
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.26-s040_1, built Wed Mar 14 00:26:06 PDT 2018
Options:	-execute setLimitedAccessFeature legacy_fects 1 -execute win -init /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl 
Date:		Thu Apr  7 03:47:22 2022
Host:		bessel1 (x86_64 w/Linux 4.9.0-6-amd64) (1core*16cpus*Intel(R) Xeon(R) CPU X5650 @ 2.67GHz 12288KB)
OS:		Unsupported OS as /etc does not have release info

License:
		invs	Innovus Implementation System	16.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl
<CMD> setLayerPreference rve_0 -color green -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_1 -color darkblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_2 -color slateblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_3 -color turquoise -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_4 -color lightgray -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_5 -color wheat -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_6 -color goldenrod -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_7 -color yellow -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_8 -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_9 -color coral -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_10 -color red -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_11 -color tomato -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_12 -color firebrick -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_13 -color purple -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_14 -color violet -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_15 -color tan -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> ::getVersion

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Executing cmd 'win' ...
<CMD> win
Sourcing file "/cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl" ...
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /afs/iitd.ac.in/user/j/jv/jvy197519/LEF_file/trial_gcd.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell fifo
<CMD> set init_verilog ../synth/netlist/fifo_opt.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#- Begin Load MMMC data ... (date=04/07 03:49:47, mem=509.7M)
#- End Load MMMC data ... (date=04/07 03:49:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=53.3M, current mem=509.7M)
Default_rc_corner

Loading LEF file /afs/iitd.ac.in/user/j/jv/jvy197519/LEF_file/trial_gcd.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Apr  7 03:49:48 2022
viaInitial ends at Thu Apr  7 03:49:48 2022
Loading view definition file from Default.view
Reading max_timing_library timing library '/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292888') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292879)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292906') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292897)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292924') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292915)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292942') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292933)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292813') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292804)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292831') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292822)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292849') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292840)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292867') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292858)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293463') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293454)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293481') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293472)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293499') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293490)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293517') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293508)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293388') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293379)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293406') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293397)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293424') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293415)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293442') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293433)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '294038') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294029)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '294056') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294047)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '294074') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294065)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '294092') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294083)
Message <TECHLIB-1365> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE3R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTR'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
Read 1077 cells in library 'uk65lscllmvbbr_090c125_wc' 
Reading min_timing_library timing library '/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1077 cells in library 'uk65lscllmvbbr_110c-40_bc' 
*** End library_loading (cpu=1.01min, real=0.95min, mem=416.8M, fe_cpu=1.54min, fe_real=3.38min, fe_mem=938.7M) ***
#- Begin Load netlist data ... (date=04/07 03:50:45, mem=938.7M)
*** Begin netlist parsing (mem=938.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 1077 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synth/netlist/fifo_opt.v'

*** Memory Usage v#1 (Current mem = 938.707M, initial mem = 176.445M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=938.7M) ***
#- End Load netlist data ... (date=04/07 03:50:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=237.9M, current mem=938.7M)
Set top cell to fifo.
Hooked 2154 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fifo ...
*** Netlist is unique.
** info: there are 2166 modules.
** info: there are 342 stdCell insts.

*** Memory Usage v#1 (Current mem = 993.941M, initial mem = 176.445M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc' ...
Current (total cpu=0:01:34, real=0:03:26, peak res=547.9M, current mem=1114.1M)
fifo
**WARN: (TCLNL-330):	set_input_delay on clock root 'rclk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc, Line 72).

**WARN: (TCLNL-330):	set_input_delay on clock root 'wclk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc, Line 74).

ERROR (CTE-2): scripts aborted prematurely, turning off message_verbosity.


ERROR (CTE-27): Reading of timing constraints file aborted prematurely missing close-bracket
    while executing
"set_min_delay 1 -from ["
    (file "/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc" line 98)
---
    invoked from within
"__source /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 __source /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc"
    ("eval" body line 1)
    invoked from within
"eval "uplevel #0 $::syn2ambit::source_cmd $::syn2ambit::tcl_file_G"".

WARNING (CTE-25): Line: 6, 7 of File /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/sdc/fifo.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 668
Total number of sequential cells: 394
Total number of tristate cells: 15
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFM10R BUFM12R BUFM14R BUFM16R BUFM18R BUFM22RA BUFM20R BUFM24R BUFM26RA BUFM2R BUFM3R BUFM32RA BUFM40RA BUFM48RA BUFM4R BUFM5R CKBUFM1R BUFM6R BUFM8R CKBUFM12R CKBUFM16R CKBUFM20R CKBUFM22RA CKBUFM24R CKBUFM26RA CKBUFM2R CKBUFM3R CKBUFM32R CKBUFM40R CKBUFM48R CKBUFM4R CKBUFM6R CKBUFM8R
Total number of usable buffers: 33
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVM1R CKINVM12R CKINVM16R CKINVM20R CKINVM22RA CKINVM24R CKINVM26RA CKINVM2R CKINVM3R CKINVM32R CKINVM40R CKINVM48R CKINVM4R CKINVM6R CKINVM8R INVM1R INVM10R INVM12R INVM14R INVM16R INVM18R INVM20R INVM22RA INVM24R INVM26RA INVM2R INVM3R INVM32R INVM40R INVM48R INVM4R INVM6R INVM5R INVM8R
Total number of usable inverters: 34
List of unusable inverters: REGKM2R REGKM1R REGKM4R INVM0R
Total number of unusable inverters: 4
List of identified usable delay cells: DEL1M1R DEL1M4R DEL2M1R DEL2M4R DEL3M1R DEL3M4R DEL4M1R DEL4M4R
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile
Completed (cpu: 0:00:05.1 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : Default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile'
 
 Analysis View: best_case
    RC-Corner Name        : Default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile'
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPVL-159         2154  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
WARNING   TECHLIB-1365        20  The %s vector group for %s has a duplica...
*** Message Summary: 2218 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site CORE -r 1.0 0.7 4.5 4.5 4.5 4.5
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AL_RDL -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME7 bottom ME1 left ME2 right ME2} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.985 bottom 0.985 left 0.985 right 0.985} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   ME1  |        2       |       NA       |
|   VI1  |        4       |        0       |
|   ME2  |        4       |       NA       |
|   VI2  |        4       |        0       |
|   VI3  |        4       |        0       |
|   VI4  |        4       |        0       |
|   VI5  |        4       |        0       |
|   VI6  |        4       |        0       |
|   ME7  |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AL_RDL -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME7 bottom ME7 left ME8 right ME8} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.985 bottom 0.985 left 0.985 right 0.985} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME8 & ME2 at (2.79, 2.79) (3.49, 56.81)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME8 & ME2 at (59.11, 2.79) (59.81, 56.81)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME7 & ME1 at (2.79, 2.79) (59.81, 3.49)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME8 & ME2 at (1.11, 1.11) (1.80, 58.49)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME8 & ME2 at (60.79, 1.11) (61.49, 58.49)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME7 & ME1 at (1.11, 1.11) (61.49, 1.80)
addRing created 6 wires.
ViaGen created 28 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   VI2  |        4       |        0       |
|   VI3  |        4       |        0       |
|   VI4  |        4       |        0       |
|   VI5  |        4       |        0       |
|   VI6  |        4       |        0       |
|   ME7  |        2       |       NA       |
|   VI7  |        8       |        0       |
|   ME8  |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer AL_RDL -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer ME6 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 2.5 -start_from left -start_offset 0.4 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AL_RDL -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit AL_RDL -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

**WARN: (IMPPP-193):	The currently specified  spacing 0.4000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer ME6 is 0.3100. If violation happens, increase the spacing to around 0.6068. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 43 wires.
ViaGen created 301 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   VI1  |       43       |        0       |
|   VI2  |       43       |        0       |
|   VI3  |       43       |        0       |
|   VI4  |       43       |        0       |
|   VI5  |       43       |        0       |
|   ME6  |       43       |       NA       |
|   VI6  |       86       |        0       |
+--------+----------------+----------------+
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} rempty wfull}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1560.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 3 -spreadType side -pin {wrst_n winc rinc rrst_n wclk {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} rclk}
Successfully spread [14] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1560.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.26487 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
AAE DB initialization (MEM=1577.04 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 363
End delay calculation. (MEM=2063.44 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=2049.3M)" ...
total jobs 21406
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.8 mem=1927.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.0 mem=1963.8M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=342 (0 fixed + 342 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=363 #term=1571 #term/net=4.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 342 single + 0 double + 0 multi
Total standard cell length = 1.0454 (mm), area = 0.0019 (mm^2)
Estimated cell power/ground rail width = 0.225 um
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 5227 sites (1882 um^2) / alloc_area 7462 sites (2686 um^2).
Pin Density = 0.2101.
            = total # of pins 1571 / total area 7476.
=== lastAutoLevel = 6 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2010.3M
Iteration  2: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2010.3M
Iteration  3: Total net bbox = 1.630e+03 (9.94e+02 6.36e+02)
              Est.  stn bbox = 2.158e+03 (1.33e+03 8.28e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2026.3M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 3.943e+03 (2.48e+03 1.47e+03)
              Est.  stn bbox = 5.040e+03 (3.11e+03 1.93e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2026.3M
Iteration  5: Total net bbox = 4.302e+03 (2.70e+03 1.60e+03)
              Est.  stn bbox = 5.535e+03 (3.43e+03 2.11e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2026.3M
Iteration  6: Total net bbox = 4.803e+03 (3.17e+03 1.63e+03)
              Est.  stn bbox = 6.043e+03 (3.90e+03 2.15e+03)
              cpu = 0:00:01.0 real = 0:00:02.0 mem = 2026.3M
*** cost = 4.803e+03 (3.17e+03 1.63e+03) (cpu for global=0:00:01.0) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
fifo
Solver runtime cpu: 0:00:00.9 real: 0:00:00.8
Core Placement runtime cpu: 0:00:00.9 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:55 mem=1989.6M) ***
Total net bbox length = 4.803e+03 (3.171e+03 1.632e+03) (ext = 5.612e+02)
Density distribution unevenness ratio = 9.601%
Move report: Detail placement moves 342 insts, mean move: 3.15 um, max move: 8.92 um
	Max move on inst (sync_w2r_rq1_wptr_reg[0]): (26.15, 9.63) --> (23.00, 15.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1989.6MB
Summary Report:
Instances move: 342 (out of 342 movable)
Instances flipped: 0
Mean displacement: 3.15 um
Max displacement: 8.92 um (Instance: sync_w2r_rq1_wptr_reg[0]) (26.1465, 9.63) -> (23, 15.4)
	Length: 22 sites, height: 1 rows, site name: CORE, cell type: DFQRM2RA
Total net bbox length = 5.212e+03 (3.106e+03 2.106e+03) (ext = 5.164e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1989.6MB
*** Finished refinePlace (0:02:55 mem=1989.6M) ***
*** End of Placement (cpu=0:00:07.2, real=0:00:08.0, mem=1989.6M) ***
default core: bins with density >  0.75 = 22.2 % ( 2 / 9 )
Density distribution unevenness ratio = 4.660%
*** Free Virtual Timing Model ...(mem=1989.6M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=363  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 363 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 363 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.550200e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1547
[NR-eGR] Layer2(ME2)(V) length: 2.736543e+03um, number of vias: 2320
[NR-eGR] Layer3(ME3)(H) length: 3.657400e+03um, number of vias: 120
[NR-eGR] Layer4(ME4)(V) length: 3.363995e+02um, number of vias: 17
[NR-eGR] Layer5(ME5)(H) length: 1.594995e+02um, number of vias: 2
[NR-eGR] Layer6(ME6)(V) length: 1.600000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.891442e+03um, number of vias: 4006
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 1964.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 2 warning(s), 2 error(s)

<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false
**INFO: user set opt options
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=342 (0 fixed + 342 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=363 #term=1571 #term/net=4.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 342 single + 0 double + 0 multi
Total standard cell length = 1.0454 (mm), area = 0.0019 (mm^2)
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 5227 sites (1882 um^2) / alloc_area 7462 sites (2686 um^2).
Pin Density = 0.2101.
            = total # of pins 1571 / total area 7476.
=== lastAutoLevel = 6 
=== macro end level: 6 ===
Total number of fetched objects 363
End delay calculation. (MEM=2071.24 CPU=0:00:00.1 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2016.0M
Iteration  2: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2016.0M
Total number of fetched objects 363
End delay calculation. (MEM=2073.24 CPU=0:00:00.1 REAL=0:00:00.0)
Iteration  3: Total net bbox = 1.588e+03 (9.98e+02 5.90e+02)
              Est.  stn bbox = 2.095e+03 (1.33e+03 7.67e+02)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 2016.0M
Iteration  4: Total net bbox = 4.260e+03 (2.68e+03 1.58e+03)
              Est.  stn bbox = 5.411e+03 (3.36e+03 2.05e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2016.0M
Iteration  5: Total net bbox = 4.260e+03 (2.68e+03 1.58e+03)
              Est.  stn bbox = 5.411e+03 (3.36e+03 2.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2016.0M
Iteration  6: Total net bbox = 4.685e+03 (3.07e+03 1.62e+03)
              Est.  stn bbox = 5.842e+03 (3.76e+03 2.09e+03)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 2016.0M
Finished Global Placement (cpu=0:00:05.3, real=0:00:05.0, mem=2016.0M)
Info: 0 clock gating cells identified, 0 (on average) moved
fifo
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:11 mem=1950.1M) ***
Total net bbox length = 4.685e+03 (3.067e+03 1.617e+03) (ext = 5.816e+02)
Move report: Detail placement moves 342 insts, mean move: 3.59 um, max move: 10.41 um
	Max move on inst (fifomem_mem_reg[1][5]): (8.68, 28.67) --> (4.80, 35.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1950.1MB
Summary Report:
Instances move: 342 (out of 342 movable)
Instances flipped: 0
Mean displacement: 3.59 um
Max displacement: 10.41 um (Instance: fifomem_mem_reg[1][5]) (8.6795, 28.6685) -> (4.8, 35.2)
	Length: 25 sites, height: 1 rows, site name: CORE, cell type: SDFQM1RA
Total net bbox length = 5.180e+03 (3.089e+03 2.091e+03) (ext = 5.398e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1950.1MB
*** Finished refinePlace (0:03:11 mem=1950.1M) ***
*** Finished Initial Placement (cpu=0:00:06.7, real=0:00:06.0, mem=1950.1M) ***
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=363  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 363 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 363 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 6.481800e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1547
[NR-eGR] Layer2(ME2)(V) length: 2.616135e+03um, number of vias: 2370
[NR-eGR] Layer3(ME3)(H) length: 3.738800e+03um, number of vias: 126
[NR-eGR] Layer4(ME4)(V) length: 4.475195e+02um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.802455e+03um, number of vias: 4043
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 1950.1M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1956.1M, totSessionCpu=0:03:15 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1956.1M)
Extraction called for design 'fifo' of instances=342 and nets=365 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1950.070M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 363
End delay calculation. (MEM=2038.76 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:15 mem=2038.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 30.552  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   464   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.006   |      9 (9)       |
|   max_tran     |     10 (92)      |   -0.434   |     10 (92)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.917%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1983.5M, totSessionCpu=0:03:16 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1983.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1983.5M) ***
The useful skew maximum allowed delay is: 0.3
Info: 2 clock nets excluded from IPO operation.
*info: There are 23 candidate Buffer cells
*info: There are 20 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.92%|        -|   0.100|   0.000|   0:00:00.0| 2196.5M|
|    69.92%|        -|   0.100|   0.000|   0:00:00.0| 2196.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2196.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    21   |   191   |    -0.61   |    21   |     21  |    -0.01   |     0   |     0   |     0   |     0   | 30.55 |          0|          0|          0|  69.92  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.56 |          1|          0|         20|  70.79  |   0:00:00.0|    2196.5M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.56 |          0|          0|          0|  70.79  |   0:00:00.0|    2196.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2196.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2054.9M, totSessionCpu=0:03:27 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|          End Point          |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------+
|   0.000|   0.000|    70.79%|   0:00:00.0| 2216.5M|worst_case|       NA| NA                          |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2216.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2216.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.79%|        -|   0.000|   0.000|   0:00:00.0| 2216.5M|
|    70.79%|        0|   0.000|   0.000|   0:00:00.0| 2217.5M|
|    70.79%|        0|   0.000|   0.000|   0:00:00.0| 2218.5M|
|    70.72%|        1|   0.000|   0.000|   0:00:00.0| 2218.5M|
|    70.72%|        0|   0.000|   0.000|   0:00:00.0| 2218.5M|
|    70.72%|        0|   0.000|   0.000|   0:00:00.0| 2218.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.72
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2068.93M, totSessionCpu=0:03:40).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0404
real setup target slack: 0.0404
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2068.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 6.487200e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 2068.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:40 mem=2068.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 343 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
Iteration  6: Total net bbox = 4.711e+03 (2.78e+03 1.93e+03)
              Est.  stn bbox = 5.958e+03 (3.48e+03 2.48e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2068.9M
Iteration  7: Total net bbox = 4.979e+03 (2.88e+03 2.10e+03)
              Est.  stn bbox = 6.232e+03 (3.59e+03 2.65e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2068.9M
Iteration  8: Total net bbox = 5.121e+03 (3.04e+03 2.08e+03)
              Est.  stn bbox = 6.381e+03 (3.75e+03 2.63e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2068.9M
Move report: Timing Driven Placement moves 340 insts, mean move: 5.19 um, max move: 24.40 um
	Max move on inst (rptr_empty_rptr_reg[3]): (22.80, 13.60) --> (7.40, 4.60)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2068.9MB
Move report: Detail placement moves 79 insts, mean move: 1.92 um, max move: 5.60 um
	Max move on inst (g4963__4319): (20.60, 22.60) --> (15.00, 22.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2068.9MB
Summary Report:
Instances move: 340 (out of 343 movable)
Instances flipped: 0
Mean displacement: 5.20 um
Max displacement: 24.40 um (Instance: rptr_empty_rptr_reg[3]) (22.8, 13.6) -> (7.4, 4.6)
	Length: 22 sites, height: 1 rows, site name: CORE, cell type: DFQRM2RA
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 2068.9MB
*** Finished refinePlace (0:03:43 mem=2068.9M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651000e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1549
[NR-eGR] Layer2(ME2)(V) length: 2.924830e+03um, number of vias: 2392
[NR-eGR] Layer3(ME3)(H) length: 3.770000e+03um, number of vias: 76
[NR-eGR] Layer4(ME4)(V) length: 2.168000e+02um, number of vias: 4
[NR-eGR] Layer5(ME5)(H) length: 5.720000e+01um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.968830e+03um, number of vias: 4021
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2044.6M)
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2044.570M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:29, real = 0:00:28, mem = 2044.6M, totSessionCpu=0:03:43 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 364
End delay calculation. (MEM=2123.71 CPU=0:00:00.2 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.72%|        -|   0.000|   0.000|   0:00:00.0| 2200.0M|
|    70.72%|        0|   0.000|   0.000|   0:00:00.0| 2201.0M|
|    70.72%|        0|   0.000|   0.000|   0:00:00.0| 2201.0M|
|    70.72%|        0|   0.000|   0.000|   0:00:00.0| 2201.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.72
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:03:44 mem=2217.0M) ***
Total net bbox length = 5.286e+03 (3.145e+03 2.142e+03) (ext = 5.112e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 343 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2217.0MB
Summary Report:
Instances move: 0 (out of 343 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.286e+03 (3.145e+03 2.142e+03) (ext = 5.112e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2217.0MB
*** Finished refinePlace (0:03:44 mem=2217.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2217.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2217.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2067.48M, totSessionCpu=0:03:44).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651000e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1549
[NR-eGR] Layer2(ME2)(V) length: 2.924830e+03um, number of vias: 2392
[NR-eGR] Layer3(ME3)(H) length: 3.770000e+03um, number of vias: 76
[NR-eGR] Layer4(ME4)(V) length: 2.168000e+02um, number of vias: 4
[NR-eGR] Layer5(ME5)(H) length: 5.720000e+01um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.968830e+03um, number of vias: 4021
[NR-eGR] End Peak syMemory usage = 2047.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2047.570M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 364
End delay calculation. (MEM=2138.02 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.58 |          0|          0|          0|  70.72  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.58 |          0|          0|          0|  70.72  |   0:00:00.0|    2214.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2214.3M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2195.2M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2045.562M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 364
End delay calculation. (MEM=2125.96 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:46 mem=2126.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 2070.7M, totSessionCpu=0:03:46 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.581  | 30.871  | 30.581  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 2068.7M, totSessionCpu=0:03:47 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=2068.7M)
**place_opt_design ... cpu = 0:00:43, real = 0:00:42, mem = 2001.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 12 warning(s), 2 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DEL4M4R DEL4M1R DEL3M4R DEL3M1R DEL2M4R DEL2M1R DEL1M4R DEL1M1R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM48R CKBUFM40R CKBUFM3R CKBUFM32R CKBUFM2R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM1R CKBUFM16R CKBUFM12R BUFM8R BUFM6R BUFM5R BUFM4R BUFM48RA BUFM40RA BUFM3R BUFM32RA BUFM2R BUFM26RA BUFM24R BUFM22RA BUFM20R BUFM18R BUFM16R BUFM14R BUFM12R BUFM10R INVM8R INVM6R INVM5R INVM4R INVM48R INVM40R INVM3R INVM32R INVM2R INVM26RA INVM24R INVM22RA INVM20R INVM1R INVM18R INVM16R INVM14R INVM12R INVM10R CKINVM8R CKINVM6R CKINVM4R CKINVM48R CKINVM40R CKINVM3R CKINVM32R CKINVM2R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM1R CKINVM16R CKINVM12R} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.26487 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 363
End delay calculation. (MEM=2060.96 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=2046.8M)" ...
total jobs 21406
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.5 mem=2046.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.7 mem=2046.8M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=342 (0 fixed + 342 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=363 #term=1571 #term/net=4.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 342 single + 0 double + 0 multi
Total standard cell length = 1.0566 (mm), area = 0.0019 (mm^2)
Average module density = 0.708.
Density for the design = 0.708.
       = stdcell_area 5283 sites (1902 um^2) / alloc_area 7462 sites (2686 um^2).
Pin Density = 0.2101.
            = total # of pins 1571 / total area 7476.
=== lastAutoLevel = 6 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2029.7M
Iteration  2: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2029.7M
Iteration  3: Total net bbox = 1.631e+03 (9.94e+02 6.36e+02)
              Est.  stn bbox = 2.159e+03 (1.33e+03 8.28e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2046.7M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 3.999e+03 (2.45e+03 1.55e+03)
              Est.  stn bbox = 5.091e+03 (3.07e+03 2.02e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2046.7M
Iteration  5: Total net bbox = 4.477e+03 (2.76e+03 1.72e+03)
              Est.  stn bbox = 5.706e+03 (3.47e+03 2.23e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2046.7M
Iteration  6: Total net bbox = 4.964e+03 (3.20e+03 1.76e+03)
              Est.  stn bbox = 6.202e+03 (3.92e+03 2.28e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2046.7M
*** cost = 4.964e+03 (3.20e+03 1.76e+03) (cpu for global=0:00:00.9) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
fifo
Solver runtime cpu: 0:00:00.8 real: 0:00:00.7
Core Placement runtime cpu: 0:00:00.8 real: 0:00:01.0
*** Starting refinePlace (0:04:00 mem=2006.5M) ***
Total net bbox length = 4.964e+03 (3.201e+03 1.763e+03) (ext = 5.710e+02)
Density distribution unevenness ratio = 9.472%
Move report: Detail placement moves 342 insts, mean move: 2.50 um, max move: 6.72 um
	Max move on inst (fifomem_mem_reg[3][4]): (33.40, 23.89) --> (30.80, 28.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2006.5MB
Summary Report:
Instances move: 342 (out of 342 movable)
Instances flipped: 0
Mean displacement: 2.50 um
Max displacement: 6.72 um (Instance: fifomem_mem_reg[3][4]) (33.404, 23.8875) -> (30.8, 28)
	Length: 25 sites, height: 1 rows, site name: CORE, cell type: SDFQM1RA
Total net bbox length = 5.252e+03 (3.143e+03 2.110e+03) (ext = 5.424e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2006.5MB
*** Finished refinePlace (0:04:00 mem=2006.5M) ***
*** End of Placement (cpu=0:00:06.7, real=0:00:06.0, mem=2006.5M) ***
default core: bins with density >  0.75 = 33.3 % ( 3 / 9 )
Density distribution unevenness ratio = 5.403%
*** Free Virtual Timing Model ...(mem=2006.5M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=363  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 363 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 363 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 6.580800e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1547
[NR-eGR] Layer2(ME2)(V) length: 2.794997e+03um, number of vias: 2312
[NR-eGR] Layer3(ME3)(H) length: 3.786800e+03um, number of vias: 75
[NR-eGR] Layer4(ME4)(V) length: 2.928000e+02um, number of vias: 4
[NR-eGR] Layer5(ME5)(H) length: 1.700000e+01um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.891598e+03um, number of vias: 3938
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 2006.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
**INFO: user set opt options
setOptMode -activeHoldViews { best_case } -activeSetupViews { worst_case } -autoSetupViews { worst_case} -drcMargin 0 -effort high -fixDrc true -optimizeFF true -setupTargetSlack 0
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=342 (0 fixed + 342 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=363 #term=1571 #term/net=4.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 342 single + 0 double + 0 multi
Total standard cell length = 1.0566 (mm), area = 0.0019 (mm^2)
Average module density = 0.708.
Density for the design = 0.708.
       = stdcell_area 5283 sites (1902 um^2) / alloc_area 7462 sites (2686 um^2).
Pin Density = 0.2101.
            = total # of pins 1571 / total area 7476.
=== lastAutoLevel = 6 
=== macro end level: 6 ===
Total number of fetched objects 363
End delay calculation. (MEM=2118.67 CPU=0:00:00.1 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2063.4M
Iteration  2: Total net bbox = 1.852e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.331e+03 (1.62e+03 7.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2063.4M
Total number of fetched objects 363
End delay calculation. (MEM=2120.67 CPU=0:00:00.1 REAL=0:00:00.0)
Iteration  3: Total net bbox = 1.628e+03 (1.00e+03 6.26e+02)
              Est.  stn bbox = 2.153e+03 (1.34e+03 8.15e+02)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 2064.3M
Iteration  4: Total net bbox = 4.274e+03 (2.70e+03 1.58e+03)
              Est.  stn bbox = 5.428e+03 (3.39e+03 2.04e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2064.3M
Iteration  5: Total net bbox = 4.274e+03 (2.70e+03 1.58e+03)
              Est.  stn bbox = 5.428e+03 (3.39e+03 2.04e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2064.3M
Iteration  6: Total net bbox = 4.709e+03 (3.09e+03 1.62e+03)
              Est.  stn bbox = 5.874e+03 (3.78e+03 2.09e+03)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 2064.3M
Finished Global Placement (cpu=0:00:05.4, real=0:00:06.0, mem=2064.3M)
Info: 0 clock gating cells identified, 0 (on average) moved
fifo
*** Starting refinePlace (0:04:10 mem=2000.1M) ***
Total net bbox length = 4.709e+03 (3.089e+03 1.621e+03) (ext = 5.959e+02)
Move report: Detail placement moves 342 insts, mean move: 3.65 um, max move: 12.14 um
	Max move on inst (fifomem_mem_reg[5][1]): (31.23, 26.63) --> (36.60, 33.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2000.1MB
Summary Report:
Instances move: 342 (out of 342 movable)
Instances flipped: 0
Mean displacement: 3.65 um
Max displacement: 12.14 um (Instance: fifomem_mem_reg[5][1]) (31.2305, 26.6275) -> (36.6, 33.4)
	Length: 25 sites, height: 1 rows, site name: CORE, cell type: SDFQM1RA
Total net bbox length = 5.169e+03 (3.114e+03 2.055e+03) (ext = 5.138e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2000.1MB
*** Finished refinePlace (0:04:10 mem=2000.1M) ***
*** Finished Initial Placement (cpu=0:00:07.1, real=0:00:07.0, mem=2000.1M) ***
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=363  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 363 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 363 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 6.503400e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1547
[NR-eGR] Layer2(ME2)(V) length: 2.655318e+03um, number of vias: 2352
[NR-eGR] Layer3(ME3)(H) length: 3.738400e+03um, number of vias: 120
[NR-eGR] Layer4(ME4)(V) length: 4.072000e+02um, number of vias: 10
[NR-eGR] Layer5(ME5)(H) length: 4.080000e+01um, number of vias: 2
[NR-eGR] Layer6(ME6)(V) length: 4.400000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.846118e+03um, number of vias: 4031
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 2000.1M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2006.1M, totSessionCpu=0:04:13 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2006.1M)
Extraction called for design 'fifo' of instances=342 and nets=365 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2000.086M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 363
End delay calculation. (MEM=2090.28 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:04:14 mem=2090.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 30.520  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   464   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.008   |      1 (1)       |
|   max_tran     |      1 (9)       |   -0.519   |      1 (9)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.666%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2035.0M, totSessionCpu=0:04:14 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2035.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2035.0M) ***
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.67%|        -|   0.100|   0.000|   0:00:00.0| 2246.4M|
|    70.67%|        -|   0.100|   0.000|   0:00:00.0| 2246.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2246.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |    18   |    -0.70   |     2   |      2  |    -0.01   |     0   |     0   |     0   |     0   | 30.52 |          0|          0|          0|  70.67  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.60 |          1|          0|          1|  70.81  |   0:00:00.0|    2246.4M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.60 |          0|          0|          0|  70.81  |   0:00:00.0|    2246.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2246.4M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2104.9M, totSessionCpu=0:04:25 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|          End Point          |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------+
|   0.000|   0.000|    70.81%|   0:00:00.0| 2254.4M|worst_case|       NA| NA                          |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2254.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2254.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0404
real setup target slack: 0.0404
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2100.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 6.503400e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 2100.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:35 mem=2100.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 343 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
Iteration  6: Total net bbox = 4.746e+03 (2.82e+03 1.93e+03)
              Est.  stn bbox = 5.989e+03 (3.52e+03 2.47e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2100.9M
Iteration  7: Total net bbox = 5.038e+03 (2.96e+03 2.07e+03)
              Est.  stn bbox = 6.294e+03 (3.67e+03 2.62e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2100.9M
Iteration  8: Total net bbox = 5.046e+03 (3.00e+03 2.05e+03)
              Est.  stn bbox = 6.283e+03 (3.70e+03 2.58e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2100.9M
Move report: Timing Driven Placement moves 340 insts, mean move: 4.10 um, max move: 14.00 um
	Max move on inst (sync_w2r_rq2_wptr_reg[0]): (17.00, 8.20) --> (6.60, 4.60)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 2100.9MB
Move report: Detail placement moves 86 insts, mean move: 2.08 um, max move: 6.80 um
	Max move on inst (sync_w2r_rq1_wptr_reg[1]): (18.60, 6.40) --> (11.80, 6.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2100.9MB
Summary Report:
Instances move: 339 (out of 343 movable)
Instances flipped: 1
Mean displacement: 4.16 um
Max displacement: 15.80 um (Instance: sync_w2r_rq1_wptr_reg[1]) (25.8, 8.2) -> (11.8, 6.4)
	Length: 22 sites, height: 1 rows, site name: CORE, cell type: DFQRM2RA
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 2100.9MB
*** Finished refinePlace (0:04:38 mem=2100.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.27% V. EstWL: 6.593400e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1549
[NR-eGR] Layer2(ME2)(V) length: 2.768128e+03um, number of vias: 2364
[NR-eGR] Layer3(ME3)(H) length: 3.818200e+03um, number of vias: 77
[NR-eGR] Layer4(ME4)(V) length: 2.950000e+02um, number of vias: 3
[NR-eGR] Layer5(ME5)(H) length: 5.200000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.886528e+03um, number of vias: 3993
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2074.7M)
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2074.680M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 2074.7M, totSessionCpu=0:04:38 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 364
End delay calculation. (MEM=2158.85 CPU=0:00:00.1 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.81%|        -|   0.000|   0.000|   0:00:00.0| 2255.2M|
|    70.81%|        0|   0.000|   0.000|   0:00:00.0| 2255.2M|
|    70.75%|        1|   0.000|   0.000|   0:00:00.0| 2255.2M|
|    70.75%|        0|   0.000|   0.000|   0:00:00.0| 2255.2M|
|    70.75%|        0|   0.000|   0.000|   0:00:00.0| 2255.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.75
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
*** Starting refinePlace (0:04:42 mem=2255.2M) ***
Total net bbox length = 5.299e+03 (3.169e+03 2.131e+03) (ext = 5.202e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 343 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2255.2MB
Summary Report:
Instances move: 0 (out of 343 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.299e+03 (3.169e+03 2.131e+03) (ext = 5.202e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2255.2MB
*** Finished refinePlace (0:04:42 mem=2255.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2255.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2255.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2105.63M, totSessionCpu=0:04:42).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.27% V. EstWL: 6.595200e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1549
[NR-eGR] Layer2(ME2)(V) length: 2.769535e+03um, number of vias: 2365
[NR-eGR] Layer3(ME3)(H) length: 3.819000e+03um, number of vias: 75
[NR-eGR] Layer4(ME4)(V) length: 2.946000e+02um, number of vias: 3
[NR-eGR] Layer5(ME5)(H) length: 5.200000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.888335e+03um, number of vias: 3992
[NR-eGR] End Peak syMemory usage = 2083.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2083.461M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 364
End delay calculation. (MEM=2173.91 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.63 |          0|          0|          0|  70.75  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.63 |          0|          0|          0|  70.75  |   0:00:00.0|    2250.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2250.2M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2231.1M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2080.445M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 364
End delay calculation. (MEM=2163.61 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:44 mem=2163.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:30, mem = 2108.4M, totSessionCpu=0:04:44 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.628  | 30.838  | 30.628  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.746%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:30, mem = 2106.4M, totSessionCpu=0:04:44 **
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=2104.4M)
**place_opt_design ... cpu = 0:00:42, real = 0:00:42, mem = 2039.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 9 warning(s), 2 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix fifo_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2039.4M)
Total number of fetched objects 364
End delay calculation. (MEM=2098.64 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.628  | 30.838  | 30.628  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.746%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 2041.40625 Mbytes
<CMD> selectWire 34.2500 32.3500 34.3500 47.8500 4 n_162
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix fifo_preCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2020.2M)
Extraction called for design 'fifo' of instances=343 and nets=366 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2020.242M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 364
End delay calculation. (MEM=2091.61 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:04:56 mem=2091.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.163  |  0.079  | -0.163  |
|           TNS (ns):| -9.328  |  0.000  | -9.328  |
|    Violating Paths:|   169   |    0    |   169   |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

Density: 70.746%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.65 sec
Total Real time: 1.0 sec
Total Memory Usage: 2010.710938 Mbytes
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): fifo_constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for wclk...
  clock_tree wclk contains 148 sinks and 0 clock gates.
  Extraction for wclk complete.
Extracting original clock gating for wclk done.
Extracting original clock gating for rclk...
  clock_tree rclk contains 20 sinks and 0 clock gates.
  Extraction for rclk complete.
Extracting original clock gating for rclk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2024.5M, init mem=2024.5M)
*info: Placed = 343           
*info: Unplaced = 0           
Placement Density:70.75%(1904/2691)
Placement Density (including fixed std cells):70.75%(1904/2691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2024.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_latency is set for at least one key
source_max_capacitance is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Library Trimming...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
Library Trimming...
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
Clock tree balancer configuration for clock_trees rclk wclk:
Non-default CCOpt properties for clock tree rclk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_max_capacitance: 450 (default: auto)
Library Trimming...
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
    Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
    Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3730.960um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner max_delay_corner:setup, late:
    Slew time target (leaf):    0.400ns
    Slew time target (trunk):   0.400ns
    Slew time target (top):     0.400ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.198ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 1381.576um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1381.576um, saturatedSlew=0.287ns, speed=3783.067um per ns, cellArea=9.902um^2 per 1000um}
    Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=891.562um, saturatedSlew=0.185ns, speed=4579.160um per ns, cellArea=11.710um^2 per 1000um}
    Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=820.296um, saturatedSlew=0.286ns, speed=1194.896um per ns, cellArea=18.432um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
Library Trimming...
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group rclk/fifo_constraints:
  Sources:                     pin rclk
  Total number of sinks:       20
  Delay constrained sinks:     20
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.198ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group wclk/fifo_constraints:
  Sources:                     pin wclk
  Total number of sinks:       148
  Delay constrained sinks:     148
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.198ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree rclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree rclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree rclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group wclk/fifo_constraints with 148 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VV      0.600    0.021    0.012    false
M2-M3    VIA23       0.600    0.016    0.010    false
M3-M4    VIA34       0.600    0.016    0.010    false
M4-M5    V45_HH      0.150    0.033    0.005    false
M5-M6    VIA56       0.150    0.021    0.003    false
M6-M7    VIA67       0.050    0.050    0.003    false
M7-M8    VIA78       0.068    0.020    0.001    false
M8-M9    VIA_TMV     0.005    0.656    0.003    false
------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:04.7 real=0:00:04.7)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:04.7 real=0:00:04.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:04.7 real=0:00:04.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=364  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.27% V. EstWL: 6.595200e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1549
[NR-eGR] Layer2(ME2)(V) length: 2.769535e+03um, number of vias: 2365
[NR-eGR] Layer3(ME3)(H) length: 3.819000e+03um, number of vias: 75
[NR-eGR] Layer4(ME4)(V) length: 2.946000e+02um, number of vias: 3
[NR-eGR] Layer5(ME5)(H) length: 5.200000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.888335e+03um, number of vias: 3992
[NR-eGR] End Peak syMemory usage = 2023.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
Using cell based legalization.
Validating CTS configuration...
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_latency is set for at least one key
source_max_capacitance is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Library Trimming...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
Library Trimming...
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
Clock tree balancer configuration for clock_trees rclk wclk:
Non-default CCOpt properties for clock tree rclk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_max_capacitance: 450 (default: auto)
Library Trimming...
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
    Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
    Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3730.960um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner max_delay_corner:setup, late:
    Slew time target (leaf):    0.400ns
    Slew time target (trunk):   0.400ns
    Slew time target (top):     0.400ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.198ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 1381.576um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1381.576um, saturatedSlew=0.287ns, speed=3783.067um per ns, cellArea=9.902um^2 per 1000um}
    Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=891.562um, saturatedSlew=0.185ns, speed=4579.160um per ns, cellArea=11.710um^2 per 1000um}
    Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=820.296um, saturatedSlew=0.286ns, speed=1194.896um per ns, cellArea=18.432um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
Library Trimming...
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group rclk/fifo_constraints:
  Sources:                     pin rclk
  Total number of sinks:       20
  Delay constrained sinks:     20
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.198ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group wclk/fifo_constraints:
  Sources:                     pin wclk
  Total number of sinks:       148
  Delay constrained sinks:     148
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.198ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree rclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree rclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree rclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group wclk/fifo_constraints with 148 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VV      0.600    0.021    0.012    false
M2-M3    VIA23       0.600    0.016    0.010    false
M3-M4    VIA34       0.600    0.016    0.010    false
M4-M5    V45_HH      0.150    0.033    0.005    false
M5-M6    VIA56       0.150    0.021    0.003    false
M6-M7    VIA67       0.050    0.050    0.003    false
M7-M8    VIA78       0.068    0.020    0.001    false
M8-M9    VIA_TMV     0.005    0.656    0.003    false
------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:04.4 real=0:00:04.4)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Clustering...
  Stage::DRV Fixing...
  Clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Clustering clock_tree wclk...
      Creating channel graph for ccopt_3_9...
      Creating channel graph for ccopt_3_9 done.
      Creating channel graph for ccopt_3_4_available_3_9...
      Creating channel graph for ccopt_3_4_available_3_9 done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree wclk done.
    Clustering clock_tree rclk...
    Clustering clock_tree rclk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBUFM48R: 2 
    Legalizing clock trees...
      Resynthesising clock tree into netlist...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
      Leaving CCOpt scope - RefinePlacement...
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
*** Starting refinePlace (0:05:37 mem=2088.4M) ***
Total net bbox length = 5.403e+03 (3.233e+03 2.170e+03) (ext = 5.308e+02)
Density distribution unevenness ratio = 4.034%
Move report: Detail placement moves 36 insts, mean move: 1.64 um, max move: 5.20 um
	Max move on inst (g4911__5122): (11.20, 35.20) --> (14.60, 33.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2088.4MB
Summary Report:
Instances move: 36 (out of 345 movable)
Instances flipped: 0
Mean displacement: 1.64 um
Max displacement: 5.20 um (Instance: g4911__5122) (11.2, 35.2) -> (14.6, 33.4)
	Length: 10 sites, height: 1 rows, site name: CORE, cell type: AOI222M1RA
Total net bbox length = 5.427e+03 (3.235e+03 2.192e+03) (ext = 5.306e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2088.4MB
*** Finished refinePlace (0:05:37 mem=2088.4M) ***
      Leaving CCOpt scope - RefinePlacement done. (took cpu=0:00:00.3 real=0:00:00.3)
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Clustering':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.209, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Clustering':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.209, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 32 succeeded with DRC/Color checks: 32 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ------------------------------------------------------------------------------------------
  Trunk         2       2.000       2         2        0.000      {2 <= 3}
  Leaf          3      56.000      20        76       31.241      {1 <= 33.600, 2 <= 78.400}
  ------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
  Leaf           10          0
  --------------------------------
  
  
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2013.414M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
    cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
    sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
    wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
    Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CKBUFM48R: 2 
  Primary reporting skew group After congestion update:
    skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
  Skew group summary After congestion update:
    skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
  Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:01.3 real=0:00:01.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 28 succeeded with DRC/Color checks: 28 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=41.260um, leaf=613.822um, total=655.082um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Removing longest path buffering':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.211, avg=0.210, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.211}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.111ns] average 0.097ns std.dev 0.035ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Path optimization required 72 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=27.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=27.360um^2
      cell capacitance : b=0.013pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.013pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.087pF
      wire lengths     : top=0.000um, trunk=45.660um, leaf=609.000um, total=654.660um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.059ns sd=0.048ns min=0.004ns max=0.088ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBUFM48R: 2 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.210, avg=0.209, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.210}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.208, max=0.210, avg=0.209, sd=0.001], skew [0.003 vs 0.198, 100% {0.208, 0.210}] (wid=0.101 ws=0.001) (gid=0.110 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.110ns] average 0.096ns std.dev 0.035ns
    Legalizer calls during this step: 38 succeeded with DRC/Color checks: 38 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Clustering done. (took cpu=0:00:01.8 real=0:00:01.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Reducing clock tree power 1...
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 4 succeeded with DRC/Color checks: 4 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 50 variables and 135 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments...
      Approximately balancing fragments bottom up...
        bottom up balancing: 
        bottom up balancing: .
        bottom up balancing: ..
        bottom up balancing: ...
        bottom up balancing: ... 20% 
        bottom up balancing: ... 20% .
        bottom up balancing: ... 20% ..
        bottom up balancing: ... 20% ...
        bottom up balancing: ... 20% ... 40% 
        bottom up balancing: ... 20% ... 40% .
        bottom up balancing: ... 20% ... 40% ..
        bottom up balancing: ... 20% ... 40% ...
        bottom up balancing: ... 20% ... 40% ... 60% 
        bottom up balancing: ... 20% ... 40% ... 60% .
        bottom up balancing: ... 20% ... 40% ... 60% ..
        bottom up balancing: ... 20% ... 40% ... 60% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
          cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
          sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
          wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
          Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBUFM40R: 2 
        Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
        Legalizer calls during this step: 12 succeeded with DRC/Color checks: 12 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
          cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
          sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
          wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
          Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBUFM40R: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBUFM40R: 2 
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 12 succeeded with DRC/Color checks: 12 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
    cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
    sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
    wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
    Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBUFM40R: 2 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
  Skew group summary after Approximately balancing fragments:
    skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
  Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Improving fragments clock skew':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.3)
  Approximately balancing step...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 50 variables and 135 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
          cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
          sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
          wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
          Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBUFM40R: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Approximately balancing step':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Fixing clock tree overload':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.082pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Approximately balancing paths':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2016.977M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
    cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
    sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.088pF
    wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
    Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CKBUFM40R: 2 
  Primary reporting skew group After congestion update:
    skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
  Skew group summary After congestion update:
    skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
  Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
  Stage::Polishing...
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Improving clock skew':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Improving clock skew':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.130pF fall=0.130pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 2 succeeded with DRC/Color checks: 2 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.083pF, total=0.088pF
      wire lengths     : top=0.000um, trunk=44.870um, leaf=612.740um, total=657.610um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.219, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.219}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.003)
    Clock network insertion delays are now [0.001ns, 0.119ns] average 0.104ns std.dev 0.038ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.218pF fall=0.218pF), of which (rise=0.088pF fall=0.088pF) is wire, and (rise=0.130pF fall=0.130pF) is gate.
  Legalizer releasing space for clock trees...
  Legalizer releasing space for clock trees done.
  Updating netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Stage::Routing...
    Setting non-default rules before calling refine place.
    normal call to refinePlace
    Leaving CCOpt scope - ClockRefiner...

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
*** Starting refinePlace (0:05:39 mem=2090.2M) ***
Total net bbox length = 5.431e+03 (3.239e+03 2.191e+03) (ext = 5.298e+02)
Density distribution unevenness ratio = 3.325%
Move report: Detail placement moves 2 insts, mean move: 1.90 um, max move: 3.40 um
	Max move on inst (g4913__7098): (38.80, 28.00) --> (40.40, 29.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2090.2MB
Summary Report:
Instances move: 2 (out of 175 movable)
Instances flipped: 0
Mean displacement: 1.90 um
Max displacement: 3.40 um (Instance: g4913__7098) (38.8, 28) -> (40.4, 29.8)
	Length: 10 sites, height: 1 rows, site name: CORE, cell type: AOI222M1RA
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.440e+03 (3.244e+03 2.196e+03) (ext = 5.298e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2090.2MB
*** Finished refinePlace (0:05:39 mem=2090.2M) ***
*
* Second pass: Refine clock instances...
*
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
*** Starting refinePlace (0:05:39 mem=2090.2M) ***
Total net bbox length = 5.440e+03 (3.244e+03 2.196e+03) (ext = 5.298e+02)
Density distribution unevenness ratio = 3.894%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2090.2MB
Summary Report:
Instances move: 0 (out of 345 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.440e+03 (3.244e+03 2.196e+03) (ext = 5.298e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2090.2MB
*** Finished refinePlace (0:05:39 mem=2090.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock implementation routing...
      Leaving CCOpt scope - NanoRouter...
Net route status summary:
  Clock:         4 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   362 (unrouted=0, trialRouted=362, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Routing using NR in Eagl->NR Step...

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 4 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -grouteExpTdStdDelay 40.4
        Clock detailed routing...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Apr  7 04:08:03 2022
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 366 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1214.66 (MB), peak = 1540.25 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  7 04:08:06 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  7 04:08:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         285          12         420    64.76%
#  Metal 2        V         291          22         420     0.00%
#  Metal 3        H         297           0         420     0.00%
#  Metal 4        V         313           0         420     0.00%
#  Metal 5        H         149           0         420     0.00%
#  Metal 6        V         156           0         420     0.00%
#  Metal 7        H          64          10         420     9.76%
#  Metal 8        V          68           9         420     9.29%
#  Metal 9        H           9           0         420    55.00%
#  --------------------------------------------------------------
#  Total                   1632       4.01%        3780    15.42%
#
#  4 nets (1.09%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.24 (MB), peak = 1540.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.51 (MB), peak = 1540.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.77 (MB), peak = 1540.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 4.
#Total number of unselected nets (but routable) for routing = 362 (skipped).
#Total number of nets in the design = 368.
#
#362 skipped nets do not have any wires.
#4 routable nets have only global wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4               0  
#------------------------------------------------
#        Total                  4               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             362  
#------------------------------------------------
#        Total                  4             362  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 612 um.
#Total half perimeter of net bounding box = 292 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 342 um.
#Total wire length on LAYER ME4 = 270 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 415
#Up-Via Summary (total 415):
#           
#-----------------------
#  Metal 1          172
#  Metal 2          143
#  Metal 3          100
#-----------------------
#                   415 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 87.8
#Average of max src_to_sink distance for priority net 64.1
#Average of ave src_to_sink distance for priority net 39.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.27 (MB), peak = 1540.25 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.02 (MB), peak = 1540.25 (MB)
#Start Track Assignment.
#Done with 89 horizontal wires in 1 hboxes and 75 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 682 um.
#Total half perimeter of net bounding box = 292 um.
#Total wire length on LAYER ME1 = 80 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 328 um.
#Total wire length on LAYER ME4 = 274 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 415
#Up-Via Summary (total 415):
#           
#-----------------------
#  Metal 1          172
#  Metal 2          143
#  Metal 3          100
#-----------------------
#                   415 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.91 (MB), peak = 1540.25 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.20 (MB)
#Total memory = 1217.14 (MB)
#Peak memory = 1540.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1269.58 (MB), peak = 1540.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.04 (MB), peak = 1540.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 674 um.
#Total half perimeter of net bounding box = 292 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 1 um.
#Total wire length on LAYER ME3 = 314 um.
#Total wire length on LAYER ME4 = 360 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 540
#Up-Via Summary (total 540):
#           
#-----------------------
#  Metal 1          172
#  Metal 2          172
#  Metal 3          196
#-----------------------
#                   540 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.30 (MB)
#Total memory = 1223.44 (MB)
#Peak memory = 1540.25 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.30 (MB)
#Total memory = 1223.44 (MB)
#Peak memory = 1540.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 45.95 (MB)
#Total memory = 1234.34 (MB)
#Peak memory = 1540.25 (MB)
#Number of warnings = 35
#Total number of warnings = 35
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 04:08:07 2022
#
        Clock detailed routing done.
Checking guided vs. routed lengths for 4 nets...

        
        Guided max path lengths
        =======================
        
        ---------------------------------------
        From (um)    To (um)    Number of paths
        ---------------------------------------
         40.000      50.000            2
         50.000      60.000            0
         60.000      70.000            1
         70.000      80.000            1
        ---------------------------------------
        
        Deviation of routing from guided max path lengths
        =================================================
        
        -------------------------------------
        From (%)    To (%)    Number of paths
        -------------------------------------
        below        0.000           2
          0.000      2.000           0
          2.000      4.000           0
          4.000      6.000           1
          6.000      8.000           0
          8.000     10.000           0
         10.000     12.000           0
         12.000     14.000           0
         14.000     16.000           0
         16.000     18.000           0
         18.000     20.000           1
        -------------------------------------
        

    Top 4 notable deviations of routed length from guided length
    =============================================================

    Net CTS_8 (73 terminals)
    Guided length:  max path =    62.793um, total =   233.310um
    Routed length:  max path =    66.400um, total =   281.620um
    Deviation:      max path =     5.745%,  total =    20.706%

    Net rclk (21 terminals)
    Guided length:  max path =    74.218um, total =   112.648um
    Routed length:  max path =    88.200um, total =   129.400um
    Deviation:      max path =    18.840%,  total =    14.872%

    Net CTS_7 (77 terminals)
    Guided length:  max path =    47.188um, total =   266.783um
    Routed length:  max path =    46.800um, total =   312.600um
    Deviation:      max path =    -0.821%,  total =    17.174%

    Net wclk (3 terminals)
    Guided length:  max path =    44.660um, total =    44.870um
    Routed length:  max path =    44.400um, total =    46.280um
    Deviation:      max path =    -0.582%,  total =     3.142%

Set FIXED routing status on 4 net(s)
Set FIXED placed status on 2 instance(s)
      Routing using NR in Eagl->NR Step done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:   362 (unrouted=362, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 4  numPreroutedWires = 548
[NR-eGR] Read numTotalNets=366  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] Rule id 1. Nets 362 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 362 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.27% H + 0.18% V. EstWL: 6.039000e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 2.20% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1553
[NR-eGR] Layer2(ME2)(V) length: 2.409735e+03um, number of vias: 2182
[NR-eGR] Layer3(ME3)(H) length: 3.629900e+03um, number of vias: 305
[NR-eGR] Layer4(ME4)(V) length: 6.781200e+02um, number of vias: 33
[NR-eGR] Layer5(ME5)(H) length: 2.389000e+02um, number of vias: 4
[NR-eGR] Layer6(ME6)(V) length: 4.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.960655e+03um, number of vias: 4077
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:   362 (unrouted=0, trialRouted=362, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Leaving CCOpt scope - NanoRouter done. (took cpu=0:00:04.5 real=0:00:04.3)
    Clock implementation routing done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2099.969M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.117        0.117      1.002      0.002         0.002      1.000      0.857         1.167
    S->S Wire Len.       um         28.986       31.692      1.093     17.501        18.384      0.965      1.014         0.919
    S->S Wire Res.       Ohm        27.940       29.554      1.058     13.971        14.555      0.954      0.994         0.915
    S->S Wire Res./um    Ohm         1.052        1.025      0.975      0.198         0.257      0.824      1.067         0.636
    Total Wire Len.      um        204.247      209.667      1.027     81.073        80.901      0.999      0.997         1.001
    Trans. Time          ns          0.088        0.088      1.003      0.031         0.031      1.000      1.003         0.997
    Wire Cap.            fF         27.514       27.941      1.016     12.191        12.063      1.000      0.989         1.010
    Wire Cap./um         fF          0.132        0.131      0.990      0.011         0.010      1.000      0.939         1.065
    Wire Delay           ns          0.001        0.001      1.305      0.000         0.000      0.869      0.816         0.924
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    ME2                            0.000um      0.400um        1.186         0.270         0.320
    ME3                          271.820um    279.200um        1.186         0.271         0.322
    ME4                          340.920um    349.400um        1.186         0.266         0.316
    Preferred Layer Adherence    100.000%      99.936%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Post-Route Via Usage Statistics (rule default):
    
    ------------------------------------------------------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Trunk    Trunk Usage    Trunk    Leaf     Leaf Usage    Leaf
    Range                (Ohm)    (fF)     (fs)     Usage    (%)            Tags     Usage    (%)           Tags
                                                    Count                            Count                  
    ------------------------------------------------------------------------------------------------------------
    M1-M2    V12_VV      0.600    0.021    0.012     168         99%        ER         2         100%       ER
    M1-M2    VIA12       0.600    0.017    0.010       2          1%          -        -          -          -
    M2-M3    VIA23       0.600    0.016    0.010     170        100%        ER         2         100%       ER
    M3-M4    VIA34       0.600    0.016    0.010     190        100%        ER         6         100%       ER
    ------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.084pF, total=0.089pF
      wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
    Clock DAG net violations after routing clock trees: none
    Clock DAG primary half-corner transition distribution after routing clock trees:
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after routing clock trees {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after routing clock trees:
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
    Skew group summary after routing clock trees:
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
    Stage::Routing done. (took cpu=0:00:05.1 real=0:00:05.0)
    Stage::PostConditioning...
    Switching to inst based legalization.
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    PostConditioning...
      Update timing...
Ignoring AAE DB Resetting ...
        Updating timing graph...
          
          Leaving CCOpt scope...
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 366
End delay calculation. (MEM=2206.88 CPU=0:00:00.1 REAL=0:00:00.0)
          Leaving CCOpt scope done. (took cpu=0:00:00.3 real=0:00:00.3)
        Updating timing graph done.
        Updating latch analysis...
          Leaving CCOpt scope...
          Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing and buffering
      
      Currently running CTS, using active skew data
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Upsizing to fix DRVs...
        Fixing clock tree DRVs with upsizing: 
        Fixing clock tree DRVs with upsizing: .
        Fixing clock tree DRVs with upsizing: ..
        Fixing clock tree DRVs with upsizing: ...
        Fixing clock tree DRVs with upsizing: ... 20% 
        Fixing clock tree DRVs with upsizing: ... 20% .
        Fixing clock tree DRVs with upsizing: ... 20% ..
        Fixing clock tree DRVs with upsizing: ... 20% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------
        Net Type    Attempted    Sized    Not Sized
        -------------------------------------------
        top             0          0          0
        trunk           0          0          0
        leaf            0          0          0
        -------------------------------------------
        Total       -              0          0
        -------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after Upsizing to fix DRVs:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
          cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
          sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.084pF, total=0.089pF
          wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
        Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
        Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
          Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
          Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
        Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
           Bufs: CKBUFM40R: 2 
        Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
          skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
        Skew group summary PostConditioning after Upsizing to fix DRVs:
          skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
          skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
        Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
      Upsizing to fix DRVs done.
      Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 50 variables and 135 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs...
      Fixing clock tree DRVs: 
      Fixing clock tree DRVs: .
      Fixing clock tree DRVs: ..
      Fixing clock tree DRVs: ...
      Fixing clock tree DRVs: ... 20% 
      Fixing clock tree DRVs: ... 20% .
      Fixing clock tree DRVs: ... 20% ..
      Fixing clock tree DRVs: ... 20% ...
      Fixing clock tree DRVs: ... 20% ... 40% 
      Fixing clock tree DRVs: ... 20% ... 40% .
      Fixing clock tree DRVs: ... 20% ... 40% ..
      Fixing clock tree DRVs: ... 20% ... 40% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      Clock DAG stats PostConditioning after DRV fixing:
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
        cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
        sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.084pF, total=0.089pF
        wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
      Clock DAG net violations PostConditioning after DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
        Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
        Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
      Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
         Bufs: CKBUFM40R: 2 
      Primary reporting skew group PostConditioning after DRV fixing:
        skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
      Skew group summary PostConditioning after DRV fixing:
        skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
      Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
      Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      Buffering to fix DRVs...
      Rebuffering to fix clock tree DRVs: 
      Rebuffering to fix clock tree DRVs: .
      Rebuffering to fix clock tree DRVs: ..
      Rebuffering to fix clock tree DRVs: ...
      Rebuffering to fix clock tree DRVs: ... 20% 
      Rebuffering to fix clock tree DRVs: ... 20% .
      Rebuffering to fix clock tree DRVs: ... 20% ..
      Rebuffering to fix clock tree DRVs: ... 20% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
      Clock DAG stats PostConditioning after re-buffering DRV fixing:
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
        cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
        sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.084pF, total=0.089pF
        wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
      Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
        Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
        Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
      Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
         Bufs: CKBUFM40R: 2 
      Primary reporting skew group PostConditioning after re-buffering DRV fixing:
        skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
      Skew group summary PostConditioning after re-buffering DRV fixing:
        skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
      Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
      Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -----
      Cause
      -----
        (empty table)
      -----
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Leaving CCOpt scope...
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2062.961M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:   362 (unrouted=0, trialRouted=362, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock DAG stats after post-conditioning:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.084pF, total=0.089pF
      wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
    Clock DAG net violations after post-conditioning: none
    Clock DAG primary half-corner transition distribution after post-conditioning:
      Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
      Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
    Clock DAG library cell distribution after post-conditioning {count}:
       Bufs: CKBUFM40R: 2 
    Primary reporting skew group after post-conditioning:
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
    Skew group summary after post-conditioning:
      skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
      skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
    Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
    Stage::PostConditioning done. (took cpu=0:00:00.6 real=0:00:00.6)
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         2      23.040       0.011
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             2      23.040       0.011
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       44.800
  Leaf       629.000
  Total      673.800
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.011    0.005    0.016
  Leaf     0.119    0.084    0.203
  Total    0.130    0.089    0.219
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   168     0.119     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
  -----------------------------------------------------------------------------------------------------
  Trunk       0.400       1       0.004       0.000      0.004    0.004    {1 <= 0.080ns}
  Leaf        0.400       3       0.068       0.055      0.004    0.102    {1 <= 0.080ns, 2 <= 0.160ns}
  -----------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CKBUFM40R    buffer      2        23.040
  ------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    wclk/fifo_constraints    0.216     0.220     0.003       0.198         0.001           0.001           0.218        0.001     100% {0.216, 0.220}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    rclk/fifo_constraints    0.001     0.001     0.000       0.198         0.000           0.000           0.001        0.000     100% {0.001, 0.001}
  max_delay_corner:setup.late    wclk/fifo_constraints    0.216     0.220     0.003       0.198         0.001           0.001           0.218        0.001     100% {0.216, 0.220}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.3 real=0:00:06.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 366
Total number of fetched objects 366
End delay calculation. (MEM=2211.91 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: wclk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0430304
	 Executing: set_clock_latency -source -early -min -rise 0.0569696 [get_pins wclk]
	Clock: wclk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0430304
	 Executing: set_clock_latency -source -late -min -rise 0.0569696 [get_pins wclk]
	Clock: wclk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0435812
	 Executing: set_clock_latency -source -early -min -fall 0.0564188 [get_pins wclk]
	Clock: wclk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0435812
	 Executing: set_clock_latency -source -late -min -fall 0.0564188 [get_pins wclk]
	Clock: rclk, View: worst_case, Ideal Latency: 0.1, Propagated Latency: 0.000995
	 Executing: set_clock_latency -source -early -max -rise 0.099005 [get_pins rclk]
	Clock: rclk, View: worst_case, Ideal Latency: 0.1, Propagated Latency: 0.000995
	 Executing: set_clock_latency -source -late -max -rise 0.099005 [get_pins rclk]
	Clock: rclk, View: worst_case, Ideal Latency: 0.1, Propagated Latency: 0.000995254
	 Executing: set_clock_latency -source -early -max -fall 0.0990047 [get_pins rclk]
	Clock: rclk, View: worst_case, Ideal Latency: 0.1, Propagated Latency: 0.000995254
	 Executing: set_clock_latency -source -late -max -fall 0.0990047 [get_pins rclk]
	Clock: wclk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.118166
	 Executing: set_clock_latency -source -early -max -rise -0.0181655 [get_pins wclk]
	Clock: wclk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.118166
	 Executing: set_clock_latency -source -late -max -rise -0.0181655 [get_pins wclk]
	Clock: wclk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.118065
	 Executing: set_clock_latency -source -early -max -fall -0.0180652 [get_pins wclk]
	Clock: wclk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.118065
	 Executing: set_clock_latency -source -late -max -fall -0.0180652 [get_pins wclk]
	Clock: rclk, View: best_case, Ideal Latency: 0.1, Propagated Latency: 0.001115
	 Executing: set_clock_latency -source -early -min -rise 0.098885 [get_pins rclk]
	Clock: rclk, View: best_case, Ideal Latency: 0.1, Propagated Latency: 0.001115
	 Executing: set_clock_latency -source -late -min -rise 0.098885 [get_pins rclk]
	Clock: rclk, View: best_case, Ideal Latency: 0.1, Propagated Latency: 0.00111494
	 Executing: set_clock_latency -source -early -min -fall 0.0988851 [get_pins rclk]
	Clock: rclk, View: best_case, Ideal Latency: 0.1, Propagated Latency: 0.00111494
	 Executing: set_clock_latency -source -late -min -fall 0.0988851 [get_pins rclk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
  cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
  cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
  sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.084pF, total=0.089pF
  wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
  Leaf  : target=0.400ns count=3 avg=0.068ns sd=0.055ns min=0.004ns max=0.102ns {1 <= 0.080ns, 2 <= 0.160ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBUFM40R: 2 
Primary reporting skew group after update timingGraph:
  skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
Skew group summary after update timingGraph:
  skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  skew_group wclk/fifo_constraints: insertion delay [min=0.216, max=0.220, avg=0.218, sd=0.001], skew [0.003 vs 0.198, 100% {0.216, 0.220}] (wid=0.102 ws=0.001) (gid=0.118 gs=0.002)
Clock network insertion delays are now [0.001ns, 0.120ns] average 0.104ns std.dev 0.038ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees with CCOpt done.
External::optDesign...
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2075.8M, totSessionCpu=0:05:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2075.8M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 366
End delay calculation. (MEM=2275.25 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:52 mem=2275.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 30.803  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   464   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.602%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2147.7M, totSessionCpu=0:05:52 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 2147.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2147.7M) ***
*** Starting optimizing excluded clock nets MEM= 2147.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2147.7M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.081  TNS Slack 0.000 Density 71.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    71.60%|        -|   0.081|   0.000|   0:00:00.0| 2309.3M|
|    71.60%|        0|   0.081|   0.000|   0:00:00.0| 2309.3M|
|    71.60%|        0|   0.081|   0.000|   0:00:00.0| 2309.3M|
|    71.60%|        0|   0.081|   0.000|   0:00:00.0| 2309.3M|
|    71.60%|        0|   0.081|   0.000|   0:00:00.0| 2309.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.081  TNS Slack 0.000 Density 71.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Starting refinePlace (0:05:55 mem=2309.3M) ***
Total net bbox length = 5.440e+03 (3.244e+03 2.196e+03) (ext = 5.298e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 345 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2309.3MB
Summary Report:
Instances move: 0 (out of 343 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.440e+03 (3.244e+03 2.196e+03) (ext = 5.298e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2309.3MB
*** Finished refinePlace (0:05:55 mem=2309.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2309.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2309.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2151.72M, totSessionCpu=0:05:55).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 4  numPreroutedWires = 548
[NR-eGR] Read numTotalNets=366  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] Rule id 1. Nets 362 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 362 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.27% H + 0.18% V. EstWL: 6.039000e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 2.20% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 1553
[NR-eGR] Layer2(ME2)(V) length: 2.409735e+03um, number of vias: 2182
[NR-eGR] Layer3(ME3)(H) length: 3.629900e+03um, number of vias: 305
[NR-eGR] Layer4(ME4)(V) length: 6.781200e+02um, number of vias: 33
[NR-eGR] Layer5(ME5)(H) length: 2.389000e+02um, number of vias: 4
[NR-eGR] Layer6(ME6)(V) length: 4.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.960655e+03um, number of vias: 4077
[NR-eGR] End Peak syMemory usage = 2133.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2133.570M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 366
End delay calculation. (MEM=2224.02 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.80 |          0|          0|          0|  71.60  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 30.80 |          0|          0|          0|  71.60  |   0:00:00.0|    2300.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2300.3M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2131.562M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 366
End delay calculation. (MEM=2208.95 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:58 mem=2208.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2153.7M, totSessionCpu=0:05:58 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.803  | 30.902  | 30.803  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.602%
Routing Overflow: 2.20% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2151.7M, totSessionCpu=0:05:58 **
*** Finished optDesign ***
External::optDesign done. (took cpu=0:00:13.2 real=0:00:13.4)
Set place::cacheFPlanSiteMark to 0
Runtime done. (took cpu=0:00:31.3 real=0:00:31.4)
Coverage % = 98.9

Runtime Summary:
================

-------------------------------------------------------------------------------------------------------
wall   % time  children  called  name
-------------------------------------------------------------------------------------------------------
31.37  100.00   31.37      0         
31.37  100.00   31.03      1     Runtime
 4.72   15.04    4.72      1     CCOpt::Phase::Initialization
 4.72   15.04    4.72      1         Check Prerequisites
 0.03    0.10    0.00      1         Leaving CCOpt scope - CheckPlace
 4.69   14.94    0.00      1         Validating CTS configuration
 0.04    0.11    0.00      1         Leaving CCOpt scope - optDesignGlobalRouteStep
 4.37   13.94    0.00      1         Validating CTS configuration
 0.19    0.60    0.00      1         Preparing To Balance
 1.82    5.79    1.81      1     CCOpt::Phase::Clustering
 1.35    4.31    1.26      1       Stage::DRV Fixing
 1.21    3.87    0.31      1         Clustering
 0.31    1.00    0.00      1         Leaving CCOpt scope - RefinePlacement
 0.01    0.05    0.00      1         Leaving CCOpt scope
 0.02    0.05    0.00      1         Fixing clock tree slew time and max cap violations
 0.01    0.04    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
 0.46    1.48    0.46      1       Stage::Insertion Delay Reduction
 0.01    0.03    0.00      1         Removing unnecessary root buffering
 0.01    0.03    0.00      1         Removing unconstrained drivers
 0.17    0.56    0.00      1         Reducing insertion delay 1
 0.01    0.03    0.00      1         Removing longest path buffering
 0.26    0.83    0.00      1         Reducing insertion delay 2
 6.16   19.63    6.04      1     CCOpt::Phase::Implementation
 0.08    0.24    0.07      1       Stage::Reducing Power
 0.06    0.20    0.00      1         Reducing clock tree power 1
 0.01    0.04    0.00      1         Reducing clock tree power 2
 0.25    0.80    0.24      1       Stage::Balancing
 0.23    0.73    0.13      1         Approximately balancing fragments step
 0.13    0.41    0.00      1         Approximately balancing fragments bottom up
 0.01    0.03    0.00      1         Improving fragments clock skew
 0.04    0.13    0.00      1         Approximately balancing step
 0.01    0.03    0.00      1         Fixing clock tree overload
 0.01    0.03    0.00      1         Approximately balancing paths
 0.01    0.04    0.00      1         Leaving CCOpt scope
 0.07    0.21    0.07      1       Stage::Polishing
 0.01    0.04    0.00      1         Improving clock skew
 0.05    0.15    0.00      1         Reducing clock tree power 3
 0.01    0.03    0.00      1         Improving insertion delay
 4.99   15.89    4.77      1       Stage::Routing
 0.46    1.47    0.00      1         Leaving CCOpt scope - ClockRefiner
 4.30   13.71    0.00      1         Leaving CCOpt scope - NanoRouter
 0.01    0.02    0.00      1         Leaving CCOpt scope
 0.59    1.88    0.32      1       Stage::PostConditioning
 0.30    0.96    0.00      3         Leaving CCOpt scope
 0.01    0.04    0.00      1         Fixing DRVs
 0.01    0.03    0.00      1         Buffering to fix DRVs
 0.38    1.22    0.00      1         Tidy Up And Update Timing
13.36   42.59    0.00      1     External::optDesign
-------------------------------------------------------------------------------------------------------


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-5140           1  Global net connect rules have not been c...
WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
*** Message Summary: 20 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:00:31, real = 0:00:32, mem = 2089.4M, totSessionCpu=0:05:58 **
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix fifo_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2089.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.803  | 30.902  | 30.803  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.602%
Routing Overflow: 2.20% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.28 sec
Total Real time: 0.0 sec
Total Memory Usage: 2087.445312 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix fifo_postCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2069.3M)
Extraction called for design 'fifo' of instances=345 and nets=368 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2069.297M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 366
End delay calculation. (MEM=2146.44 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:06:11 mem=2146.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.107  |  0.071  | -0.107  |
|           TNS (ns):| -4.017  |  0.000  | -4.017  |
|    Violating Paths:|   40    |    0    |   40    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

Density: 71.602%
Routing Overflow: 2.20% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.7 sec
Total Real time: 1.0 sec
Total Memory Usage: 2067.296875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2079.1M, totSessionCpu=0:06:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2079.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:28 mem=2209.1M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 366
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)

Active hold views:
 best_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Done building hold timer [1548 node(s), 2661 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 366
End delay calculation. (MEM=2388.78 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:32 mem=2388.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:06:32 mem=2388.8M ***
Restoring autoHoldViews:  best_case

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case
Hold  views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.803  | 30.902  | 30.803  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.107  |  0.071  | -0.107  |
|           TNS (ns):| -4.017  |  0.000  | -4.017  |
|    Violating Paths:|   40    |    0    |   40    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.602%
Routing Overflow: 2.20% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 78.9 ps, libStdDelay = 40.4 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: worst_case
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2317.5M, totSessionCpu=0:06:36 **
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:06:36 mem=2317.5M density=71.602% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.107|    -4.02|      40|          0|       0(     0)|    71.60%|   0:00:08.0|  2317.5M|
|   1|  -0.107|    -4.02|      40|          0|       0(     0)|    71.60%|   0:00:08.0|  2317.5M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.107|    -4.02|      40|          0|       0(     0)|    71.60%|   0:00:08.0|  2317.5M|
|   1|   0.000|     0.00|       0|          2|       0(     0)|    71.80%|   0:00:08.0|  2322.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 2 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:06:36 mem=2322.3M density=71.803% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CKBUFM2R' used
*info:            1 cell  of type 'DEL4M4R' used

*** Starting refinePlace (0:06:36 mem=2322.3M) ***
Total net bbox length = 5.460e+03 (3.256e+03 2.204e+03) (ext = 5.488e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 347 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.297%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2322.3MB
Summary Report:
Instances move: 0 (out of 345 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.460e+03 (3.256e+03 2.204e+03) (ext = 5.488e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2322.3MB
*** Finished refinePlace (0:06:36 mem=2322.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2322.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2322.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:06:36 mem=2322.3M density=71.803%) ***
*** Steiner Routed Nets: 1.087%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.087%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0202)
GigaOpt: Skipping post-eco TNS optimization
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=714 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 4  numPreroutedWires = 548
[NR-eGR] Read numTotalNets=368  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 364 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.27% H + 0.24% V. EstWL: 6.053400e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 2.20% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 2153.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2127.8M, totSessionCpu=0:06:36 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 368
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 368
End delay calculation. (MEM=2203.13 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:06:37 mem=2203.1M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 
Hold  views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.803  | 30.902  | 30.803  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.071  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.803%
Routing Overflow: 2.20% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 2145.9M, totSessionCpu=0:06:37 **
*** Finished optDesign ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.62 (MB), peak = 1540.25 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=2145.9M, init mem=2145.9M)
*info: Placed = 347            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:71.80%(1932/2691)
Placement Density (including fixed std cells):71.80%(1932/2691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2145.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2145.9M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Apr  7 04:12:32 2022
#
#Generating timing data, please wait...
#368 total nets, 4 already routed, 4 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
Total number of fetched objects 368
End delay calculation. (MEM=2155.95 CPU=0:00:00.2 REAL=0:00:00.0)
#Normalized TNS: 1000.00 33.33 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.11 (MB), peak = 1540.25 (MB)
#Library Standard Delay: 40.40ps
#Slack threshold: 80.80ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.11 (MB), peak = 1540.25 (MB)
#Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1288.60 (MB), peak = 1540.25 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.76 (MB), peak = 1540.25 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
fifo
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1239.14 (MB), peak = 1540.25 (MB)
#Done generating timing data.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_26487.tif.gz ...
#Read in timing information for 24 ports, 347 instances from timing file .timing_file_26487.tif.gz.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 368 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.48 (MB), peak = 1540.25 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration 1...
#
#Setup Constraints: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.48 (MB), peak = 1540.25 (MB)
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention iteration 1.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.48 (MB), peak = 1540.25 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  7 04:12:37 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  7 04:12:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         285          12         420    64.76%
#  Metal 2        V         291          22         420     0.00%
#  Metal 3        H         297           0         420     0.00%
#  Metal 4        V         313           0         420     0.00%
#  Metal 5        H         149           0         420     0.00%
#  Metal 6        V         156           0         420     0.00%
#  Metal 7        H          64          10         420     9.76%
#  Metal 8        V          68           9         420     9.29%
#  Metal 9        H           9           0         420    55.00%
#  --------------------------------------------------------------
#  Total                   1632       4.01%        3780    15.42%
#
#  4 nets (1.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.88 (MB), peak = 1540.25 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.88 (MB), peak = 1540.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.88 (MB), peak = 1540.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 370.
#
#364 routable nets have only global wires.
#4 routable nets have only detail routed wires.
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             364  
#-----------------------------
#        Total             364  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             364  
#------------------------------------------------
#        Total                  4             364  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      1(0.24%)      1(0.24%)   (0.48%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      0(0.00%)      1(0.03%)      1(0.03%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.06% V
#
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 6720 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 2454 um.
#Total wire length on LAYER ME3 = 3753 um.
#Total wire length on LAYER ME4 = 465 um.
#Total wire length on LAYER ME5 = 48 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 2959
#Up-Via Summary (total 2959):
#           
#-----------------------
#  Metal 1         1552
#  Metal 2         1193
#  Metal 3          210
#  Metal 4            4
#-----------------------
#                  2959 
#
#Total number of involved regular nets 89
#Maximum src to sink distance  96.5
#Average of max src_to_sink distance  34.8
#Average of ave src_to_sink distance  22.7
#Max overcon = 3 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.29 (MB), peak = 1540.25 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.21 (MB), peak = 1540.25 (MB)
#Start Track Assignment.
#Done with 689 horizontal wires in 1 hboxes and 574 vertical wires in 1 hboxes.
#Done with 136 horizontal wires in 1 hboxes and 107 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# ME1            0.00 	  0.00%  	  0.00% 	  0.00%
# ME2         2440.71 	  0.08%  	  0.00% 	  0.00%
# ME3         3390.55 	  0.13%  	  0.00% 	  0.00%
# ME4          102.40 	  0.00%  	  0.00% 	  0.00%
# ME5           50.60 	  0.00%  	  0.00% 	  0.00%
# ME6            0.00 	  0.00%  	  0.00% 	  0.00%
# ME7            0.00 	  0.00%  	  0.00% 	  0.00%
# ME8            0.00 	  0.00%  	  0.00% 	  0.00%
# AL_RDL         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5984.26  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7280 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 411 um.
#Total wire length on LAYER ME2 = 2438 um.
#Total wire length on LAYER ME3 = 3919 um.
#Total wire length on LAYER ME4 = 461 um.
#Total wire length on LAYER ME5 = 50 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 2959
#Up-Via Summary (total 2959):
#           
#-----------------------
#  Metal 1         1552
#  Metal 2         1193
#  Metal 3          210
#  Metal 4            4
#-----------------------
#                  2959 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.66 (MB), peak = 1540.25 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.48 (MB)
#Total memory = 1244.23 (MB)
#Peak memory = 1540.25 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#2 out of 347 instances (0.6%) need to be verified(marked ipoed), dirty area=0.2%.
#5.8% of the total area is being checked for drcs
#5.8% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1323.29 (MB), peak = 1540.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.32 (MB), peak = 1540.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7286 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 278 um.
#Total wire length on LAYER ME2 = 2496 um.
#Total wire length on LAYER ME3 = 3382 um.
#Total wire length on LAYER ME4 = 1021 um.
#Total wire length on LAYER ME5 = 110 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3206
#Up-Via Summary (total 3206):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1265
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3206 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.89 (MB)
#Total memory = 1249.12 (MB)
#Peak memory = 1540.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.07 (MB), peak = 1540.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7286 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 278 um.
#Total wire length on LAYER ME2 = 2496 um.
#Total wire length on LAYER ME3 = 3382 um.
#Total wire length on LAYER ME4 = 1021 um.
#Total wire length on LAYER ME5 = 110 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3206
#Up-Via Summary (total 3206):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1265
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3206 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7286 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 278 um.
#Total wire length on LAYER ME2 = 2496 um.
#Total wire length on LAYER ME3 = 3382 um.
#Total wire length on LAYER ME4 = 1021 um.
#Total wire length on LAYER ME5 = 110 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3206
#Up-Via Summary (total 3206):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1265
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3206 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr  7 04:12:42 2022
#
#
#Start Post Route Wire Spread.
#Done with 132 horizontal wires in 1 hboxes and 102 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7363 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 281 um.
#Total wire length on LAYER ME2 = 2516 um.
#Total wire length on LAYER ME3 = 3423 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3206
#Up-Via Summary (total 3206):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1265
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3206 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1289.00 (MB), peak = 1540.25 (MB)
#CELL_VIEW fifo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.76 (MB), peak = 1540.25 (MB)
#CELL_VIEW fifo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7363 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 281 um.
#Total wire length on LAYER ME2 = 2516 um.
#Total wire length on LAYER ME3 = 3423 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3206
#Up-Via Summary (total 3206):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1265
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3206 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.60 (MB)
#Total memory = 1250.84 (MB)
#Peak memory = 1540.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -81.33 (MB)
#Total memory = 1250.35 (MB)
#Peak memory = 1540.25 (MB)
#Number of warnings = 4
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 04:12:42 2022
#
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:11, memory = 1250.35 (MB), peak = 1540.25 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix fifo_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 368 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.18 (MB), peak = 1540.25 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#num_tile=11922 avg_aspect_ratio=1.117847 
#Vertical num_row 39 per_row= 304 halo= 120000 
#hor_num_col = 164 final aspect_ratio= 0.477715
#Build RC corners: cpu time = 00:00:23, elapsed time = 00:00:27, memory = 1373.86 (MB), peak = 1540.25 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 368 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.77 (MB), peak = 1540.25 (MB)
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 368 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.77 (MB), peak = 1540.25 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with single thread on machine with  Xeon 2.67GHz 12288KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     4.83 (MB), total memory =  1298.60 (MB), peak memory =  1540.25 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.60 (MB), peak = 1540.25 (MB)
#RC Statistics: 2684 Res, 1490 Ground Cap, 100 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2176.21 (1824), Avg L-Edge Length: 9035.43 (774)
#Start writing rcdb into /tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/nr26487_O7MPxv.rcdb.d
#Finish writing rcdb with 3071 nodes, 2703 edges, and 200 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.57 (MB), peak = 1540.25 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/nr26487_O7MPxv.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:27
#Elapsed time = 00:00:32
#Increased memory = 45.38 (MB)
#Total memory = 1296.55 (MB)
#Peak memory = 1540.25 (MB)
#
#0 inserted nodes are removed
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2198.38 CPU=0:00:00.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2198.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2198.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 368. 
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2174.43 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.747  | 30.747  | 30.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (21)      |   -0.024   |      1 (21)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.803%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 28.59 sec
Total Real time: 33.0 sec
Total Memory Usage: 2111.65625 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix fifo_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2202.37 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2202.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2202.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2178.41 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:59 mem=2178.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  |  0.030  | -0.045  |
|           TNS (ns):| -3.507  |  0.000  | -3.507  |
|    Violating Paths:|   128   |    0    |   128   |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

Density: 71.803%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 2077.140625 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2091.4M, totSessionCpu=0:08:13 **
#Created 1089 library cell signatures
#Created 370 NETS and 0 SPECIALNETS signatures
#Created 347 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.03 (MB), peak = 1540.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.41 (MB), peak = 1540.25 (MB)
Begin checking placement ... (start mem=2099.4M, init mem=2099.4M)
*info: Placed = 347            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:71.80%(1932/2691)
Placement Density (including fixed std cells):71.80%(1932/2691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2099.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping tQuantus.
Unfixed 0 ViaPillar Nets
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0)
  Non-clock:   364 (unrouted=0, trialRouted=0, noStatus=0, routed=364, fixed=0)
(Not counting 2 nets with <2 term connections)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
setPlaceMode -modulePlan true -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan false -powerDriven false -timingDriven true
  Using cell based legalization.
  Legalizer reserving space for clock trees...
  Legalizer reserving space for clock trees done.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  preferred_extra_space is set for at least one key
  pro_enable_post_commit_delay_update: 0 (default: true)
  route_type is set for at least one key
  source_latency is set for at least one key
  source_max_capacitance is set for at least one key
  target_insertion_delay is set for at least one key
  target_max_trans_sdc is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  Library Trimming...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
    Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
    To disable library trimming, set_ccopt_property library_trimming false.
  Library Trimming done.
  Library Trimming...
    To disable library trimming, set_ccopt_property library_trimming false.
  Library Trimming done.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  No ideal nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:04.7 real=0:00:04.7)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    preferred_extra_space is set for at least one key
    pro_enable_post_commit_delay_update: 0 (default: true)
    route_type is set for at least one key
    source_latency is set for at least one key
    source_max_capacitance is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    No ideal nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  Invalidating timing
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
    cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
    sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.101pF, total=0.107pF
    wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
    Leaf  : target=0.400ns count=3 avg=0.073ns sd=0.059ns min=0.004ns max=0.108ns {1 <= 0.080ns, 2 <= 0.160ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBUFM40R: 2 
  Primary reporting skew group PRO initial state:
    skew_group default.wclk/fifo_constraints: unconstrained
  Skew group summary PRO initial state:
    skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    skew_group wclk/fifo_constraints: insertion delay [min=0.221, max=0.224, avg=0.223, sd=0.001], skew [0.003 vs 0.198, 100% {0.221, 0.224}] (wid=0.102 ws=0.002) (gid=0.122 gs=0.002)
  Clock network insertion delays are now [0.001ns, 0.124ns] average 0.108ns std.dev 0.040ns
  Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 50 variables and 135 constraints; tolerance 1
    Resolving skew group constraints done.
  Recomputing CTS skew targets done.
  Fixing DRVs...
  Fixing clock tree DRVs: 
  Fixing clock tree DRVs: .
  Fixing clock tree DRVs: ..
  Fixing clock tree DRVs: ...
  Fixing clock tree DRVs: ... 20% 
  Fixing clock tree DRVs: ... 20% .
  Fixing clock tree DRVs: ... 20% ..
  Fixing clock tree DRVs: ... 20% ...
  Fixing clock tree DRVs: ... 20% ... 40% 
  Fixing clock tree DRVs: ... 20% ... 40% .
  Fixing clock tree DRVs: ... 20% ... 40% ..
  Fixing clock tree DRVs: ... 20% ... 40% ...
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
  CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------
  Net Type    Attempted    Sized    Not Sized
  -------------------------------------------
  top             0          0          0
  trunk           0          0          0
  leaf            0          0          0
  -------------------------------------------
  Total       -              0          0
  -------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
    cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
    sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.101pF, total=0.107pF
    wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
    Leaf  : target=0.400ns count=3 avg=0.073ns sd=0.059ns min=0.004ns max=0.108ns {1 <= 0.080ns, 2 <= 0.160ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBUFM40R: 2 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.wclk/fifo_constraints: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    skew_group wclk/fifo_constraints: insertion delay [min=0.221, max=0.224, avg=0.223, sd=0.001], skew [0.003 vs 0.198, 100% {0.221, 0.224}] (wid=0.102 ws=0.002) (gid=0.122 gs=0.002)
  Clock network insertion delays are now [0.001ns, 0.124ns] average 0.108ns std.dev 0.040ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  
  Slew Diagnostics: After DRV fixing
  ==================================
  
  Global Causes:
  
  -------------------------------------
  Cause
  -------------------------------------
  DRV fixing with buffering is disabled
  -------------------------------------
  
  Top 5 overslews:
  
  ---------------------------------
  Overslew    Causes    Driving Pin
  ---------------------------------
    (empty table)
  ---------------------------------
  
  Slew Diagnostics Counts:
  
  -------------------
  Cause    Occurences
  -------------------
    (empty table)
  -------------------
  
  Reconnecting optimized routes...
  Reconnecting optimized routes done.
  Set dirty flag on 0 insts, 0 nets
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats PRO final:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=23.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=23.040um^2
    cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
    sink capacitance : count=168, total=0.119pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.101pF, total=0.107pF
    wire lengths     : top=0.000um, trunk=44.800um, leaf=629.000um, total=673.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.400ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.080ns}
    Leaf  : target=0.400ns count=3 avg=0.073ns sd=0.059ns min=0.004ns max=0.108ns {1 <= 0.080ns, 2 <= 0.160ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBUFM40R: 2 
  Primary reporting skew group PRO final:
    skew_group default.wclk/fifo_constraints: unconstrained
  Skew group summary PRO final:
    skew_group rclk/fifo_constraints: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.198, 100% {0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    skew_group wclk/fifo_constraints: insertion delay [min=0.221, max=0.224, avg=0.223, sd=0.001], skew [0.003 vs 0.198, 100% {0.221, 0.224}] (wid=0.102 ws=0.002) (gid=0.122 gs=0.002)
  Clock network insertion delays are now [0.001ns, 0.124ns] average 0.108ns std.dev 0.040ns
PRO done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0)
  Non-clock:   364 (unrouted=0, trialRouted=0, noStatus=0, routed=364, fixed=0)
(Not counting 2 nets with <2 term connections)
PRO done. (took cpu=0:00:05.0 real=0:00:05.0)
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 364. 
Total number of fetched objects 368
End delay calculation. (MEM=16.3672 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=16.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=16.4M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2269.86 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 368. 
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2245.91 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:08:20 mem=2245.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.747  | 30.747  | 30.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (21)      |   -0.024   |      1 (21)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.803%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2176.1M, totSessionCpu=0:08:20 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2242.85M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 4 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |   wViol    |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    21   |    -0.07   |     1   |      1  |    -0.00   |     0   |     0   |     0   |     0   |     0   |     0   | 30.75 |          0|          0|          0|  71.80  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   |     0   |     0   | 30.75 |          0|          0|          1|  71.83  |   0:00:00.0|    2479.3M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   |     0   |     0   | 30.75 |          0|          0|          0|  71.83  |   0:00:00.0|    2479.3M|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2479.3M) ***

*** Starting refinePlace (0:08:28 mem=2517.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 347 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.292%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2517.5MB
Summary Report:
Instances move: 0 (out of 345 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2517.5MB
*** Finished refinePlace (0:08:28 mem=2517.5M) ***
Density distribution unevenness ratio = 4.413%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 2336.7M, totSessionCpu=0:08:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2336.70M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2336.7M)                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.747  | 30.747  | 30.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.830%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 2336.7M, totSessionCpu=0:08:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 2271.9M, totSessionCpu=0:08:28 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2271.94M, totSessionCpu=0:08:28).
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 2271.9M, totSessionCpu=0:08:28 **

Default Rule : ""
Non Default Rules :
Worst Slack : 30.747 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 30.747 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.747  | 30.747  | 30.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.830%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 2209.4M, totSessionCpu=0:08:28 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Apr  7 04:19:24 2022
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Loading the last recorded routing design signature
#Created 128 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances resized = 1
#  Total number of placement changes (moved instances are counted twice) = 1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 368 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.81 (MB), peak = 1540.25 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#130 routed nets are extracted.
#238 routed net(s) are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 370.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.69 (MB)
#Total memory = 1293.81 (MB)
#Peak memory = 1540.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#1 out of 347 instances (0.3%) need to be verified(marked ipoed), dirty area=0.1%.
#3.9% of the total area is being checked for drcs
#3.9% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	ME1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.25 (MB), peak = 1540.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.30 (MB), peak = 1540.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7362 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 280 um.
#Total wire length on LAYER ME2 = 2515 um.
#Total wire length on LAYER ME3 = 3425 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3210
#Up-Via Summary (total 3210):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1269
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3210 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.38 (MB)
#Total memory = 1296.19 (MB)
#Peak memory = 1540.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1297.99 (MB), peak = 1540.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7362 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 280 um.
#Total wire length on LAYER ME2 = 2515 um.
#Total wire length on LAYER ME3 = 3425 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3210
#Up-Via Summary (total 3210):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1269
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3210 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7362 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 280 um.
#Total wire length on LAYER ME2 = 2515 um.
#Total wire length on LAYER ME3 = 3425 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3210
#Up-Via Summary (total 3210):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1269
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3210 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr  7 04:19:26 2022
#
#
#Start Post Route Wire Spread.
#Done with 9 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7366 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 281 um.
#Total wire length on LAYER ME2 = 2517 um.
#Total wire length on LAYER ME3 = 3427 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3210
#Up-Via Summary (total 3210):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1269
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3210 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.55 (MB), peak = 1540.25 (MB)
#CELL_VIEW fifo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7366 um.
#Total half perimeter of net bounding box = 5834 um.
#Total wire length on LAYER ME1 = 281 um.
#Total wire length on LAYER ME2 = 2517 um.
#Total wire length on LAYER ME3 = 3427 um.
#Total wire length on LAYER ME4 = 1031 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3210
#Up-Via Summary (total 3210):
#           
#-----------------------
#  Metal 1         1560
#  Metal 2         1269
#  Metal 3          360
#  Metal 4           21
#-----------------------
#                  3210 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.39 (MB)
#Total memory = 1296.20 (MB)
#Peak memory = 1540.25 (MB)
#Updating routing design signature
#Created 1089 library cell signatures
#Created 370 NETS and 0 SPECIALNETS signatures
#Created 347 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.20 (MB), peak = 1540.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.20 (MB), peak = 1540.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -19.63 (MB)
#Total memory = 1273.50 (MB)
#Peak memory = 1540.25 (MB)
#Number of warnings = 4
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 04:19:26 2022
#
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 2174.1M, totSessionCpu=0:08:31 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 368 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.20 (MB), peak = 1540.25 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile
#found RESMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1273.25 (MB), peak = 1540.25 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile
#found RESMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1278.86 (MB), peak = 1540.25 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 368 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.57 (MB), peak = 1540.25 (MB)
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 368 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.57 (MB), peak = 1540.25 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with single thread on machine with  Xeon 2.67GHz 12288KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     4.48 (MB), total memory =  1269.05 (MB), peak memory =  1540.25 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.05 (MB), peak = 1540.25 (MB)
#RC Statistics: 2679 Res, 1485 Ground Cap, 99 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2177.55 (1817), Avg L-Edge Length: 9106.63 (773)
#Start writing rcdb into /tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/nr26487_cI59KJ.rcdb.d
#Finish writing rcdb with 3066 nodes, 2698 edges, and 198 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.75 (MB), peak = 1540.25 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/nr26487_cI59KJ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:09
#Increased memory = 14.20 (MB)
#Total memory = 1266.64 (MB)
#Peak memory = 1540.25 (MB)
#
#0 inserted nodes are removed
**optDesign ... cpu = 0:00:25, real = 0:00:28, mem = 2187.6M, totSessionCpu=0:08:38 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2280.85 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2280.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2280.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 368. 
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2256.9 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:08:39 mem=2256.9M)
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 2192.1M, totSessionCpu=0:08:39 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 2192.1M, totSessionCpu=0:08:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2192.12M, totSessionCpu=0:08:39).
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 2192.1M, totSessionCpu=0:08:39 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 2192.1M, totSessionCpu=0:08:39 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.746  | 30.746  | 30.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.830%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 2192.1M, totSessionCpu=0:08:39 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2208.1M, totSessionCpu=0:08:43 **
#Created 1089 library cell signatures
#Created 370 NETS and 0 SPECIALNETS signatures
#Created 347 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.70 (MB), peak = 1540.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.70 (MB), peak = 1540.25 (MB)
Begin checking placement ... (start mem=2208.1M, init mem=2208.1M)
*info: Placed = 347            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:71.83%(1933/2691)
Placement Density (including fixed std cells):71.83%(1933/2691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2208.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping tQuantus.
Unfixed 0 ViaPillar Nets
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:44 mem=2208.1M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 368
AAE_INFO-618: Total number of nets in the design is 370,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:01.3 mem=0.0M ***
Done building hold timer [1307 node(s), 1463 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:01.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/coe_eosdata_qxtULd/best_case.twf, for view: best_case 
	 Dumping view 1 best_case 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:06.7 real=0:00:08.0 totSessionCpu=0:08:50 mem=2433.2M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/coe_eosdata_qxtULd/best_case.twf 
	 Loading view 1 best_case 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case
Hold  views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.746  | 30.746  | 30.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  |  0.030  | -0.045  |
|           TNS (ns):| -3.505  |  0.000  | -3.505  |
|    Violating Paths:|   128   |    0    |   128   |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.830%
------------------------------------------------------------

*Info: minBufDelay = 78.9 ps, libStdDelay = 40.4 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: worst_case
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2421.1M, totSessionCpu=0:08:54 **
Info: 4 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:10.5 real=0:00:12.0 totSessionCpu=0:08:54 mem=2421.1M density=71.830% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.045|    -3.51|     128|          0|       0(     0)|    71.83%|   0:00:12.0|  2421.1M|
|   1|  -0.045|    -3.51|     128|          0|       0(     0)|    71.83%|   0:00:12.0|  2421.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.045|    -3.51|     128|          0|       0(     0)|    71.83%|   0:00:12.0|  2421.1M|
|   1|  -0.045|    -0.43|      15|          8|       0(     0)|    72.26%|   0:00:13.0|  2431.7M|
|   2|  -0.045|    -0.27|      11|          4|       0(     0)|    72.54%|   0:00:13.0|  2431.7M|
|   3|  -0.044|    -0.20|      10|          3|       0(     0)|    72.70%|   0:00:13.0|  2431.7M|
|   4|  -0.015|    -0.13|       9|          2|       1(     0)|    72.81%|   0:00:13.0|  2431.7M|
|   5|  -0.015|    -0.10|       7|          2|       0(     0)|    72.91%|   0:00:13.0|  2431.7M|
|   6|  -0.015|    -0.07|       5|          2|       0(     0)|    73.02%|   0:00:13.0|  2431.7M|
|   7|  -0.015|    -0.01|       1|          3|       1(     0)|    73.25%|   0:00:13.0|  2431.7M|
|   8|   0.005|     0.00|       0|          1|       0(     0)|    73.30%|   0:00:13.0|  2431.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 25 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:11.3 real=0:00:13.0 totSessionCpu=0:08:55 mem=2431.7M density=73.301% ***

*info:
*info: Added a total of 25 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           24 cells of type 'BUFM2R' used
*info:            1 cell  of type 'DEL4M1R' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:11.3 real=0:00:13.0 totSessionCpu=0:08:55 mem=2431.7M density=73.301%) ***
*** Starting refinePlace (0:08:55 mem=2412.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 372 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 5.106%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2412.6MB
Summary Report:
Instances move: 0 (out of 370 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2412.6MB
*** Finished refinePlace (0:08:55 mem=2412.6M) ***
Density distribution unevenness ratio = 5.188%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.746  | 30.746  | 30.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.301%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 2292.0M, totSessionCpu=0:08:55 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Apr  7 04:19:54 2022
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Loading the last recorded routing design signature
#Created 153 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 25
#  Total number of placement changes (moved instances are counted twice) = 25
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 393 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.85 (MB), peak = 1540.25 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 5.2900 52.3950 ) on ME1 for NET FE_PHN6_wdata_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 5.2900 43.2000 ) on ME1 for NET FE_PHN7_wdata_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 12.6900 50.4000 ) on ME1 for NET FE_PHN5_wdata_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 16.6900 27.1950 ) on ME1 for NET FE_PHN4_wdata_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 5.8900 28.8000 ) on ME1 for NET FE_PHN8_wdata_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 13.0900 27.1950 ) on ME1 for NET FE_PHN11_wdata_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 16.4900 52.3950 ) on ME1 for NET FE_PHN9_wdata_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 24.2900 46.8000 ) on ME1 for NET FE_PHN10_wdata_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 20.2400 54.5450 ) on ME1 for NET wdata[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 16.0400 51.8500 ) on ME1 for NET wdata[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9.2400 51.8500 ) on ME1 for NET wdata[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 6.2400 51.8500 ) on ME1 for NET wdata[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 10.3000 50.4700 ) on ME1 for NET wdata[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 30.6400 48.2500 ) on ME1 for NET wdata[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 22.5000 52.3300 ) on ME1 for NET wdata[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 15.0400 51.8500 ) on ME1 for NET wdata[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 7.0400 51.8500 ) on ME1 for NET wdata[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 13.4400 48.2500 ) on ME1 for NET wdata[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 23.8400 47.3450 ) on ME1 for NET wdata[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9.8400 47.3450 ) on ME1 for NET wdata[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#145 routed nets are extracted.
#    17 (4.30%) extracted nets are partially routed.
#232 routed net(s) are imported.
#16 (4.05%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 395.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 17
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  7 04:19:54 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  7 04:19:55 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         285          12         420    65.48%
#  Metal 2        V         291          22         420     0.00%
#  Metal 3        H         297           0         420     0.00%
#  Metal 4        V         313           0         420     0.00%
#  Metal 5        H         149           0         420     0.00%
#  Metal 6        V         156           0         420     0.00%
#  Metal 7        H          64          10         420     9.76%
#  Metal 8        V          68           9         420     9.29%
#  Metal 9        H           9           0         420    55.00%
#  --------------------------------------------------------------
#  Total                   1632       4.01%        3780    15.50%
#
#  4 nets (1.01%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.85 (MB), peak = 1540.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.69 (MB), peak = 1540.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.69 (MB), peak = 1540.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 393.
#Total number of nets in the design = 395.
#
#33 routable nets have only global wires.
#360 routable nets have only detail routed wires.
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              33  
#-----------------------------
#        Total              33  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             389  
#------------------------------------------------
#        Total                  4             389  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7476 um.
#Total half perimeter of net bounding box = 6004 um.
#Total wire length on LAYER ME1 = 281 um.
#Total wire length on LAYER ME2 = 2595 um.
#Total wire length on LAYER ME3 = 3472 um.
#Total wire length on LAYER ME4 = 1017 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3280
#Up-Via Summary (total 3280):
#           
#-----------------------
#  Metal 1         1605
#  Metal 2         1296
#  Metal 3          358
#  Metal 4           21
#-----------------------
#                  3280 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.09 (MB), peak = 1540.25 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.86 (MB), peak = 1540.25 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 20 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7484 um.
#Total half perimeter of net bounding box = 6004 um.
#Total wire length on LAYER ME1 = 285 um.
#Total wire length on LAYER ME2 = 2595 um.
#Total wire length on LAYER ME3 = 3476 um.
#Total wire length on LAYER ME4 = 1017 um.
#Total wire length on LAYER ME5 = 111 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3279
#Up-Via Summary (total 3279):
#           
#-----------------------
#  Metal 1         1605
#  Metal 2         1295
#  Metal 3          358
#  Metal 4           21
#-----------------------
#                  3279 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.12 (MB), peak = 1540.25 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.97 (MB)
#Total memory = 1360.12 (MB)
#Peak memory = 1540.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 33.3% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	ME1           0        2        2
#	ME2           1        0        1
#	Totals        1        2        3
#25 out of 372 instances (6.7%) need to be verified(marked ipoed), dirty area=1.2%.
#25.7% of the total area is being checked for drcs
#25.7% of the total area was checked
#   number of violations = 59
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	ME1          19       39       58
#	ME2           1        0        1
#	Totals       20       39       59
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.43 (MB), peak = 1540.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1415.66 (MB), peak = 1540.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7445 um.
#Total half perimeter of net bounding box = 6004 um.
#Total wire length on LAYER ME1 = 270 um.
#Total wire length on LAYER ME2 = 2556 um.
#Total wire length on LAYER ME3 = 3479 um.
#Total wire length on LAYER ME4 = 1037 um.
#Total wire length on LAYER ME5 = 102 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3344
#Up-Via Summary (total 3344):
#           
#-----------------------
#  Metal 1         1617
#  Metal 2         1342
#  Metal 3          366
#  Metal 4           19
#-----------------------
#                  3344 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.65 (MB)
#Total memory = 1366.77 (MB)
#Peak memory = 1540.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.57 (MB), peak = 1540.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7445 um.
#Total half perimeter of net bounding box = 6004 um.
#Total wire length on LAYER ME1 = 270 um.
#Total wire length on LAYER ME2 = 2556 um.
#Total wire length on LAYER ME3 = 3479 um.
#Total wire length on LAYER ME4 = 1037 um.
#Total wire length on LAYER ME5 = 102 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3344
#Up-Via Summary (total 3344):
#           
#-----------------------
#  Metal 1         1617
#  Metal 2         1342
#  Metal 3          366
#  Metal 4           19
#-----------------------
#                  3344 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7445 um.
#Total half perimeter of net bounding box = 6004 um.
#Total wire length on LAYER ME1 = 270 um.
#Total wire length on LAYER ME2 = 2556 um.
#Total wire length on LAYER ME3 = 3479 um.
#Total wire length on LAYER ME4 = 1037 um.
#Total wire length on LAYER ME5 = 102 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 3344
#Up-Via Summary (total 3344):
#           
#-----------------------
#  Metal 1         1617
#  Metal 2         1342
#  Metal 3          366
#  Metal 4           19
#-----------------------
#                  3344 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.96 (MB)
#Total memory = 1369.09 (MB)
#Peak memory = 1540.25 (MB)
#Updating routing design signature
#Created 1089 library cell signatures
#Created 395 NETS and 0 SPECIALNETS signatures
#Created 372 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.09 (MB), peak = 1540.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.09 (MB), peak = 1540.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -15.55 (MB)
#Total memory = 1343.57 (MB)
#Peak memory = 1540.25 (MB)
#Number of warnings = 24
#Total number of warnings = 81
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 04:19:56 2022
#
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 2264.1M, totSessionCpu=0:08:57 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 393 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.01 (MB), peak = 1540.25 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile
#found RESMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1342.59 (MB), peak = 1540.25 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile
#found RESMODEL /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/process/UMK65FDKLLC00000OA_B11/RuleDecks/QRC/RCmin/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:04, memory = 1347.74 (MB), peak = 1540.25 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 393 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.44 (MB), peak = 1540.25 (MB)
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 393 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.44 (MB), peak = 1540.25 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with single thread on machine with  Xeon 2.67GHz 12288KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 393 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     4.45 (MB), total memory =  1334.89 (MB), peak memory =  1540.25 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.89 (MB), peak = 1540.25 (MB)
#RC Statistics: 2721 Res, 1500 Ground Cap, 112 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2170.18 (1831), Avg L-Edge Length: 9053.37 (776)
#Start writing rcdb into /tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/nr26487_APrRRo.rcdb.d
#Finish writing rcdb with 3131 nodes, 2738 edges, and 224 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.15 (MB), peak = 1540.25 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_26487_bessel1_jvl202215_nuifAY/nr26487_APrRRo.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:10
#Increased memory = 9.00 (MB)
#Total memory = 1332.01 (MB)
#Peak memory = 1540.25 (MB)
#
#0 inserted nodes are removed
**optDesign ... cpu = 0:00:22, real = 0:00:25, mem = 2264.1M, totSessionCpu=0:09:05 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 393
AAE_INFO-618: Total number of nets in the design is 395,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2350.54 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2350.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2350.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 393. 
Total number of fetched objects 393
AAE_INFO-618: Total number of nets in the design is 395,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2326.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:09:06 mem=2326.6M)
**optDesign ... cpu = 0:00:23, real = 0:00:26, mem = 2259.8M, totSessionCpu=0:09:06 **
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:23, real = 0:00:26, mem = 2259.8M, totSessionCpu=0:09:06 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2259.81M, totSessionCpu=0:09:06).
**optDesign ... cpu = 0:00:23, real = 0:00:26, mem = 2259.8M, totSessionCpu=0:09:06 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:26, mem = 2259.8M, totSessionCpu=0:09:06 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 393
AAE_INFO-618: Total number of nets in the design is 395,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 393
AAE_INFO-618: Total number of nets in the design is 395,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 
Hold  views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 30.747  | 30.747  | 30.773  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.030  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   464   |   286   |   326   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.301%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:28, mem = 2257.8M, totSessionCpu=0:09:08 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> saveDesign fifo_postRoute
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#- Begin Save netlist data ... (date=04/07 04:20:58, mem=2248.3M)
Writing Binary DB to fifo_postRoute.dat/fifo.v.bin ...
#- End Save netlist data ... (date=04/07 04:20:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=772.6M, current mem=2762.3M)
#- Begin Save AAE data ... (date=04/07 04:20:58, mem=2762.3M)
Saving AAE Data ...
#- End Save AAE data ... (date=04/07 04:20:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=772.7M, current mem=2762.3M)
#- Begin Save clock tree data ... (date=04/07 04:20:58, mem=2762.3M)
#- End Save clock tree data ... (date=04/07 04:20:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=772.7M, current mem=2762.3M)
Saving preference file fifo_postRoute.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=04/07 04:20:58, mem=2762.3M)
Saving floorplan file ...
#- End Save floorplan data ... (date=04/07 04:20:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=773.4M, current mem=2762.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=04/07 04:20:59, mem=2762.3M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=04/07 04:20:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=773.4M, current mem=2762.3M)
#- Begin Save routing data ... (date=04/07 04:20:59, mem=2762.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2762.3M) ***
#- End Save routing data ... (date=04/07 04:20:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=774.4M, current mem=2762.3M)
Saving property file fifo_postRoute.dat/fifo.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2762.3M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=04/07 04:20:59, mem=2762.3M)
#- End Save power constraints data ... (date=04/07 04:20:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=774.4M, current mem=2762.3M)
Saving preRoute extracted patterns in file 'fifo_postRoute.dat/fifo.techData.gz' ...
No integration constraint in the design.
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design fifo_postRoute.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveFPlan fifo_post_route_floorplan.fp
Default_rc_corner
<CMD> rcOut -spf fifo.spf -rc_corner Default_rc_corner
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:Default_rc_corner
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2440.9M)
<CMD> rcOut -spef fifo.spef -rc_corner Default_rc_corner
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:Default_rc_corner
Dumping Spef file.....
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2440.9M)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2440.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 0.0M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fifo.drc.rpt -limit 1000
<CMD> verify_drc
#-report fifo.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2440.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 62.600 59.600} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Apr  7 04:24:35 2022

Design Name: fifo
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (62.6000, 59.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Apr  7 04:24:35 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveFPlan fifo_floorplan
<CMD> saveDesign fifo_final
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#- Begin Save netlist data ... (date=04/07 04:52:09, mem=2438.9M)
Writing Binary DB to fifo_final.dat/fifo.v.bin ...
#- End Save netlist data ... (date=04/07 04:52:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=704.7M, current mem=2697.0M)
#- Begin Save AAE data ... (date=04/07 04:52:09, mem=2697.0M)
Saving AAE Data ...
#- End Save AAE data ... (date=04/07 04:52:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=704.3M, current mem=2697.0M)
#- Begin Save clock tree data ... (date=04/07 04:52:09, mem=2697.0M)
#- End Save clock tree data ... (date=04/07 04:52:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=704.3M, current mem=2697.0M)
Saving preference file fifo_final.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=04/07 04:52:10, mem=2697.0M)
Saving floorplan file ...
#- End Save floorplan data ... (date=04/07 04:52:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=704.4M, current mem=2697.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=04/07 04:52:10, mem=2697.0M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=04/07 04:52:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=704.4M, current mem=2697.0M)
#- Begin Save routing data ... (date=04/07 04:52:10, mem=2697.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2697.0M) ***
#- End Save routing data ... (date=04/07 04:52:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=705.4M, current mem=2697.0M)
Saving property file fifo_final.dat/fifo.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2697.0M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=04/07 04:52:10, mem=2697.0M)
#- End Save power constraints data ... (date=04/07 04:52:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=705.4M, current mem=2697.0M)
Saving preRoute extracted patterns in file 'fifo_final.dat/fifo.techData.gz' ...
No integration constraint in the design.
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design fifo_final.dat
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 2187.992M, initial mem = 176.445M) ***
*** Message Summary: 2298 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:13:23, real=1:04:59, mem=2188.0M) ---
