# **AITL Silicon Pathway**  
### *AI Ã— Control Ã— Digital Circuits Ã— Semiconductor Education Project*

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-silicon-pathway/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main) |

---

## ğŸ“˜ **Overview**

**AITL Silicon Pathway** is an educational project that systematically explores how the AITL control architecture  
(**PID Ã— FSM Ã— LLM**) can be implemented and studied along a complete â€œpathway to siliconâ€:

**Python â†’ Verilog (RTL) â†’ OpenLane â†’ GDSII â†’ SPICE (ngspice)**

The objective is to connect control engineering, digital circuit design, semiconductor physical design,  
and AI-driven modeling into one coherent learning framework.

---

## ğŸ“š **Chapter Structure**

### **Chapter 1: AITL Control Architecture in Python**  
Implement the three-layer AITL architectureâ€”PID, FSM, and LLMâ€”in Python to build a foundation for hybrid control systems.

### **Chapter 2: RTL Conversion of the FSM (Verilog)**  
Translate the Python-based FSM into synthesizable Verilog RTL and learn practical principles of hardware state machine design.

### **Chapter 3: From RTL to ASIC (OpenLane)**  
Use OpenLane for logic synthesis, floorplanning, placement & routing, and generate a GDSII layout suitable for fabrication.

### **Chapter 4: Layout Extraction (Magic)**  
Perform parasitic (RC) extraction and generate an extracted SPICE netlist directly from the physical layout.

### **Chapter 5: Waveform & Timing Analysis (ngspice)**  
Simulate the extracted netlist in ngspice to analyze real physical effects such as delay, waveform behavior, and power consumption.

---

## ğŸš€ **Goals**

- Understand how a Python control model is realized in silicon  
- Experience a full digital/ASIC design workflow end-to-end  
- Deepen system-level understanding of the AITL architecture from a hardware perspective  

---

## ğŸ“‚ **Progress**

- [x] Repository initialized  
- [ ] Chapter 1 content implementation  
- [ ] Chapter 2: FSM â†’ Verilog RTL  
- [ ] Chapter 3: OpenLane workflow  
- [ ] Chapter 4: Magic parasitic extraction  
- [ ] Chapter 5: ngspice timing/power analysis  

---

## ğŸ‘¤ **Author**
**Samizo-AITL**
