
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v' to AST representation.
Generating RTLIL representation for module `\ulpi_wrapper'.
Warning: Replacing memory \tx_valid_q with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:210
Warning: Replacing memory \tx_buffer_q with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:208
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ulpi_wrapper        
Automatically selected ulpi_wrapper as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ulpi_wrapper

2.3. Analyzing design hierarchy..
Top module:  \ulpi_wrapper
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$104 in module ulpi_wrapper.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$104 in module ulpi_wrapper.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$101 in module ulpi_wrapper.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$101 in module ulpi_wrapper.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$98 in module ulpi_wrapper.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$98 in module ulpi_wrapper.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60 in module ulpi_wrapper.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35 in module ulpi_wrapper.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:184$31 in module ulpi_wrapper.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:168$29 in module ulpi_wrapper.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24 in module ulpi_wrapper.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12 in module ulpi_wrapper.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 9 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \ulpi_rst_i in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
Found async reset \ulpi_rst_i in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
Found async reset \ulpi_rst_i in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:184$31'.
Found async reset \ulpi_rst_i in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:168$29'.
Found async reset \ulpi_rst_i in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
Found async reset \ulpi_rst_i in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$104'.
     1/1: $1$mem2reg_rd$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:239$6_DATA[7:0]$106
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$101'.
     1/1: $1$mem2reg_rd$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:237$5_DATA[0:0]$103
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$98'.
     1/1: $1$mem2reg_rd$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:235$4_DATA[0:0]$100
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
     1/11: $0\utmi_rxvalid_q[0:0]
     2/11: $0\ulpi_stp_q[0:0]
     3/11: $0\utmi_data_q[7:0]
     4/11: $0\utmi_linestate_q[1:0]
     5/11: $0\utmi_rxactive_q[0:0]
     6/11: $0\utmi_rxerror_q[0:0]
     7/11: $0\data_q[7:0]
     8/11: $0\ulpi_data_q[7:0]
     9/11: $0\otg_write_q[0:0]
    10/11: $0\mode_write_q[0:0]
    11/11: $0\state_q[1:0]
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
     1/18: $2$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:229$3_ADDR[0:0]$55
     2/18: $2$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:229$3_DATA[0:0]$56
     3/18: $2$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:221$2_ADDR[0:0]$51
     4/18: $2$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:221$2_DATA[0:0]$52
     5/18: $2$mem2reg_wr$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:220$1_ADDR[0:0]$49
     6/18: $2$mem2reg_wr$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:220$1_DATA[7:0]$50
     7/18: $1$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:229$3_DATA[0:0]$47
     8/18: $1$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:229$3_ADDR[0:0]$46
     9/18: $1$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:221$2_DATA[0:0]$45
    10/18: $1$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:221$2_ADDR[0:0]$44
    11/18: $1$mem2reg_wr$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:220$1_DATA[7:0]$43
    12/18: $1$mem2reg_wr$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:220$1_ADDR[0:0]$42
    13/18: $0\tx_valid_q[1][0:0]
    14/18: $0\tx_valid_q[0][0:0]
    15/18: $0\tx_buffer_q[1][7:0]
    16/18: $0\tx_buffer_q[0][7:0]
    17/18: $0\tx_rd_idx_q[0:0]
    18/18: $0\tx_wr_idx_q[0:0]
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:184$31'.
     1/1: $0\tx_delay_q[2:0]
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:168$29'.
     1/1: $0\ulpi_dir_q[0:0]
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
     1/3: $0\dmpulldown_q[0:0]
     2/3: $0\dppulldown_q[0:0]
     3/3: $0\otg_update_q[0:0]
Creating decoders for process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
     1/5: $0\opmode_q[1:0]
     2/5: $0\termselect_q[0:0]
     3/5: $0\xcvrselect_q[1:0]
     4/5: $0\phy_reset_q[0:0]
     5/5: $0\mode_update_q[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ulpi_wrapper.$mem2reg_rd$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:239$6_DATA' from process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$104'.
No latch inferred for signal `\ulpi_wrapper.$mem2reg_rd$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:237$5_DATA' from process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$101'.
No latch inferred for signal `\ulpi_wrapper.$mem2reg_rd$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:235$4_DATA' from process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$98'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ulpi_wrapper.\state_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$460' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\mode_write_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$461' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\otg_write_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$462' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\ulpi_data_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$463' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\ulpi_stp_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$464' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\data_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$465' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\utmi_rxvalid_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$466' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\utmi_rxerror_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$467' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\utmi_rxactive_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$468' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\utmi_linestate_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$469' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\utmi_data_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
  created $adff cell `$procdff$470' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_wr_idx_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$471' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_rd_idx_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$472' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_buffer_q[0]' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$473' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_buffer_q[1]' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$474' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_valid_q[0]' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$475' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_valid_q[1]' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$476' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.$mem2reg_wr$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:220$1_ADDR' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$477' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.$mem2reg_wr$\tx_buffer_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:220$1_DATA' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$478' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:221$2_ADDR' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$479' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:221$2_DATA' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$480' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:229$3_ADDR' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$481' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.$mem2reg_wr$\tx_valid_q$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:229$3_DATA' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
  created $adff cell `$procdff$482' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\tx_delay_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:184$31'.
  created $adff cell `$procdff$483' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\ulpi_dir_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:168$29'.
  created $adff cell `$procdff$484' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\otg_update_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
  created $adff cell `$procdff$485' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\dppulldown_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
  created $adff cell `$procdff$486' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\dmpulldown_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
  created $adff cell `$procdff$487' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\mode_update_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
  created $adff cell `$procdff$488' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\xcvrselect_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
  created $adff cell `$procdff$489' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\termselect_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
  created $adff cell `$procdff$490' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\opmode_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
  created $adff cell `$procdff$491' with positive edge clock and positive level reset.
Creating register for signal `\ulpi_wrapper.\phy_reset_q' using process `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
  created $adff cell `$procdff$492' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$104'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$104'.
Found and cleaned up 1 empty switch in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$101'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$101'.
Found and cleaned up 1 empty switch in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$98'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:0$98'.
Found and cleaned up 16 empty switches in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:259$60'.
Found and cleaned up 5 empty switches in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:205$35'.
Found and cleaned up 2 empty switches in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:184$31'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:184$31'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:168$29'.
Found and cleaned up 2 empty switches in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:144$24'.
Found and cleaned up 2 empty switches in `\ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
Removing empty process `ulpi_wrapper.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:104$12'.
Cleaned up 30 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ulpi_wrapper.
<suppressed ~37 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ulpi_wrapper.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ulpi_wrapper'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ulpi_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$401.
    dead port 2/2 on $mux $procmux$401.
    dead port 1/2 on $mux $procmux$398.
    dead port 2/2 on $mux $procmux$398.
    dead port 1/2 on $mux $procmux$395.
    dead port 2/2 on $mux $procmux$395.
    dead port 1/2 on $mux $procmux$392.
    dead port 2/2 on $mux $procmux$392.
    dead port 1/2 on $mux $procmux$389.
    dead port 2/2 on $mux $procmux$389.
    dead port 1/2 on $mux $procmux$386.
    dead port 2/2 on $mux $procmux$386.
Removed 12 multiplexer ports.
<suppressed ~26 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ulpi_wrapper.
    New ctrl vector for $pmux cell $procmux$207: { $auto$opt_reduce.cc:134:opt_mux$494 $procmux$208_CMP }
    New ctrl vector for $pmux cell $procmux$192: { $procmux$210_CMP $auto$opt_reduce.cc:134:opt_mux$496 }
  Optimizing cells in module \ulpi_wrapper.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ulpi_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$469 ($adff) from module ulpi_wrapper (D = \ulpi_data_out_i [1:0], Q = \utmi_linestate_q).
Adding EN signal on $procdff$470 ($adff) from module ulpi_wrapper (D = \ulpi_data_out_i, Q = \utmi_data_q).
Adding EN signal on $procdff$471 ($adff) from module ulpi_wrapper (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:223$53_Y, Q = \tx_wr_idx_q).
Adding EN signal on $procdff$472 ($adff) from module ulpi_wrapper (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ulpi_wrapper.v:230$57_Y, Q = \tx_rd_idx_q).
Adding EN signal on $procdff$473 ($adff) from module ulpi_wrapper (D = \utmi_data_out_i, Q = \tx_buffer_q[0]).
Adding EN signal on $procdff$474 ($adff) from module ulpi_wrapper (D = \utmi_data_out_i, Q = \tx_buffer_q[1]).
Setting constant 1-bit at position 0 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 1 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 2 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 3 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 4 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 5 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 6 on $procdff$478 ($adff) from module ulpi_wrapper.
Setting constant 1-bit at position 7 on $procdff$478 ($adff) from module ulpi_wrapper.
Adding EN signal on $procdff$468 ($adff) from module ulpi_wrapper (D = $procmux$204_Y, Q = \utmi_rxactive_q).
Adding EN signal on $procdff$492 ($adff) from module ulpi_wrapper (D = 1'0, Q = \phy_reset_q).
Setting constant 1-bit at position 0 on $procdff$482 ($adff) from module ulpi_wrapper.
Adding EN signal on $procdff$483 ($adff) from module ulpi_wrapper (D = $procmux$445_Y, Q = \tx_delay_q).
Adding EN signal on $procdff$485 ($adff) from module ulpi_wrapper (D = $procmux$450_Y, Q = \otg_update_q).
Adding EN signal on $procdff$462 ($adff) from module ulpi_wrapper (D = $procmux$296_Y, Q = \otg_write_q).
Adding EN signal on $procdff$463 ($adff) from module ulpi_wrapper (D = $procmux$281_Y, Q = \ulpi_data_q).
Adding EN signal on $procdff$465 ($adff) from module ulpi_wrapper (D = $procmux$225_Y, Q = \data_q).
Adding EN signal on $procdff$467 ($adff) from module ulpi_wrapper (D = $procmux$207_Y, Q = \utmi_rxerror_q).
Adding EN signal on $procdff$488 ($adff) from module ulpi_wrapper (D = $procmux$458_Y, Q = \mode_update_q).
Adding EN signal on $procdff$460 ($adff) from module ulpi_wrapper (D = $procmux$383_Y, Q = \state_q).
Adding EN signal on $procdff$461 ($adff) from module ulpi_wrapper (D = $procmux$327_Y, Q = \mode_write_q).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ulpi_wrapper..
Removed 40 unused cells and 262 unused wires.
<suppressed ~41 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ulpi_wrapper.
<suppressed ~10 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ulpi_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ulpi_wrapper.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ulpi_wrapper'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ulpi_wrapper..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ulpi_wrapper.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ulpi_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ulpi_wrapper.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ulpi_wrapper'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ulpi_wrapper..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ulpi_wrapper.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ulpi_wrapper ===

   Number of wires:                212
   Number of wire bits:            459
   Number of public wires:          54
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                193
     $add                            2
     $adff                          10
     $adffe                         17
     $and                            1
     $eq                             5
     $logic_and                     24
     $logic_not                      6
     $logic_or                       6
     $mux                           73
     $ne                            12
     $not                            9
     $or                             1
     $pmux                           5
     $reduce_and                     9
     $reduce_bool                    9
     $reduce_or                      2
     $sub                            1
     $xor                            1

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 8818871e12, CPU: user 0.12s system 0.00s, MEM: 12.92 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 32% 5x opt_expr (0 sec), 16% 2x read_verilog (0 sec), ...
