Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b2c0ab9ba95d4d8b8f57217f0913ebf7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot divNR_behav xil_defaultlib.divNR -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'fixmul' does not have generic 'frac_width' [/home/filipe/Documentos/Mat√©rias/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit divnr in library work failed.
