/*
 * Device Tree Overlay for MSIOF1 and 3-channel HC595 on r8a7791/koelsch EXIO A
 * using active high hardware chipselects only
 *
 * Copyright (C) 2017 Glider bvba
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 *
 * Pinout:
 *   - SCK = EXIO A pin 46
 *   - MOSI = EXIO A pin 54
 *   - CS0# = EXIO A pin 48
 *   - CS1# = EXIO A pin 50
 *   - CS2# = EXIO A pin 52
 */

/dts-v1/;
/plugin/;

#include <dt-bindings/gpio/gpio.h>

&pfc {
	msiof1_pins: msiof1 {
		groups = "msiof1_clk", "msiof1_tx",
			 "msiof1_sync", "msiof1_ss1",
			 "msiof1_ss2";
		function = "msiof1";
	};
};

&msiof1 {
	pinctrl-0 = <&msiof1_pins>;
	pinctrl-names = "default";

	#address-cells = <1>;
	#size-cells = <0>;
	num-cs = <3>;
	status = "okay";

	bank0: gpio@0 {
		compatible = "fairchild,74hc595";
		reg = <0>;

		gpio-controller;
		#gpio-cells = <2>;
		registers-number = <1>;
		spi-max-frequency = <100000>;
		spi-cs-high;
	};

	bank1: gpio@1 {
		compatible = "fairchild,74hc595";
		reg = <1>;

		gpio-controller;
		#gpio-cells = <2>;
		registers-number = <1>;
		spi-max-frequency = <90000>;
		spi-cs-high;
	};

	bank2: gpio@2 {
		compatible = "fairchild,74hc595";
		reg = <2>;

		gpio-controller;
		#gpio-cells = <2>;
		registers-number = <1>;
		spi-max-frequency = <80000>;
		spi-cs-high;
	};
};
