{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699407636556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699407636559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:40:36 2023 " "Processing started: Tue Nov 07 22:40:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699407636559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407636559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv06 -c atv06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv06 -c atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407636559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699407636769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699407636770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroreject.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zeroreject.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroReject-behavior " "Found design unit 1: zeroReject-behavior" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642907 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroReject " "Found entity 1: zeroReject" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdivisorshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testdivisorshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testDivisorShift-behavior " "Found design unit 1: testDivisorShift-behavior" {  } { { "testDivisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisorShift.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642907 ""} { "Info" "ISGN_ENTITY_NAME" "1 testDivisorShift " "Found entity 1: testDivisorShift" {  } { { "testDivisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisorShift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdivisor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testdivisor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testDivisor-behavior " "Found design unit 1: testDivisor-behavior" {  } { { "testDivisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisor.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642908 ""} { "Info" "ISGN_ENTITY_NAME" "1 testDivisor " "Found entity 1: testDivisor" {  } { { "testDivisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sistema.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642909 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg8bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg8bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg8bitDec-behavior " "Found design unit 1: sevenSeg8bitDec-behavior" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642910 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg8bitDec " "Found entity 1: sevenSeg8bitDec" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642911 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642911 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitudecomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file magnitudecomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 magnitudeComparator-behavior " "Found design unit 1: magnitudeComparator-behavior" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642912 ""} { "Info" "ISGN_ENTITY_NAME" "1 magnitudeComparator " "Found entity 1: magnitudeComparator" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inib.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inib-behavior " "Found design unit 1: inib-behavior" {  } { { "inib.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/inib.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642913 ""} { "Info" "ISGN_ENTITY_NAME" "1 inib " "Found entity 1: inib" {  } { { "inib.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/inib.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/entrada.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642913 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabler.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file enabler.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabler-behavior " "Found design unit 1: enabler-behavior" {  } { { "enabler.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/enabler.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642914 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabler " "Found entity 1: enabler" {  } { { "enabler.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/enabler.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divmux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divMux-behavior " "Found design unit 1: divMux-behavior" {  } { { "divMux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divMux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642915 ""} { "Info" "ISGN_ENTITY_NAME" "1 divMux " "Found entity 1: divMux" {  } { { "divMux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divMux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisorshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorShift-behavior " "Found design unit 1: divisorShift-behavior" {  } { { "divisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642916 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorShift " "Found entity 1: divisorShift" {  } { { "divisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorarith.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisorarith.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorArith-behavior " "Found design unit 1: divisorArith-behavior" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642916 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorArith " "Found entity 1: divisorArith" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "divisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642917 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div8-behavior " "Found design unit 1: div8-behavior" {  } { { "div8.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div8.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642918 ""} { "Info" "ISGN_ENTITY_NAME" "1 div8 " "Found entity 1: div8" {  } { { "div8.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div8.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div64.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div64.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div64-behavior " "Found design unit 1: div64-behavior" {  } { { "div64.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div64.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642918 ""} { "Info" "ISGN_ENTITY_NAME" "1 div64 " "Found entity 1: div64" {  } { { "div64.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div64.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div4-behavior " "Found design unit 1: div4-behavior" {  } { { "div4.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div4.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642919 ""} { "Info" "ISGN_ENTITY_NAME" "1 div4 " "Found entity 1: div4" {  } { { "div4.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div32-behavior " "Found design unit 1: div32-behavior" {  } { { "div32.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div32.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642920 ""} { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div32.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div2-behavior " "Found design unit 1: div2-behavior" {  } { { "div2.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div2.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642921 ""} { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "div2.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1-behavior " "Found design unit 1: div1-behavior" {  } { { "div1.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642921 ""} { "Info" "ISGN_ENTITY_NAME" "1 div1 " "Found entity 1: div1" {  } { { "div1.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div16-behavior " "Found design unit 1: div16-behavior" {  } { { "div16.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642922 ""} { "Info" "ISGN_ENTITY_NAME" "1 div16 " "Found entity 1: div16" {  } { { "div16.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div128.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div128.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div128-behavior " "Found design unit 1: div128-behavior" {  } { { "div128.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div128.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642923 ""} { "Info" "ISGN_ENTITY_NAME" "1 div128 " "Found entity 1: div128" {  } { { "div128.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div128.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642923 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file atv06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atv06 " "Found entity 1: atv06" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407642926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407642926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atv06 " "Elaborating entity \"atv06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699407642959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:inst " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:inst\"" {  } { { "atv06.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 240 536 752 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407642974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada arquitetura:inst\|entrada:entrada01 " "Elaborating entity \"entrada\" for hierarchy \"arquitetura:inst\|entrada:entrada01\"" {  } { { "arquitetura.vhdl" "entrada01" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407642991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabler arquitetura:inst\|entrada:entrada01\|enabler:enab " "Elaborating entity \"enabler\" for hierarchy \"arquitetura:inst\|entrada:entrada01\|enabler:enab\"" {  } { { "entrada.vhdl" "enab" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/entrada.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407642995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema arquitetura:inst\|sistema:sistema01 " "Elaborating entity \"sistema\" for hierarchy \"arquitetura:inst\|sistema:sistema01\"" {  } { { "arquitetura.vhdl" "sistema01" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroReject arquitetura:inst\|sistema:sistema01\|zeroReject:zr " "Elaborating entity \"zeroReject\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\"" {  } { { "sistema.vhdl" "zr" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sistema.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643004 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] zeroReject.vhdl(30) " "Inferred latch for \"R\[0\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] zeroReject.vhdl(30) " "Inferred latch for \"R\[1\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] zeroReject.vhdl(30) " "Inferred latch for \"R\[2\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] zeroReject.vhdl(30) " "Inferred latch for \"R\[3\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] zeroReject.vhdl(30) " "Inferred latch for \"R\[4\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] zeroReject.vhdl(30) " "Inferred latch for \"R\[5\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] zeroReject.vhdl(30) " "Inferred latch for \"R\[6\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] zeroReject.vhdl(30) " "Inferred latch for \"R\[7\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[0\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[1\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[2\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[3\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[4\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[5\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[6\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643006 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[7\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643007 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitudeComparator arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc " "Elaborating entity \"magnitudeComparator\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\"" {  } { { "zeroReject.vhdl" "mc" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[0\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[1\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[2\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[3\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[4\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[5\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[6\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] magnitudeComparator.vhdl(31) " "Inferred latch for \"R\[7\]\" at magnitudeComparator.vhdl(31)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[0\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[1\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[2\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[3\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[4\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[5\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[6\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] magnitudeComparator.vhdl(27) " "Inferred latch for \"Q\[7\]\" at magnitudeComparator.vhdl(27)" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643013 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr|magnitudeComparator:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv " "Elaborating entity \"divisor\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\"" {  } { { "magnitudeComparator.vhdl" "dv" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorArith arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da " "Elaborating entity \"divisorArith\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\"" {  } { { "divisor.vhdl" "da" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorShift arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds " "Elaborating entity \"divisorShift\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\"" {  } { { "divisor.vhdl" "ds" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div1:por1 " "Elaborating entity \"div1\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div1:por1\"" {  } { { "divisorShift.vhdl" "por1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div2:por2 " "Elaborating entity \"div2\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div2:por2\"" {  } { { "divisorShift.vhdl" "por2" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div4 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div4:por4 " "Elaborating entity \"div4\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div4:por4\"" {  } { { "divisorShift.vhdl" "por4" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div8:por8 " "Elaborating entity \"div8\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div8:por8\"" {  } { { "divisorShift.vhdl" "por8" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div16 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div16:por16 " "Elaborating entity \"div16\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div16:por16\"" {  } { { "divisorShift.vhdl" "por16" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div32 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div32:por32 " "Elaborating entity \"div32\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div32:por32\"" {  } { { "divisorShift.vhdl" "por32" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div64 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div64:por64 " "Elaborating entity \"div64\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div64:por64\"" {  } { { "divisorShift.vhdl" "por64" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div128 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div128:por128 " "Elaborating entity \"div128\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div128:por128\"" {  } { { "divisorShift.vhdl" "por128" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divMux arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|divMux:dMux " "Elaborating entity \"divMux\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|divMux:dMux\"" {  } { { "divisorShift.vhdl" "dMux" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida arquitetura:inst\|saida:saida01 " "Elaborating entity \"saida\" for hierarchy \"arquitetura:inst\|saida:saida01\"" {  } { { "arquitetura.vhdl" "saida01" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg8bitDec arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder " "Elaborating entity \"sevenSeg8bitDec\" for hierarchy \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\"" {  } { { "saida.vhdl" "dividendoDecoder" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643078 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[0\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[0\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[1\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[1\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[2\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[2\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[3\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[3\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[4\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[4\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[5\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[5\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA0\[6\] sevenSeg8bitDec.vhdl(47) " "Inferred latch for \"ssA0\[6\]\" at sevenSeg8bitDec.vhdl(47)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[0\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[0\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[1\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[1\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[2\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[2\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[3\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[3\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[4\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[4\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[5\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[5\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA1\[6\] sevenSeg8bitDec.vhdl(36) " "Inferred latch for \"ssA1\[6\]\" at sevenSeg8bitDec.vhdl(36)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[0\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[0\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643080 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[1\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[1\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643081 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[2\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[2\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643081 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[3\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[3\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643081 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[4\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[4\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643081 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[5\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[5\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643081 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssA2\[6\] sevenSeg8bitDec.vhdl(25) " "Inferred latch for \"ssA2\[6\]\" at sevenSeg8bitDec.vhdl(25)" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643081 "|atv06|arquitetura:inst|saida:saida01|sevenSeg8bitDec:dividendoDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMultiplexer arquitetura:inst\|saida:saida01\|outputMultiplexer:mux0 " "Elaborating entity \"outputMultiplexer\" for hierarchy \"arquitetura:inst\|saida:saida01\|outputMultiplexer:mux0\"" {  } { { "saida.vhdl" "mux0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inib arquitetura:inst\|saida:saida01\|inib:inibidor " "Elaborating entity \"inib\" for hierarchy \"arquitetura:inst\|saida:saida01\|inib:inibidor\"" {  } { { "saida.vhdl" "inibidor" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643092 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[0\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[0\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[1\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[1\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[2\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[2\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[3\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[3\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[4\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[4\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[5\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[5\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[6\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[6\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[7\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[7\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[0\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[0\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[1\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[1\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[2\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[2\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[3\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[3\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[4\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[4\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[5\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[5\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[6\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[6\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[7\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[7\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699407643303 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1699407643303 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Div0\"" {  } { { "divisorArith.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Mod0\"" {  } { { "divisorArith.vhdl" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407643554 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699407643554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div1 " "Instantiated megafunction \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643704 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699407643704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407643912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407643912 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699407643912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407643958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407643958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0\"" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407644002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644002 ""}  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699407644002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407644029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407644029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407644038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407644038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407644050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407644050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407644135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644135 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699407644135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\|multcore:mult_core arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407644194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407644213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\|altshift:external_latency_ffs arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407644231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0\"" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407644257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0 " "Instantiated megafunction \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699407644257 ""}  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699407644257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699407644285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407644285 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "44 " "Ignored 44 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "44 " "Ignored 44 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1699407644535 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699407644535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[0\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[1\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[7\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[6\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[5\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[4\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[3\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[2\] " "Latch arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA En " "Ports D and ENA on the latch are fed by the same signal En" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 296 368 536 312 "En" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699407644538 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699407644538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699407645200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699407646330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699407646330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1331 " "Implemented 1331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699407646480 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699407646480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1290 " "Implemented 1290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699407646480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699407646480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699407646498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:40:46 2023 " "Processing ended: Tue Nov 07 22:40:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699407646498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699407646498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699407646498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699407646498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699407647790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699407647794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:40:47 2023 " "Processing started: Tue Nov 07 22:40:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699407647794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699407647794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off atv06 -c atv06 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off atv06 -c atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699407647794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699407648798 ""}
{ "Info" "0" "" "Project  = atv06" {  } {  } 0 0 "Project  = atv06" 0 0 "Fitter" 0 0 1699407648798 ""}
{ "Info" "0" "" "Revision = atv06" {  } {  } 0 0 "Revision = atv06" 0 0 "Fitter" 0 0 1699407648799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699407648859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699407648859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "atv06 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"atv06\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699407648869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699407648913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699407648913 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699407649237 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699407649251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699407649482 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699407649482 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699407649497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699407649497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699407649497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699407649497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699407649497 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699407649497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699407649501 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1699407650111 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "TimeQuest Timing Analyzer is analyzing 71 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699407650365 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "atv06.sdc " "Synopsys Design Constraints File file not found: 'atv06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699407650366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699407650367 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]\|combout " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407650372 ""} { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]~1\|datac " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407650372 ""} { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]~1\|combout " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407650372 ""} { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]\|datab " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407650372 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1699407650372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout " "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699407650373 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699407650373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699407650375 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1699407650376 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699407650377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|LessThan0~14  " "Automatically promoted node arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|LessThan0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699407650418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[7\]~10 " "Destination node arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[7\]~10" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699407650418 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699407650418 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699407650418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[7\]~10  " "Automatically promoted node arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|R\[7\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699407650418 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699407650418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699407650636 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699407650637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699407650637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699407650637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699407650638 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699407650638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699407650638 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699407650638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699407650638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699407650638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699407650638 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 20 21 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 20 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1699407650641 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1699407650641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699407650641 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699407650641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1699407650641 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699407650641 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699407650763 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699407650777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699407652161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699407652357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699407652389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699407654841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699407654841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699407655082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699407657107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699407657107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699407657714 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699407657714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699407657717 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699407657811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699407657823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699407658033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699407658033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699407658226 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699407658684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/output_files/atv06.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/output_files/atv06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699407659076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5828 " "Peak virtual memory: 5828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699407659363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:40:59 2023 " "Processing ended: Tue Nov 07 22:40:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699407659363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699407659363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699407659363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699407659363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699407660395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699407660399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:41:00 2023 " "Processing started: Tue Nov 07 22:41:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699407660399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699407660399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off atv06 -c atv06 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off atv06 -c atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699407660399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699407660600 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699407662312 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699407662378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699407662639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:41:02 2023 " "Processing ended: Tue Nov 07 22:41:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699407662639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699407662639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699407662639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699407662639 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699407663241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699407663686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699407663690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:41:03 2023 " "Processing started: Tue Nov 07 22:41:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699407663690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407663690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta atv06 -c atv06 " "Command: quartus_sta atv06 -c atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407663690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1699407663767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407663863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407663863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407663905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407663905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "TimeQuest Timing Analyzer is analyzing 71 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "atv06.sdc " "Synopsys Design Constraints File file not found: 'atv06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[0\] A\[0\] " "create_clock -period 1.000 -name A\[0\] A\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699407664245 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]\|combout " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407664247 ""} { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]~1\|datad " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407664247 ""} { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]~1\|combout " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407664247 ""} { "Warning" "WSTA_SCC_NODE" "inst\|sistema01\|zr\|mc\|Q\[0\]\|datad " "Node \"inst\|sistema01\|zr\|mc\|Q\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699407664247 ""}  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664247 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout " "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699407664247 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664247 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664248 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1699407664250 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1699407664258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1699407664272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.598 " "Worst-case setup slack is -4.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.598             -35.233 A\[0\]  " "   -4.598             -35.233 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 A\[0\]  " "    0.139               0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.834 " "Worst-case recovery slack is -2.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834             -18.962 A\[0\]  " "   -2.834             -18.962 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.357 " "Worst-case removal slack is 1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 A\[0\]  " "    1.357               0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.484 A\[0\]  " "   -3.000             -16.484 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664288 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1699407664324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664584 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout " "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699407664624 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1699407664628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.447 " "Worst-case setup slack is -4.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.447             -34.143 A\[0\]  " "   -4.447             -34.143 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 A\[0\]  " "    0.357               0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.731 " "Worst-case recovery slack is -2.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.731             -18.347 A\[0\]  " "   -2.731             -18.347 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.321 " "Worst-case removal slack is 1.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 A\[0\]  " "    1.321               0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.455 A\[0\]  " "   -3.000             -12.455 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664645 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1699407664669 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout " "Cell: inst\|sistema01\|zr\|mc\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699407664730 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1699407664732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.976 " "Worst-case setup slack is -1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -15.039 A\[0\]  " "   -1.976             -15.039 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.123 " "Worst-case hold slack is -0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.123 A\[0\]  " "   -0.123              -0.123 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.728 " "Worst-case recovery slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -4.660 A\[0\]  " "   -0.728              -4.660 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.585 " "Worst-case removal slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 A\[0\]  " "    0.585               0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.592 A\[0\]  " "   -3.000             -11.592 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699407664750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407664750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407665019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407665023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699407665065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:41:05 2023 " "Processing ended: Tue Nov 07 22:41:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699407665065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699407665065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699407665065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407665065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699407665966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699407665970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:41:05 2023 " "Processing started: Tue Nov 07 22:41:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699407665970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699407665970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off atv06 -c atv06 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off atv06 -c atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699407665970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699407666252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_7_1200mv_85c_slow.vho C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_7_1200mv_85c_slow.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_7_1200mv_0c_slow.vho C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_7_1200mv_0c_slow.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_min_1200mv_0c_fast.vho C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_min_1200mv_0c_fast.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06.vho C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_7_1200mv_85c_vhd_slow.sdo C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_7_1200mv_0c_vhd_slow.sdo C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_min_1200mv_0c_vhd_fast.sdo C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407666984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv06_vhd.sdo C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/ simulation " "Generated file atv06_vhd.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699407667060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699407667097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:41:07 2023 " "Processing ended: Tue Nov 07 22:41:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699407667097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699407667097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699407667097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699407667097 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699407667674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699407945564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699407945568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:45:45 2023 " "Processing started: Tue Nov 07 22:45:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699407945568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699407945568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp atv06 -c atv06 --netlist_type=sgate " "Command: quartus_npp atv06 -c atv06 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699407945568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1699407945670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699407945718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:45:45 2023 " "Processing ended: Tue Nov 07 22:45:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699407945718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699407945718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699407945718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699407945718 ""}
