# Objective
To design and test using VHDL a an up/down 4-bit counter circuit with asynchronous reset and synchronous set.

### Tools and Softwares used
1. `VHDL`
2. `Xilinx ISE`

### RESULTS
1. SETTING COUNT VALUE TEST

    ![SETTING_COUNT_VALUE_TEST](/1001LOAD.png)

The Resulting wave form correctly shows the expected behaviour

2. RESET TEST

    ![RESET_TEST](/RST.png)

The Resulting wave form correctly shows the expected behaviour for RST at 100ns

1. UP COUNT

    ![UP_COUNT_TEST](/UP.png)
The test above is a demonstration of the counter in up count mode

1. DOWN COUNT

    ![DOWN_COUNT_TEST](/DOWN.png)

The test above is a demonstration of the counter in up count mode"# VHDL-4BIT-UP-DOWN-COUNTER" 
