-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv1_Pipeline_PAD is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    left_r : IN STD_LOGIC_VECTOR (31 downto 0);
    right_r : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln114 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_conv1_Pipeline_PAD is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv9_103 : STD_LOGIC_VECTOR (8 downto 0) := "100000011";
    constant ap_const_lv19_2AB : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010101011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln112_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln114_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln115_4_fu_474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_fu_88 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln112_3_fu_363_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_mul_load : STD_LOGIC_VECTOR (5 downto 0);
    signal p_fu_92 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln112_fu_350_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_p_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln_read_read_fu_96_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln112_fu_430_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln114_fu_377_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_fu_387_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln114_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_397_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_340_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln112_2_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln112_2_fu_424_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_fu_359_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln115_fu_438_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln115_fu_448_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln115_fu_448_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln115_fu_448_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_127_fu_454_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln115_3_fu_464_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln115_2_fu_468_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln115_fu_448_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_condition_332 : BOOLEAN;
    signal ap_condition_337 : BOOLEAN;
    signal ap_condition_341 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_9ns_11ns_19_1_1_U1 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln115_fu_448_p0,
        din1 => mul_ln115_fu_448_p1,
        dout => mul_ln115_fu_448_p2);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    p_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln112_fu_344_p2 = ap_const_lv1_0)) then 
                    p_fu_92 <= add_ln112_fu_350_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    p_fu_92 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln112_fu_344_p2 = ap_const_lv1_0)) then 
                    phi_mul_fu_88 <= add_ln112_3_fu_363_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul_fu_88 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln112_2_fu_424_p2 <= std_logic_vector(unsigned(empty_fu_340_p1) + unsigned(ap_const_lv2_1));
    add_ln112_3_fu_363_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_mul_load) + unsigned(ap_const_lv6_B));
    add_ln112_fu_350_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_p_2) + unsigned(ap_const_lv3_1));
    add_ln115_2_fu_468_p2 <= std_logic_vector(unsigned(mul_ln114) + unsigned(zext_ln115_3_fu_464_p1));
    add_ln115_fu_438_p2 <= std_logic_vector(unsigned(p_cast_fu_359_p1) + unsigned(ap_const_lv9_103));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_332_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2)
    begin
                ap_condition_332 <= ((icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0));
    end process;


    ap_condition_337_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2)
    begin
                ap_condition_337 <= ((icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1));
    end process;


    ap_condition_341_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2)
    begin
                ap_condition_341 <= (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_p_2_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, p_fu_92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_p_2 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_p_2 <= p_fu_92;
        end if; 
    end process;


    ap_sig_allocacmp_phi_mul_load_assign_proc : process(ap_CS_fsm_state1, phi_mul_fu_88, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_phi_mul_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_phi_mul_load <= phi_mul_fu_88;
        end if; 
    end process;

    empty_fu_340_p1 <= ap_sig_allocacmp_p_2(2 - 1 downto 0);
    icmp_ln112_2_fu_418_p2 <= "1" when (unsigned(ap_sig_allocacmp_p_2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln112_fu_344_p2 <= "1" when (ap_sig_allocacmp_p_2 = ap_const_lv3_4) else "0";
    mul_ln115_fu_448_p0 <= mul_ln115_fu_448_p00(9 - 1 downto 0);
    mul_ln115_fu_448_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln115_fu_438_p2),19));
    mul_ln115_fu_448_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    or_ln114_fu_381_p2 <= (trunc_ln114_fu_377_p1 or tmp_fu_369_p3);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_332)
    begin
        if ((ap_const_boolean_1 = ap_condition_332)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_332)
    begin
        if ((ap_const_boolean_1 = ap_condition_332)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0 <= right_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0 <= left_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_332)
    begin
        if ((ap_const_boolean_1 = ap_condition_332)) then
            if ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) or ((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_332)
    begin
        if ((ap_const_boolean_1 = ap_condition_332)) then
            if ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0 <= right_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0 <= left_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) or ((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_332)
    begin
        if ((ap_const_boolean_1 = ap_condition_332)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_332)
    begin
        if ((ap_const_boolean_1 = ap_condition_332)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0 <= left_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0 <= right_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_337)
    begin
        if ((ap_const_boolean_1 = ap_condition_337)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_337)
    begin
        if ((ap_const_boolean_1 = ap_condition_337)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0 <= right_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0 <= left_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_337)
    begin
        if ((ap_const_boolean_1 = ap_condition_337)) then
            if ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) or ((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_337)
    begin
        if ((ap_const_boolean_1 = ap_condition_337)) then
            if ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0 <= right_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0 <= left_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) or ((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_337)
    begin
        if ((ap_const_boolean_1 = ap_condition_337)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_337)
    begin
        if ((ap_const_boolean_1 = ap_condition_337)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0 <= left_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0 <= right_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if ((((ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) or (not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if (((not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0)) or (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0 <= right_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0 <= left_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if (((not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0)) or (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if (((not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0)) or (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((select_ln112_fu_430_p3 = ap_const_lv2_0)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0 <= right_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0 <= left_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if (((not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_0)) or (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0_assign_proc : process(zext_ln114_fu_405_p1, zext_ln115_4_fu_474_p1, select_ln112_fu_430_p3, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0 <= zext_ln114_fu_405_p1(10 - 1 downto 0);
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0 <= zext_ln115_4_fu_474_p1(10 - 1 downto 0);
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if (((not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1)) or (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0_assign_proc : process(left_r, right_r, select_ln112_fu_430_p3, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)))) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0 <= left_r;
            elsif ((select_ln112_fu_430_p3 = ap_const_lv2_1)) then 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0 <= right_r;
            else 
                p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln112_fu_344_p2, trunc_ln_read_read_fu_96_p2, select_ln112_fu_430_p3, ap_start_int)
    begin
        if (((not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln112_fu_430_p3 = ap_const_lv2_1)) or (not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_0)) and not((select_ln112_fu_430_p3 = ap_const_lv2_1)) and not((trunc_ln_read_read_fu_96_p2 = ap_const_lv2_1)) and (ap_start_int = ap_const_logic_1) and (icmp_ln112_fu_344_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_p_2),9));
    select_ln112_fu_430_p3 <= 
        empty_fu_340_p1 when (icmp_ln112_2_fu_418_p2(0) = '1') else 
        add_ln112_2_fu_424_p2;
    tmp_126_fu_387_p4 <= mul_ln114(9 downto 1);
    tmp_127_fu_454_p4 <= mul_ln115_fu_448_p2(18 downto 11);
    tmp_fu_369_p3 <= ap_sig_allocacmp_phi_mul_load(5 downto 5);
    tmp_s_fu_397_p3 <= (tmp_126_fu_387_p4 & or_ln114_fu_381_p2);
    trunc_ln114_fu_377_p1 <= mul_ln114(1 - 1 downto 0);
    trunc_ln_read_read_fu_96_p2 <= trunc_ln;
    zext_ln114_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_397_p3),64));
    zext_ln115_3_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_fu_454_p4),10));
    zext_ln115_4_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln115_2_fu_468_p2),64));
end behav;
