<!DOCTYPE html SYSTEM "about:legacy-compat">
<html lang="en-US" data-preset="contrast" data-primary-color="#307FFF"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta charset="UTF-8"><meta name="robots" content="noindex"><meta name="built-on" content="2024-03-15T02:21:08.5097821"><title>Chapter 3: Verilog | NotiteFacooltate</title><script type="application/json" id="virtual-toc-data">[]</script><script type="application/json" id="topic-shortcuts"></script><link href="https://resources.jetbrains.com/writerside/apidoc/6.6.6-b224/app.css" rel="stylesheet"><link rel="manifest" href="site.webmanifest"><meta name="msapplication-TileColor" content="#000000"><link rel="apple-touch-icon" sizes="180x180" href="https://jetbrains.com/apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="https://jetbrains.com/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="https://jetbrains.com/favicon-16x16.png"><meta name="msapplication-TileImage" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-144x144.png"><meta name="msapplication-square70x70logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-70x70.png"><meta name="msapplication-square150x150logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-150x150.png"><meta name="msapplication-wide310x150logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-310x150.png"><meta name="msapplication-square310x310logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-310x310.png"><meta name="image" content=""><!-- Open Graph --><meta property="og:title" content="Chapter 3: Verilog | NotiteFacooltate"><meta property="og:description" content=""><meta property="og:image" content=""><meta property="og:site_name" content="NotiteFacooltate Help"><meta property="og:type" content="website"><meta property="og:locale" content="en_US"><meta property="og:url" content="writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-3-verilog.html"><!-- End Open Graph --><!-- Twitter Card --><meta name="twitter:card" content="summary_large_image"><meta name="twitter:site" content=""><meta name="twitter:title" content="Chapter 3: Verilog | NotiteFacooltate"><meta name="twitter:description" content=""><meta name="twitter:creator" content=""><meta name="twitter:image:src" content=""><!-- End Twitter Card --><!-- Schema.org WebPage --><script type="application/ld+json">{
    "@context": "http://schema.org",
    "@type": "WebPage",
    "@id": "writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-3-verilog.html#webpage",
    "url": "writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-3-verilog.html",
    "name": "Chapter 3: Verilog | NotiteFacooltate",
    "description": "",
    "image": "",
    "inLanguage":"en-US"
}</script><!-- End Schema.org --><!-- Schema.org WebSite --><script type="application/ld+json">{
    "@type": "WebSite",
    "@id": "writerside-documentationjtmaston.github.io/NotiteFacooltate/#website",
    "url": "writerside-documentationjtmaston.github.io/NotiteFacooltate/",
    "name": "NotiteFacooltate Help"
}</script><!-- End Schema.org --></head><body data-id="Chapter-3-Verilog" data-main-title="Chapter 3: Verilog" data-article-props="{&quot;seeAlsoStyle&quot;:&quot;links&quot;}" data-template="article" data-breadcrumbs="Extra-FPGAs.md|Extra - FPGAs///Lattice-Diamond.md|Lattice Diamond"><div class="wrapper"><main class="panel _main"><header class="panel__header"><div class="container"><h3>NotiteFacooltate 1.0 Help</h3><div class="panel-trigger"></div></div></header><section class="panel__content"><div class="container"><article class="article" data-shortcut-switcher="inactive"><h1 data-toc="Chapter-3-Verilog" id="Chapter-3-Verilog.md">Chapter 3: Verilog</h1><p id="-2vwp73_940">Before we can assign our pins, we need to define our Verilog program. This means creating a .v file, writing the module, and finally synthesizing the design. Now, I personally find the tab layout of Diamond to be a bit cumbersome, with important menus hidden under each other. I like to split my tabs up and stack them to the left. This is done by &quot;pulling&quot; on the top of the menu tab, then sliding it into position. <figure id="-2vwp73_941"><img alt="image_17.png" src="images/image_17.png" title="image_17.png" width="1574" height="1444"></figure></p><p id="-2vwp73_942">Let's explain our view for a little bit:</p><ul class="list _bullet" id="-2vwp73_943"><li class="list__item" id="-2vwp73_944"><p>File list: Pretty self-explanatory, offers a view of the files activated. Strategies allows you to change synthesis parameters, Implementation gives you access to constraint files (which define pin mappings to modules), verilog / VHDL sources etc., and then there's <span class="emphasis" id="-2vwp73_945">.sbx</span> files, generated by Clarity Designer, which we'll explore a little while later.</p></li><li class="list__item" id="-2vwp73_946"><p>Process: Defines the steps that will be taken from source to physical implementation. They are arranged hierarchically (e.g. running &quot;Synthesize Design&quot; will only run the first two tasks, while double-clicking on &quot;Bitstream file&quot; runs the whole task tree). You may also enable / disable components of the build process (for example, you might only want to create the Verilog simulation files, not the VHDL ones).</p></li><li class="list__item" id="-2vwp73_947"><p>Hierarchy: Outlines the module hierarchy in the context of our project. We'll also tackle this a bit later.</p></li><li class="list__item" id="-2vwp73_948"><p>Output: Displays the output of the current command, as well as errors, warnings or general information. From what I've seen, it's <span class="emphasis" id="-2vwp73_949">unreliable</span> at best, sometimes showing errors, sometimes not, but, hey, we'll work with what we have.</p></li></ul><p id="-2vwp73_950">For now, right-click on &quot;Input files&quot; in the &quot;File list&quot; section, then Add &gt; New file &gt; Verilog file to create our first Verilog program. For this demo, I've picked up the code from the ULX3S GitHub repo (located <a href="https://github.com/gojimmypi/ulx3s-examples/tree/master/blinky" id="-2vwp73_951" data-external="true" rel="noopener noreferrer">here</a>) for a simple blinker program. You should be able to download the file from <a href="https://github.com/gojimmypi/ulx3s-examples/blob/master/blinky/blinky.v" id="-2vwp73_952" data-external="true" rel="noopener noreferrer">here</a>.</p><p id="-2vwp73_953">Right, now that we've our first Verilog file, time to start the process.</p><div class="last-modified">Last modified: 15 March 2024</div><div data-feedback-placeholder="true"></div><div class="navigation-links _bottom"><a href="chapter-2-project-creation.html" class="navigation-links__prev">Chapter 2: Project creation</a><a href="chapter-4-pin-assignment.html" class="navigation-links__next">Chapter 4: Pin assignment</a></div></article><div id="disqus_thread"></div></div></section></main></div><script src="https://resources.jetbrains.com/writerside/apidoc/6.6.6-b224/app.js"></script></body></html>