###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1360   # Number of WRITE/WRITEP commands
num_reads_done                 =       230417   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       195366   # Number of read row buffer hits
num_read_cmds                  =       230417   # Number of READ/READP commands
num_writes_done                =         1365   # Number of read requests issued
num_write_row_hits             =          875   # Number of write row buffer hits
num_act_cmds                   =        35586   # Number of ACT commands
num_pre_cmds                   =        35566   # Number of PRE commands
num_ondemand_pres              =        19442   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8711950   # Cyles of rank active rank.0
rank_active_cycles.1           =      8316750   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1288050   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1683250   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       206865   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1300   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          353   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          183   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          181   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          232   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          516   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          513   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           52   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          111   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21476   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            5   # Write cmd latency (cycles)
write_latency[80-99]           =           22   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           33   # Write cmd latency (cycles)
write_latency[140-159]         =           16   # Write cmd latency (cycles)
write_latency[160-179]         =           12   # Write cmd latency (cycles)
write_latency[180-199]         =           11   # Write cmd latency (cycles)
write_latency[200-]            =         1223   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       130915   # Read request latency (cycles)
read_latency[40-59]            =        38388   # Read request latency (cycles)
read_latency[60-79]            =        23354   # Read request latency (cycles)
read_latency[80-99]            =         5300   # Read request latency (cycles)
read_latency[100-119]          =         4504   # Read request latency (cycles)
read_latency[120-139]          =         3330   # Read request latency (cycles)
read_latency[140-159]          =         1922   # Read request latency (cycles)
read_latency[160-179]          =         1796   # Read request latency (cycles)
read_latency[180-199]          =         1617   # Read request latency (cycles)
read_latency[200-]             =        19291   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.78912e+06   # Write energy
read_energy                    =  9.29041e+08   # Read energy
act_energy                     =  9.73633e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.18264e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   8.0796e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.43626e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.18965e+09   # Active standby energy rank.1
average_read_latency           =      77.7598   # Average read request latency (cycles)
average_interarrival           =      43.1421   # Average request interarrival latency (cycles)
total_energy                   =    1.379e+10   # Total energy (pJ)
average_power                  =         1379   # Average power (mW)
average_bandwidth              =      1.97787   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4589   # Number of WRITE/WRITEP commands
num_reads_done                 =       252470   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       210973   # Number of read row buffer hits
num_read_cmds                  =       252470   # Number of READ/READP commands
num_writes_done                =         4589   # Number of read requests issued
num_write_row_hits             =         3228   # Number of write row buffer hits
num_act_cmds                   =        42931   # Number of ACT commands
num_pre_cmds                   =        42908   # Number of PRE commands
num_ondemand_pres              =        25726   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8503551   # Cyles of rank active rank.0
rank_active_cycles.1           =      8404883   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1496449   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1595117   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       232265   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1251   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          312   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          149   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          180   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          247   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          545   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          500   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           44   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          118   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21448   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           53   # Write cmd latency (cycles)
write_latency[80-99]           =           86   # Write cmd latency (cycles)
write_latency[100-119]         =           96   # Write cmd latency (cycles)
write_latency[120-139]         =          103   # Write cmd latency (cycles)
write_latency[140-159]         =           97   # Write cmd latency (cycles)
write_latency[160-179]         =          110   # Write cmd latency (cycles)
write_latency[180-199]         =           90   # Write cmd latency (cycles)
write_latency[200-]            =         3936   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       133487   # Read request latency (cycles)
read_latency[40-59]            =        42251   # Read request latency (cycles)
read_latency[60-79]            =        29335   # Read request latency (cycles)
read_latency[80-99]            =         6647   # Read request latency (cycles)
read_latency[100-119]          =         5535   # Read request latency (cycles)
read_latency[120-139]          =         4200   # Read request latency (cycles)
read_latency[140-159]          =         2110   # Read request latency (cycles)
read_latency[160-179]          =         1799   # Read request latency (cycles)
read_latency[180-199]          =         1619   # Read request latency (cycles)
read_latency[200-]             =        25487   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.29083e+07   # Write energy
read_energy                    =  1.01796e+09   # Read energy
act_energy                     =  1.17459e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.18296e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.65656e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.30622e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.24465e+09   # Active standby energy rank.1
average_read_latency           =      90.6645   # Average read request latency (cycles)
average_interarrival           =      38.8998   # Average request interarrival latency (cycles)
total_energy                   =  1.38978e+10   # Total energy (pJ)
average_power                  =      1389.78   # Average power (mW)
average_bandwidth              =      2.19357   # Average bandwidth
