// Seed: 154460232
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output reg id_3,
    input logic id_4,
    output id_5
);
  initial begin
    if (1'b0) begin
      id_3 <= id_1;
    end
  end
  assign id_5 = 1 ? "" * id_1 : 1;
endmodule
