--Mdir .
--cc
-LDFLAGS -lelf
+incdir+../../../../software/elf-loader
-CFLAGS -I../../../../software/elf-loader
+incdir+../../../../bench/cpp
-CFLAGS -I../../../../bench/cpp
+incdir+../../../../dbg/rtl/verilog/pu/or1k/wb/pkg
-CFLAGS -I../../../../dbg/rtl/verilog/pu/or1k/wb/pkg
+incdir+../../../../msi/rtl/verilog/wb/core
-CFLAGS -I../../../../msi/rtl/verilog/wb/core
+incdir+../../../../msi/rtl/verilog/wb/pkg
-CFLAGS -I../../../../msi/rtl/verilog/wb/pkg
+incdir+../../../../rtl/verilog/pkg
-CFLAGS -I../../../../rtl/verilog/pkg
+incdir+../../../../uart/rtl/verilog/wb/pkg
-CFLAGS -I../../../../uart/rtl/verilog/wb/pkg
../../../../dbg/bench/verilog/pu/or1k/wb/debug/jtag_tap/tap_top.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/pkg/adbg_or1k_defines.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_bytefifo.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_crc32.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_jsp_biu.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_jsp_module.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_or1k_biu.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_or1k_module.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_or1k_status_reg.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_syncflop.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_syncreg.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_top.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_wb_biu.sv
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_wb_module.sv
../../../../msi/rtl/verilog/wb/arbiter/mpsoc_msi_arbiter.sv
../../../../msi/rtl/verilog/wb/cdc/mpsoc_msi_wb_cc561.sv
../../../../msi/rtl/verilog/wb/cdc/mpsoc_msi_wb_cdc.sv
../../../../msi/rtl/verilog/wb/cdc/mpsoc_msi_wb_sync2_pgen.sv
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_arbiter.sv
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_data_resize.sv
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_interface.sv
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_mux.sv
../../../../rtl/verilog/core/control/or1k_cfgrs.sv
../../../../rtl/verilog/core/control/or1k_ctrl_cappuccino.sv
../../../../rtl/verilog/core/control/or1k_pcu.sv
../../../../rtl/verilog/core/control/or1k_pic.sv
../../../../rtl/verilog/core/control/or1k_ticktimer.sv
../../../../rtl/verilog/core/decode/or1k_decode.sv
../../../../rtl/verilog/core/execute/or1k_execute_alu.sv
../../../../rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv
../../../../rtl/verilog/core/execute/or1k_rf_cappuccino.sv
../../../../rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv
../../../../rtl/verilog/core/execute/pfpu32/pfpu32_top.sv
../../../../rtl/verilog/core/fetch/or1k_cache_lru.sv
../../../../rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv
../../../../rtl/verilog/core/fetch/or1k_icache.sv
../../../../rtl/verilog/core/fetch/or1k_immu.sv
../../../../rtl/verilog/core/memory/or1k_dcache.sv
../../../../rtl/verilog/core/memory/or1k_dmmu.sv
../../../../rtl/verilog/core/memory/or1k_lsu_cappuccino.sv
../../../../rtl/verilog/core/memory/or1k_store_buffer.sv
../../../../rtl/verilog/core/or1k_branch_prediction.sv
../../../../rtl/verilog/core/or1k_branch_predictor_gshare.sv
../../../../rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv
../../../../rtl/verilog/core/or1k_branch_predictor_simple.sv
../../../../rtl/verilog/core/or1k_bus_if_wb32.sv
../../../../rtl/verilog/core/or1k_core.sv
../../../../rtl/verilog/core/or1k_cpu_cappuccino.sv
../../../../rtl/verilog/core/or1k_cpu.sv
../../../../rtl/verilog/core/or1k_decode_execute_cappuccino.sv
../../../../rtl/verilog/memory/or1k_simple_dpram_sclk.sv
../../../../rtl/verilog/memory/or1k_true_dpram_sclk.sv
../../../../rtl/verilog/pu/or1k_pu.sv
../../../../spram/rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv
../../../../spram/rtl/verilog/wb/core/mpsoc_wb_spram.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_raminfr.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_peripheral_bridge.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_receiver.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_regs.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_rfifo.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_sync_flops.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_tfifo.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_transmitter.sv
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart.sv
--top-module or1k_pu
--exe
../../../../software/elf-loader/elf-loader.c
../../../../bench/cpp/verilator_tb_utils.cpp
../../../../bench/cpp/jtagServer.cpp
../../../../bench/cpp/or1k_testbench.cpp
