Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:41:04 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.069     4.246    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.069     4.246    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.069     4.246    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.247    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.247    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.247    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.645ns (40.162%)  route 0.961ns (59.838%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.263     4.579    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.247    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.246    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.246    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.246    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.246    tm3_vidout_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.067     4.247    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.067     4.247    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.067     4.247    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.645ns (40.262%)  route 0.957ns (59.738%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X48Y85         net (fo=24, unset)           0.259     4.575    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.247    tm3_vidout_red_reg[4]
  -------------------------------------------------------------------
                         required time                          4.247    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.645ns (39.234%)  route 0.999ns (60.766%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 4.060 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.570ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X46Y85         net (fo=24, unset)           0.301     4.617    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y85         net (fo=9452, routed)        1.695     4.060    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.345     4.405    
                         clock uncertainty           -0.035     4.370    
    SLICE_X46Y85         FDRE (Setup_FDRE_C_R)       -0.067     4.303    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.645ns (40.313%)  route 0.955ns (59.687%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 4.055 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.570ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y86         net (fo=24, unset)           0.257     4.573    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y86         net (fo=9452, routed)        1.690     4.055    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.348    
                         clock uncertainty           -0.035     4.312    
    SLICE_X47Y86         FDRE (Setup_FDRE_C_CE)       0.012     4.324    depth_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.645ns (40.313%)  route 0.955ns (59.687%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 4.055 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.570ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y86         net (fo=24, unset)           0.257     4.573    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y86         net (fo=9452, routed)        1.690     4.055    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.348    
                         clock uncertainty           -0.035     4.312    
    SLICE_X47Y86         FDRE (Setup_FDRE_C_CE)       0.012     4.324    depth_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.645ns (40.313%)  route 0.955ns (59.687%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 4.055 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.570ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y86         net (fo=24, unset)           0.257     4.573    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y86         net (fo=9452, routed)        1.690     4.055    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.348    
                         clock uncertainty           -0.035     4.312    
    SLICE_X47Y86         FDRE (Setup_FDRE_C_CE)       0.012     4.324    depth_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.645ns (40.313%)  route 0.955ns (59.687%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 4.055 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.570ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y86         net (fo=24, unset)           0.257     4.573    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y86         net (fo=9452, routed)        1.690     4.055    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.348    
                         clock uncertainty           -0.035     4.312    
    SLICE_X47Y86         FDRE (Setup_FDRE_C_CE)       0.012     4.324    depth_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.268ns (16.740%)  route 1.333ns (83.260%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 4.055 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.570ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X38Y78         net (fo=112, unset)          0.613     3.742    n_0_horiz_reg[1]
    SLICE_X38Y78         LUT6 (Prop_LUT6_I2_O)        0.037     3.779    tm3_vidout_red[7]_i_2/O
    SLICE_X38Y78         net (fo=1, routed)           0.000     3.779    n_0_tm3_vidout_red[7]_i_2
    SLICE_X38Y78         MUXF7 (Prop_MUXF7_I0_O)      0.075     3.854    tm3_vidout_red_reg[7]_i_1/O
    SLICE_X47Y86         net (fo=3, unset)            0.720     4.574    depth_out_reg__0[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y86         net (fo=9452, routed)        1.690     4.055    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.348    
                         clock uncertainty           -0.035     4.312    
    SLICE_X47Y86         FDRE (Setup_FDRE_C_D)        0.015     4.327    depth_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.266ns (16.730%)  route 1.324ns (83.270%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X37Y77         net (fo=112, unset)          0.675     3.804    n_0_horiz_reg[1]
    SLICE_X37Y77         LUT6 (Prop_LUT6_I2_O)        0.035     3.839    tm3_vidout_red[4]_i_2/O
    SLICE_X37Y77         net (fo=1, routed)           0.000     3.839    n_0_tm3_vidout_red[4]_i_2
    SLICE_X37Y77         MUXF7 (Prop_MUXF7_I0_O)      0.075     3.914    tm3_vidout_red_reg[4]_i_1/O
    SLICE_X48Y85         net (fo=3, unset)            0.649     4.563    depth_out_reg__0[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_D)        0.007     4.321    tm3_vidout_red_reg[4]
  -------------------------------------------------------------------
                         required time                          4.321    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.266ns (16.804%)  route 1.317ns (83.196%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X37Y77         net (fo=112, unset)          0.675     3.804    n_0_horiz_reg[1]
    SLICE_X37Y77         LUT6 (Prop_LUT6_I2_O)        0.035     3.839    tm3_vidout_red[4]_i_2/O
    SLICE_X37Y77         net (fo=1, routed)           0.000     3.839    n_0_tm3_vidout_red[4]_i_2
    SLICE_X37Y77         MUXF7 (Prop_MUXF7_I0_O)      0.075     3.914    tm3_vidout_red_reg[4]_i_1/O
    SLICE_X48Y85         net (fo=3, unset)            0.642     4.556    depth_out_reg__0[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_D)        0.003     4.317    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          4.317    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.266ns (17.117%)  route 1.288ns (82.883%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X41Y77         net (fo=112, unset)          0.566     3.695    n_0_horiz_reg[1]
    SLICE_X41Y77         LUT6 (Prop_LUT6_I2_O)        0.035     3.730    tm3_vidout_red[6]_i_2/O
    SLICE_X41Y77         net (fo=1, routed)           0.000     3.730    n_0_tm3_vidout_red[6]_i_2
    SLICE_X41Y77         MUXF7 (Prop_MUXF7_I0_O)      0.075     3.805    tm3_vidout_red_reg[6]_i_1/O
    SLICE_X48Y85         net (fo=3, unset)            0.722     4.527    depth_out_reg__0[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_D)        0.005     4.320    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          4.320    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.645ns (41.910%)  route 0.894ns (58.090%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y85         net (fo=24, unset)           0.196     4.512    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X47Y85         FDRE (Setup_FDRE_C_CE)       0.010     4.324    depth_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.645ns (41.910%)  route 0.894ns (58.090%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y85         net (fo=24, unset)           0.196     4.512    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X47Y85         FDRE (Setup_FDRE_C_CE)       0.010     4.324    depth_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.645ns (41.910%)  route 0.894ns (58.090%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y85         net (fo=24, unset)           0.196     4.512    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X47Y85         FDRE (Setup_FDRE_C_CE)       0.010     4.324    depth_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.645ns (41.910%)  route 0.894ns (58.090%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X46Y81         net (fo=112, unset)          0.342     3.471    n_0_horiz_reg[1]
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.057     3.528    tm3_vidout_red[1]_i_13/O
    SLICE_X46Y81         net (fo=1, routed)           0.000     3.528    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.317     3.845    tm3_vidout_red_reg[1]_i_2/CO[7]
    SLICE_X47Y85         net (fo=2, unset)            0.356     4.201    tm3_vidout_red40_in
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.115     4.316    tm3_vidout_red[9]_i_1/O
    SLICE_X47Y85         net (fo=24, unset)           0.196     4.512    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X47Y85         FDRE (Setup_FDRE_C_CE)       0.010     4.324    depth_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.268ns (17.369%)  route 1.275ns (82.631%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.058 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.570ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X38Y78         net (fo=112, unset)          0.613     3.742    n_0_horiz_reg[1]
    SLICE_X38Y78         LUT6 (Prop_LUT6_I2_O)        0.037     3.779    tm3_vidout_red[7]_i_2/O
    SLICE_X38Y78         net (fo=1, routed)           0.000     3.779    n_0_tm3_vidout_red[7]_i_2
    SLICE_X38Y78         MUXF7 (Prop_MUXF7_I0_O)      0.075     3.854    tm3_vidout_red_reg[7]_i_1/O
    SLICE_X48Y85         net (fo=3, unset)            0.662     4.516    depth_out_reg__0[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.693     4.058    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.351    
                         clock uncertainty           -0.035     4.315    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_D)        0.018     4.333    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.266ns (17.386%)  route 1.264ns (82.614%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.057 - 1.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.624ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.570ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.635    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.709    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.213     0.922    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.123     1.045    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X46Y83         net (fo=9452, routed)        1.928     2.973    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.156     3.129    horiz_reg[1]/Q
    SLICE_X41Y77         net (fo=112, unset)          0.566     3.695    n_0_horiz_reg[1]
    SLICE_X41Y77         LUT6 (Prop_LUT6_I2_O)        0.035     3.730    tm3_vidout_red[6]_i_2/O
    SLICE_X41Y77         net (fo=1, routed)           0.000     3.730    n_0_tm3_vidout_red[6]_i_2
    SLICE_X41Y77         MUXF7 (Prop_MUXF7_I0_O)      0.075     3.805    tm3_vidout_red_reg[6]_i_1/O
    SLICE_X48Y85         net (fo=3, unset)            0.698     4.503    depth_out_reg__0[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    M25                                               0.000     1.500    tm3_clk_v0
    M25                  net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     2.026    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     2.078    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.183     2.261    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.365    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y85         net (fo=9452, routed)        1.692     4.057    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.293     4.350    
                         clock uncertainty           -0.035     4.314    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_D)        0.010     4.324    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                 -0.179    




