
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k seq.v

yosys> verific -vlog2k seq.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'seq.v'

yosys> synth_rs -top seq -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top seq

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] seq.v:3: compiling module 'seq'
VERIFIC-WARNING [VERI-1209] seq.v:648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:649: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:650: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:651: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:655: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:656: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:657: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:659: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:661: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:663: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:664: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:665: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:666: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:667: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:668: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:669: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:670: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:671: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:672: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:673: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:675: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:676: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:677: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:678: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:679: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:680: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:681: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:682: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:683: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:684: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:685: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:686: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:687: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:688: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:689: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:690: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:691: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:692: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:693: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:694: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:695: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:696: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:697: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:698: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:699: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:701: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:702: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:703: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:704: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:705: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:706: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:707: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:708: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:709: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:710: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:711: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:712: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:713: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:715: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:716: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:717: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:718: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:719: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:720: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:721: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:722: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:723: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:724: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:725: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:726: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:727: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:729: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:730: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:731: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:732: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:733: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:734: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:735: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:736: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:737: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:738: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:739: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:740: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:741: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:742: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:743: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:744: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:745: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:746: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:747: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:748: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:749: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:750: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:751: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:752: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:753: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:754: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:755: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:756: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:757: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:758: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:759: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:760: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:761: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:762: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:763: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:764: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:765: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:766: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:767: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:768: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:769: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:771: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:772: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:773: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:774: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:775: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:776: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:777: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:779: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:780: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:781: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:782: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:783: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:784: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:785: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:786: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:787: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:788: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:790: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:791: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:792: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:793: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:795: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:797: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:799: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:800: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:801: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:802: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:803: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:805: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:806: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:808: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:809: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:810: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:811: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:812: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:813: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:815: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:818: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:819: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:820: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:822: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:823: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:824: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:827: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:828: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:829: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:831: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:832: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:833: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:834: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:835: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:836: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:837: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:838: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:839: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:840: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:841: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:842: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:843: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:844: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:845: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:846: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:847: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:848: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:849: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:850: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:851: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:852: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:853: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:854: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:855: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:856: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:857: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:858: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:859: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:860: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:861: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:862: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:863: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:864: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:865: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:866: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:868: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:869: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:870: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:871: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:872: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:873: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:874: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:875: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:876: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:877: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:878: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:879: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:880: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:881: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:882: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:883: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:884: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:885: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:886: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:887: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:888: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:889: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:890: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:891: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:892: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:893: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:894: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:895: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:896: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:897: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:898: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:899: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:900: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:901: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:902: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:903: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:904: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:905: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:906: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:907: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:908: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:909: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:910: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:911: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:912: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:913: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:914: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:915: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:916: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:917: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:918: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:919: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:920: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:921: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:922: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:923: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:924: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:925: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:926: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:927: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:928: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:929: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:930: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:931: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:932: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:933: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:934: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:935: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:936: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:937: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:938: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:939: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:940: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:941: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:942: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:944: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:945: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:946: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:947: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:948: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:949: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:950: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:951: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:952: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:953: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:954: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:955: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:956: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:957: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:958: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:959: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:960: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:961: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:962: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:963: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:964: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:965: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:966: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:967: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:968: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:969: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:970: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:971: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:972: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:974: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:975: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:976: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:977: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:978: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:979: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:980: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:981: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:982: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:983: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:985: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:986: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:987: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:988: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:989: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:991: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:992: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:993: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:994: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:995: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:996: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:997: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:998: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:999: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1000: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1001: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1002: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1003: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1004: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1005: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1007: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1008: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1010: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1011: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1012: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1013: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1014: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1015: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1016: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1017: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1018: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1019: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1020: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1021: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1022: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1023: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1024: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1025: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1026: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1027: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1028: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1029: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1030: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1031: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1032: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1033: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1034: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1035: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1036: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1037: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1038: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1039: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1040: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1041: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1042: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1043: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1044: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1046: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1047: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1048: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1049: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1050: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1051: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1052: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1053: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1055: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1056: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1057: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1058: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1059: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1060: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1061: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1064: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1065: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1067: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1068: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1070: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1071: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1073: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1074: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1075: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1076: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1077: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1078: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1079: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1080: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1081: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1082: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1083: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1084: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1085: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1086: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1087: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1088: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1089: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1090: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1091: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1092: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1093: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1094: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1096: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1097: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1098: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1099: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1100: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1101: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1102: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1103: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1104: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1105: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1106: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1107: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1108: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1109: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1110: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1111: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1112: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1113: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1114: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1115: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1116: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1117: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1118: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1119: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1120: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1122: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1123: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1124: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1125: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1126: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1127: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1128: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1129: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1130: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1131: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1133: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1134: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1135: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1136: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1137: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1138: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1139: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1140: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1141: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1142: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1143: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1145: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1146: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1147: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1148: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1149: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1150: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1151: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1152: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1153: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1154: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1155: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1156: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1158: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1159: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1160: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1161: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1163: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1164: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1165: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1166: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1167: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1168: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1169: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1170: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1171: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1174: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1175: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1176: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1177: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1178: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1179: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1180: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1181: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1183: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1185: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1186: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1187: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1188: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1189: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1190: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1191: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1192: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1193: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1194: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1195: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1196: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1197: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1198: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1199: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1200: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1201: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1202: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1203: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1204: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1205: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1206: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1207: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1208: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1209: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1210: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1211: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1212: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1213: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1214: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1215: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1216: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1217: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1218: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1219: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1220: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1221: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1222: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1223: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1224: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1225: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1226: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1227: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1228: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1229: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1230: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1231: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1232: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1233: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1234: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1235: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1236: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1237: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1238: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1239: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1240: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1241: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1242: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1243: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1244: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1245: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1246: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1247: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1248: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1249: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] seq.v:1250: expression size 32 truncated to fit in target size 1
Importing module seq.

3.3.1. Analyzing design hierarchy..
Top module:  \seq

3.3.2. Analyzing design hierarchy..
Top module:  \seq
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 605 unused wires.
<suppressed ~604 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module seq...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.11.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.13.9. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_3$seq.v:648$608 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_5$seq.v:649$611 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_5$seq.v:649$611 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_7$seq.v:650$614 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_7$seq.v:650$614 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_9$seq.v:651$617 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_9$seq.v:651$617 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_11$seq.v:652$620 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_11$seq.v:652$620 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_13$seq.v:653$623 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_15$seq.v:654$626 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_15$seq.v:654$626 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_17$seq.v:655$629 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_19$seq.v:656$632 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_21$seq.v:657$635 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_23$seq.v:658$638 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_23$seq.v:658$638 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_25$seq.v:659$641 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_25$seq.v:659$641 ($shr).
Removed top 30 bits (of 32) from port A of cell seq.$verific$shift_right_27$seq.v:660$644 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_27$seq.v:660$644 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_29$seq.v:661$647 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_29$seq.v:661$647 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_31$seq.v:662$650 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_31$seq.v:662$650 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_33$seq.v:663$653 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_33$seq.v:663$653 ($shr).
Removed top 14 bits (of 64) from port A of cell seq.$verific$shift_right_35$seq.v:664$656 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_35$seq.v:664$656 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_37$seq.v:665$659 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_37$seq.v:665$659 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_39$seq.v:666$662 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_39$seq.v:666$662 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_41$seq.v:667$665 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_41$seq.v:667$665 ($shr).
Removed top 25 bits (of 32) from port A of cell seq.$verific$shift_right_43$seq.v:668$668 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_43$seq.v:668$668 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_45$seq.v:669$671 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_45$seq.v:669$671 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_47$seq.v:670$674 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_47$seq.v:670$674 ($shr).
Removed top 30 bits (of 32) from port A of cell seq.$verific$shift_right_49$seq.v:671$677 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_49$seq.v:671$677 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_51$seq.v:672$680 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_51$seq.v:672$680 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_53$seq.v:673$683 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_55$seq.v:674$686 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_55$seq.v:674$686 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_57$seq.v:675$689 ($shr).
Removed top 12 bits (of 32) from port A of cell seq.$verific$shift_right_59$seq.v:676$692 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_59$seq.v:676$692 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_61$seq.v:677$695 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_63$seq.v:678$698 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_63$seq.v:678$698 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_65$seq.v:679$701 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_65$seq.v:679$701 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_67$seq.v:680$704 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_67$seq.v:680$704 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_69$seq.v:681$707 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_69$seq.v:681$707 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_71$seq.v:682$710 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_71$seq.v:682$710 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_73$seq.v:683$713 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_73$seq.v:683$713 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_75$seq.v:684$716 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_77$seq.v:685$719 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_77$seq.v:685$719 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_79$seq.v:686$722 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_81$seq.v:687$725 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_81$seq.v:687$725 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_83$seq.v:688$728 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_83$seq.v:688$728 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_85$seq.v:689$731 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_87$seq.v:690$734 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_89$seq.v:691$737 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_91$seq.v:692$740 ($shr).
Removed top 62 bits (of 64) from port A of cell seq.$verific$shift_right_93$seq.v:693$743 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_93$seq.v:693$743 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_95$seq.v:694$746 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_95$seq.v:694$746 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_97$seq.v:695$749 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_97$seq.v:695$749 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_99$seq.v:696$752 ($shr).
Removed top 3 bits (of 8) from port A of cell seq.$verific$shift_right_101$seq.v:697$755 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_101$seq.v:697$755 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_103$seq.v:698$758 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_103$seq.v:698$758 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_105$seq.v:699$761 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_105$seq.v:699$761 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_107$seq.v:700$764 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_107$seq.v:700$764 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_109$seq.v:701$767 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_109$seq.v:701$767 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_111$seq.v:702$770 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_111$seq.v:702$770 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_113$seq.v:703$773 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_115$seq.v:704$776 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_117$seq.v:705$779 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_119$seq.v:706$782 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_119$seq.v:706$782 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_121$seq.v:707$785 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_121$seq.v:707$785 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_123$seq.v:708$788 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_123$seq.v:708$788 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_125$seq.v:709$791 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_125$seq.v:709$791 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_127$seq.v:710$794 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_127$seq.v:710$794 ($shr).
Removed top 31 bits (of 32) from port A of cell seq.$verific$shift_right_129$seq.v:711$797 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_129$seq.v:711$797 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_131$seq.v:712$800 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_133$seq.v:713$803 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_133$seq.v:713$803 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_135$seq.v:714$806 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_135$seq.v:714$806 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_137$seq.v:715$809 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_139$seq.v:716$812 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_141$seq.v:717$815 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_141$seq.v:717$815 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_143$seq.v:718$818 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_143$seq.v:718$818 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_145$seq.v:719$821 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_145$seq.v:719$821 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_147$seq.v:720$824 ($shr).
Removed top 62 bits (of 64) from port A of cell seq.$verific$shift_right_149$seq.v:721$827 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_149$seq.v:721$827 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_151$seq.v:722$830 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_153$seq.v:723$833 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_153$seq.v:723$833 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_155$seq.v:724$836 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_155$seq.v:724$836 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_157$seq.v:725$839 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_157$seq.v:725$839 ($shr).
Removed top 3 bits (of 16) from port A of cell seq.$verific$shift_right_159$seq.v:726$842 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_159$seq.v:726$842 ($shr).
Removed top 5 bits (of 16) from port A of cell seq.$verific$shift_right_161$seq.v:727$845 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_161$seq.v:727$845 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_163$seq.v:728$848 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_163$seq.v:728$848 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_165$seq.v:729$851 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_165$seq.v:729$851 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_167$seq.v:730$854 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_167$seq.v:730$854 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_169$seq.v:731$857 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_169$seq.v:731$857 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_171$seq.v:732$860 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_171$seq.v:732$860 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_173$seq.v:733$863 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_173$seq.v:733$863 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_175$seq.v:734$866 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_177$seq.v:735$869 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_179$seq.v:736$872 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_179$seq.v:736$872 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_181$seq.v:737$875 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_181$seq.v:737$875 ($shr).
Removed top 30 bits (of 64) from port A of cell seq.$verific$shift_right_183$seq.v:738$878 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_183$seq.v:738$878 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_185$seq.v:739$881 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_185$seq.v:739$881 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_187$seq.v:740$884 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_189$seq.v:741$887 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_191$seq.v:742$890 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_191$seq.v:742$890 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_193$seq.v:743$893 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_195$seq.v:744$896 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_197$seq.v:745$899 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_199$seq.v:746$902 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_199$seq.v:746$902 ($shr).
Removed top 5 bits (of 32) from port A of cell seq.$verific$shift_right_201$seq.v:747$905 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_201$seq.v:747$905 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_203$seq.v:748$908 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_203$seq.v:748$908 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_205$seq.v:749$911 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_207$seq.v:750$914 ($shr).
Removed top 30 bits (of 32) from port A of cell seq.$verific$shift_right_209$seq.v:751$917 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_209$seq.v:751$917 ($shr).
Removed top 3 bits (of 16) from port A of cell seq.$verific$shift_right_211$seq.v:752$920 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_211$seq.v:752$920 ($shr).
Removed top 4 bits (of 16) from port A of cell seq.$verific$shift_right_213$seq.v:753$923 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_213$seq.v:753$923 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_215$seq.v:754$926 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_215$seq.v:754$926 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_217$seq.v:755$929 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_217$seq.v:755$929 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_219$seq.v:756$932 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_219$seq.v:756$932 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_221$seq.v:757$935 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_223$seq.v:758$938 ($shr).
Removed top 5 bits (of 64) from port A of cell seq.$verific$shift_right_225$seq.v:759$941 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_225$seq.v:759$941 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_227$seq.v:760$944 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_229$seq.v:761$947 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_231$seq.v:762$950 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_231$seq.v:762$950 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_233$seq.v:763$953 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_235$seq.v:764$956 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_235$seq.v:764$956 ($shr).
Removed top 32 bits (of 64) from port A of cell seq.$verific$shift_right_237$seq.v:765$959 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_237$seq.v:765$959 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_239$seq.v:766$962 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_239$seq.v:766$962 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_241$seq.v:767$965 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_241$seq.v:767$965 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_243$seq.v:768$968 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_243$seq.v:768$968 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_245$seq.v:769$971 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_245$seq.v:769$971 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_247$seq.v:770$974 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_247$seq.v:770$974 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_249$seq.v:771$977 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_249$seq.v:771$977 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_251$seq.v:772$980 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_251$seq.v:772$980 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_253$seq.v:773$983 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_253$seq.v:773$983 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_255$seq.v:774$986 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_255$seq.v:774$986 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_257$seq.v:775$989 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_257$seq.v:775$989 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_259$seq.v:776$992 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_259$seq.v:776$992 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_261$seq.v:777$995 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_261$seq.v:777$995 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_263$seq.v:778$998 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_263$seq.v:778$998 ($shr).
Removed top 7 bits (of 32) from port A of cell seq.$verific$shift_right_265$seq.v:779$1001 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_265$seq.v:779$1001 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_267$seq.v:780$1004 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_267$seq.v:780$1004 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_269$seq.v:781$1007 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_269$seq.v:781$1007 ($shr).
Removed top 15 bits (of 16) from port A of cell seq.$verific$shift_right_271$seq.v:782$1010 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_271$seq.v:782$1010 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_273$seq.v:783$1013 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_273$seq.v:783$1013 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_275$seq.v:784$1016 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_277$seq.v:785$1019 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_277$seq.v:785$1019 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_279$seq.v:786$1022 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_281$seq.v:787$1025 ($shr).
Removed top 4 bits (of 16) from port A of cell seq.$verific$shift_right_283$seq.v:788$1028 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_283$seq.v:788$1028 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_285$seq.v:789$1031 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_285$seq.v:789$1031 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_287$seq.v:790$1034 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_289$seq.v:791$1037 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_291$seq.v:792$1040 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_291$seq.v:792$1040 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_293$seq.v:793$1043 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_293$seq.v:793$1043 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_295$seq.v:794$1046 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_295$seq.v:794$1046 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_297$seq.v:795$1049 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_297$seq.v:795$1049 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_299$seq.v:796$1052 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_299$seq.v:796$1052 ($shr).
Removed top 7 bits (of 32) from port A of cell seq.$verific$shift_right_301$seq.v:797$1055 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_301$seq.v:797$1055 ($shr).
Removed top 40 bits (of 64) from port A of cell seq.$verific$shift_right_303$seq.v:798$1058 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_303$seq.v:798$1058 ($shr).
Removed top 1 bits (of 8) from port A of cell seq.$verific$shift_right_305$seq.v:799$1061 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_305$seq.v:799$1061 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_307$seq.v:800$1064 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_309$seq.v:801$1067 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_309$seq.v:801$1067 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_311$seq.v:802$1070 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_311$seq.v:802$1070 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_313$seq.v:803$1073 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_313$seq.v:803$1073 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_315$seq.v:804$1076 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_317$seq.v:805$1079 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_317$seq.v:805$1079 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_319$seq.v:806$1082 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_319$seq.v:806$1082 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_321$seq.v:807$1085 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_321$seq.v:807$1085 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_323$seq.v:808$1088 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_323$seq.v:808$1088 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_325$seq.v:809$1091 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_325$seq.v:809$1091 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_327$seq.v:810$1094 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_327$seq.v:810$1094 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_329$seq.v:811$1097 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_329$seq.v:811$1097 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_331$seq.v:812$1100 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_333$seq.v:813$1103 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_333$seq.v:813$1103 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_335$seq.v:814$1106 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_335$seq.v:814$1106 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_337$seq.v:815$1109 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_337$seq.v:815$1109 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_339$seq.v:816$1112 ($shr).
Removed top 62 bits (of 64) from port A of cell seq.$verific$shift_right_341$seq.v:817$1115 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_341$seq.v:817$1115 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_343$seq.v:818$1118 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_345$seq.v:819$1121 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_345$seq.v:819$1121 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_347$seq.v:820$1124 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_347$seq.v:820$1124 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_349$seq.v:821$1127 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_349$seq.v:821$1127 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_351$seq.v:822$1130 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_353$seq.v:823$1133 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_353$seq.v:823$1133 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_355$seq.v:824$1136 ($shr).
Removed top 7 bits (of 64) from port A of cell seq.$verific$shift_right_357$seq.v:825$1139 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_357$seq.v:825$1139 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_359$seq.v:826$1142 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_359$seq.v:826$1142 ($shr).
Removed top 2 bits (of 32) from port A of cell seq.$verific$shift_right_361$seq.v:827$1145 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_361$seq.v:827$1145 ($shr).
Removed top 3 bits (of 16) from port A of cell seq.$verific$shift_right_363$seq.v:828$1148 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_363$seq.v:828$1148 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_365$seq.v:829$1151 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_367$seq.v:830$1154 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_367$seq.v:830$1154 ($shr).
Removed top 15 bits (of 16) from port A of cell seq.$verific$shift_right_369$seq.v:831$1157 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_369$seq.v:831$1157 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_371$seq.v:832$1160 ($shr).
Removed top 12 bits (of 32) from port A of cell seq.$verific$shift_right_373$seq.v:833$1163 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_373$seq.v:833$1163 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_375$seq.v:834$1166 ($shr).
Removed top 5 bits (of 64) from port A of cell seq.$verific$shift_right_377$seq.v:835$1169 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_377$seq.v:835$1169 ($shr).
Removed top 4 bits (of 16) from port A of cell seq.$verific$shift_right_379$seq.v:836$1172 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_379$seq.v:836$1172 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_381$seq.v:837$1175 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_383$seq.v:838$1178 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_383$seq.v:838$1178 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_385$seq.v:839$1181 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_385$seq.v:839$1181 ($shr).
Removed top 62 bits (of 64) from port A of cell seq.$verific$shift_right_387$seq.v:840$1184 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_387$seq.v:840$1184 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_389$seq.v:841$1187 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_389$seq.v:841$1187 ($shr).
Removed top 4 bits (of 32) from port A of cell seq.$verific$shift_right_391$seq.v:842$1190 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_391$seq.v:842$1190 ($shr).
Removed top 1 bits (of 8) from port A of cell seq.$verific$shift_right_393$seq.v:843$1193 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_393$seq.v:843$1193 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_395$seq.v:844$1196 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_395$seq.v:844$1196 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_397$seq.v:845$1199 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_399$seq.v:846$1202 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_399$seq.v:846$1202 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_401$seq.v:847$1205 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_403$seq.v:848$1208 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_403$seq.v:848$1208 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_405$seq.v:849$1211 ($shr).
Removed top 6 bits (of 64) from port A of cell seq.$verific$shift_right_407$seq.v:850$1214 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_407$seq.v:850$1214 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_409$seq.v:851$1217 ($shr).
Removed top 30 bits (of 64) from port A of cell seq.$verific$shift_right_411$seq.v:852$1220 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_411$seq.v:852$1220 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_413$seq.v:853$1223 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_413$seq.v:853$1223 ($shr).
Removed top 28 bits (of 64) from port A of cell seq.$verific$shift_right_415$seq.v:854$1226 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_415$seq.v:854$1226 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_417$seq.v:855$1229 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_419$seq.v:856$1232 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_421$seq.v:857$1235 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_423$seq.v:858$1238 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_423$seq.v:858$1238 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_425$seq.v:859$1241 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_425$seq.v:859$1241 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_427$seq.v:860$1244 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_427$seq.v:860$1244 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_429$seq.v:861$1247 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_431$seq.v:862$1250 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_431$seq.v:862$1250 ($shr).
Removed top 4 bits (of 32) from port A of cell seq.$verific$shift_right_433$seq.v:863$1253 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_433$seq.v:863$1253 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_435$seq.v:864$1256 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_435$seq.v:864$1256 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_437$seq.v:865$1259 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_437$seq.v:865$1259 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_439$seq.v:866$1262 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_441$seq.v:867$1265 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_443$seq.v:868$1268 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_445$seq.v:869$1271 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_447$seq.v:870$1274 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_447$seq.v:870$1274 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_449$seq.v:871$1277 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_449$seq.v:871$1277 ($shr).
Removed top 3 bits (of 32) from port A of cell seq.$verific$shift_right_451$seq.v:872$1280 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_451$seq.v:872$1280 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_453$seq.v:873$1283 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_453$seq.v:873$1283 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_455$seq.v:874$1286 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_455$seq.v:874$1286 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_457$seq.v:875$1289 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_457$seq.v:875$1289 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_459$seq.v:876$1292 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_459$seq.v:876$1292 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_461$seq.v:877$1295 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_461$seq.v:877$1295 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_463$seq.v:878$1298 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_465$seq.v:879$1301 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_465$seq.v:879$1301 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_467$seq.v:880$1304 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_469$seq.v:881$1307 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_469$seq.v:881$1307 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_471$seq.v:882$1310 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_471$seq.v:882$1310 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_473$seq.v:883$1313 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_473$seq.v:883$1313 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_475$seq.v:884$1316 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_475$seq.v:884$1316 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_477$seq.v:885$1319 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_479$seq.v:886$1322 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_481$seq.v:887$1325 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_483$seq.v:888$1328 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_485$seq.v:889$1331 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_487$seq.v:890$1334 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_489$seq.v:891$1337 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_491$seq.v:892$1340 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_491$seq.v:892$1340 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_493$seq.v:893$1343 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_495$seq.v:894$1346 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_497$seq.v:895$1349 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_497$seq.v:895$1349 ($shr).
Removed top 32 bits (of 64) from port A of cell seq.$verific$shift_right_499$seq.v:896$1352 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_499$seq.v:896$1352 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_501$seq.v:897$1355 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_503$seq.v:898$1358 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_505$seq.v:899$1361 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_507$seq.v:900$1364 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_509$seq.v:901$1367 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_509$seq.v:901$1367 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_511$seq.v:902$1370 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_511$seq.v:902$1370 ($shr).
Removed top 15 bits (of 16) from port A of cell seq.$verific$shift_right_513$seq.v:903$1373 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_513$seq.v:903$1373 ($shr).
Removed top 30 bits (of 32) from port A of cell seq.$verific$shift_right_515$seq.v:904$1376 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_515$seq.v:904$1376 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_517$seq.v:905$1379 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_519$seq.v:906$1382 ($shr).
Removed top 6 bits (of 64) from port A of cell seq.$verific$shift_right_521$seq.v:907$1385 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_521$seq.v:907$1385 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_523$seq.v:908$1388 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_523$seq.v:908$1388 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_525$seq.v:909$1391 ($shr).
Removed top 10 bits (of 64) from port A of cell seq.$verific$shift_right_527$seq.v:910$1394 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_527$seq.v:910$1394 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_529$seq.v:911$1397 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_529$seq.v:911$1397 ($shr).
Removed top 30 bits (of 32) from port A of cell seq.$verific$shift_right_531$seq.v:912$1400 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_531$seq.v:912$1400 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_533$seq.v:913$1403 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_533$seq.v:913$1403 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_535$seq.v:914$1406 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_535$seq.v:914$1406 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_537$seq.v:915$1409 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_537$seq.v:915$1409 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_539$seq.v:916$1412 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_541$seq.v:917$1415 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_543$seq.v:918$1418 ($shr).
Removed top 2 bits (of 16) from port A of cell seq.$verific$shift_right_545$seq.v:919$1421 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_545$seq.v:919$1421 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_547$seq.v:920$1424 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_547$seq.v:920$1424 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_549$seq.v:921$1427 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_551$seq.v:922$1430 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_551$seq.v:922$1430 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_553$seq.v:923$1433 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_555$seq.v:924$1436 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_557$seq.v:925$1439 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_559$seq.v:926$1442 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_559$seq.v:926$1442 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_561$seq.v:927$1445 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_563$seq.v:928$1448 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_565$seq.v:929$1451 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_567$seq.v:930$1454 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_567$seq.v:930$1454 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_569$seq.v:931$1457 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_571$seq.v:932$1460 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_571$seq.v:932$1460 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_573$seq.v:933$1463 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_573$seq.v:933$1463 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_575$seq.v:934$1466 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_575$seq.v:934$1466 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_577$seq.v:935$1469 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_579$seq.v:936$1472 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_579$seq.v:936$1472 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_581$seq.v:937$1475 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_581$seq.v:937$1475 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_583$seq.v:938$1478 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_583$seq.v:938$1478 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_585$seq.v:939$1481 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_585$seq.v:939$1481 ($shr).
Removed top 3 bits (of 16) from port A of cell seq.$verific$shift_right_587$seq.v:940$1484 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_587$seq.v:940$1484 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_589$seq.v:941$1487 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_589$seq.v:941$1487 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_591$seq.v:942$1490 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_591$seq.v:942$1490 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_593$seq.v:943$1493 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_595$seq.v:944$1496 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_595$seq.v:944$1496 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_597$seq.v:945$1499 ($shr).
Removed top 31 bits (of 32) from port A of cell seq.$verific$shift_right_599$seq.v:946$1502 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_599$seq.v:946$1502 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_601$seq.v:947$1505 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_603$seq.v:948$1508 ($shr).
Removed top 14 bits (of 64) from port A of cell seq.$verific$shift_right_605$seq.v:949$1511 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_605$seq.v:949$1511 ($shr).
Removed top 11 bits (of 64) from port A of cell seq.$verific$shift_right_607$seq.v:950$1514 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_607$seq.v:950$1514 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_609$seq.v:951$1517 ($shr).
Removed top 3 bits (of 32) from port A of cell seq.$verific$shift_right_611$seq.v:952$1520 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_611$seq.v:952$1520 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_613$seq.v:953$1523 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_613$seq.v:953$1523 ($shr).
Removed top 12 bits (of 64) from port A of cell seq.$verific$shift_right_615$seq.v:954$1526 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_615$seq.v:954$1526 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_617$seq.v:955$1529 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_619$seq.v:956$1532 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_621$seq.v:957$1535 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_623$seq.v:958$1538 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_625$seq.v:959$1541 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_625$seq.v:959$1541 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_627$seq.v:960$1544 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_627$seq.v:960$1544 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_629$seq.v:961$1547 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_629$seq.v:961$1547 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_631$seq.v:962$1550 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_633$seq.v:963$1553 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_633$seq.v:963$1553 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_635$seq.v:964$1556 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_635$seq.v:964$1556 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_637$seq.v:965$1559 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_637$seq.v:965$1559 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_639$seq.v:966$1562 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_639$seq.v:966$1562 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_641$seq.v:967$1565 ($shr).
Removed top 2 bits (of 16) from port A of cell seq.$verific$shift_right_643$seq.v:968$1568 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_643$seq.v:968$1568 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_645$seq.v:969$1571 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_647$seq.v:970$1574 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_647$seq.v:970$1574 ($shr).
Removed top 3 bits (of 8) from port A of cell seq.$verific$shift_right_649$seq.v:971$1577 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_649$seq.v:971$1577 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_651$seq.v:972$1580 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_653$seq.v:973$1583 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_655$seq.v:974$1586 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_655$seq.v:974$1586 ($shr).
Removed top 3 bits (of 16) from port A of cell seq.$verific$shift_right_657$seq.v:975$1589 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_657$seq.v:975$1589 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_659$seq.v:976$1592 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_659$seq.v:976$1592 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_661$seq.v:977$1595 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_663$seq.v:978$1598 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_663$seq.v:978$1598 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_665$seq.v:979$1601 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_665$seq.v:979$1601 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_667$seq.v:980$1604 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_667$seq.v:980$1604 ($shr).
Removed top 14 bits (of 64) from port A of cell seq.$verific$shift_right_669$seq.v:981$1607 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_669$seq.v:981$1607 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_671$seq.v:982$1610 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_673$seq.v:983$1613 ($shr).
Removed top 28 bits (of 64) from port A of cell seq.$verific$shift_right_675$seq.v:984$1616 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_675$seq.v:984$1616 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_677$seq.v:985$1619 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_677$seq.v:985$1619 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_679$seq.v:986$1622 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_679$seq.v:986$1622 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_681$seq.v:987$1625 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_681$seq.v:987$1625 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_683$seq.v:988$1628 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_683$seq.v:988$1628 ($shr).
Removed top 31 bits (of 32) from port A of cell seq.$verific$shift_right_685$seq.v:989$1631 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_685$seq.v:989$1631 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_687$seq.v:990$1634 ($shr).
Removed top 6 bits (of 16) from port A of cell seq.$verific$shift_right_689$seq.v:991$1637 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_689$seq.v:991$1637 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_691$seq.v:992$1640 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_691$seq.v:992$1640 ($shr).
Removed top 4 bits (of 32) from port A of cell seq.$verific$shift_right_693$seq.v:993$1643 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_693$seq.v:993$1643 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_695$seq.v:994$1646 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_695$seq.v:994$1646 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_697$seq.v:995$1649 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_699$seq.v:996$1652 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_699$seq.v:996$1652 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_701$seq.v:997$1655 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_703$seq.v:998$1658 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_703$seq.v:998$1658 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_705$seq.v:999$1661 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_707$seq.v:1000$1664 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_709$seq.v:1001$1667 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_711$seq.v:1002$1670 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_711$seq.v:1002$1670 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_713$seq.v:1003$1673 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_715$seq.v:1004$1676 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_717$seq.v:1005$1679 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_719$seq.v:1006$1682 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_719$seq.v:1006$1682 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_721$seq.v:1007$1685 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_721$seq.v:1007$1685 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_723$seq.v:1008$1688 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_723$seq.v:1008$1688 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_725$seq.v:1009$1691 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_727$seq.v:1010$1694 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_727$seq.v:1010$1694 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_729$seq.v:1011$1697 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_729$seq.v:1011$1697 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_731$seq.v:1012$1700 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_733$seq.v:1013$1703 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_733$seq.v:1013$1703 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_735$seq.v:1014$1706 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_735$seq.v:1014$1706 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_737$seq.v:1015$1709 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_739$seq.v:1016$1712 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_739$seq.v:1016$1712 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_741$seq.v:1017$1715 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_741$seq.v:1017$1715 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_743$seq.v:1018$1718 ($shr).
Removed top 6 bits (of 64) from port A of cell seq.$verific$shift_right_745$seq.v:1019$1721 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_745$seq.v:1019$1721 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_747$seq.v:1020$1724 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_747$seq.v:1020$1724 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_749$seq.v:1021$1727 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_749$seq.v:1021$1727 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_751$seq.v:1022$1730 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_751$seq.v:1022$1730 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_753$seq.v:1023$1733 ($shr).
Removed top 4 bits (of 32) from port A of cell seq.$verific$shift_right_755$seq.v:1024$1736 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_755$seq.v:1024$1736 ($shr).
Removed top 6 bits (of 32) from port A of cell seq.$verific$shift_right_757$seq.v:1025$1739 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_757$seq.v:1025$1739 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_759$seq.v:1026$1742 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_761$seq.v:1027$1745 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_761$seq.v:1027$1745 ($shr).
Removed top 3 bits (of 32) from port A of cell seq.$verific$shift_right_763$seq.v:1028$1748 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_763$seq.v:1028$1748 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_765$seq.v:1029$1751 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_767$seq.v:1030$1754 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_767$seq.v:1030$1754 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_769$seq.v:1031$1757 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_769$seq.v:1031$1757 ($shr).
Removed top 6 bits (of 64) from port A of cell seq.$verific$shift_right_771$seq.v:1032$1760 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_771$seq.v:1032$1760 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_773$seq.v:1033$1763 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_773$seq.v:1033$1763 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_775$seq.v:1034$1766 ($shr).
Removed top 5 bits (of 16) from port A of cell seq.$verific$shift_right_777$seq.v:1035$1769 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_777$seq.v:1035$1769 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_779$seq.v:1036$1772 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_781$seq.v:1037$1775 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_781$seq.v:1037$1775 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_783$seq.v:1038$1778 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_783$seq.v:1038$1778 ($shr).
Removed top 2 bits (of 32) from port A of cell seq.$verific$shift_right_785$seq.v:1039$1781 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_785$seq.v:1039$1781 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_787$seq.v:1040$1784 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_787$seq.v:1040$1784 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_789$seq.v:1041$1787 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_791$seq.v:1042$1790 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_793$seq.v:1043$1793 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_795$seq.v:1044$1796 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_795$seq.v:1044$1796 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_797$seq.v:1045$1799 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_799$seq.v:1046$1802 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_801$seq.v:1047$1805 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_801$seq.v:1047$1805 ($shr).
Removed top 2 bits (of 16) from port A of cell seq.$verific$shift_right_803$seq.v:1048$1808 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_803$seq.v:1048$1808 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_805$seq.v:1049$1811 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_807$seq.v:10.0.1914 ($shr).
Removed top 2 bits (of 16) from port A of cell seq.$verific$shift_right_809$seq.v:1051$1817 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_809$seq.v:1051$1817 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_811$seq.v:1052$1820 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_811$seq.v:1052$1820 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_813$seq.v:1053$1823 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_815$seq.v:1054$1826 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_815$seq.v:1054$1826 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_817$seq.v:1055$1829 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_819$seq.v:1056$1832 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_819$seq.v:1056$1832 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_821$seq.v:1057$1835 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_821$seq.v:1057$1835 ($shr).
Removed top 2 bits (of 32) from port A of cell seq.$verific$shift_right_823$seq.v:1058$1838 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_823$seq.v:1058$1838 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_825$seq.v:1059$1841 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_825$seq.v:1059$1841 ($shr).
Removed top 2 bits (of 16) from port A of cell seq.$verific$shift_right_827$seq.v:10.0.1944 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_827$seq.v:10.0.1944 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_829$seq.v:1061$1847 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_829$seq.v:1061$1847 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_831$seq.v:1062$1850 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_831$seq.v:1062$1850 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_833$seq.v:1063$1853 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_835$seq.v:1064$1856 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_837$seq.v:1065$1859 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_837$seq.v:1065$1859 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_839$seq.v:1066$1862 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_839$seq.v:1066$1862 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_841$seq.v:1067$1865 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_841$seq.v:1067$1865 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_843$seq.v:1068$1868 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_843$seq.v:1068$1868 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_845$seq.v:1069$1871 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_847$seq.v:10.0.1974 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_847$seq.v:10.0.1974 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_849$seq.v:1071$1877 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_849$seq.v:1071$1877 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_851$seq.v:1072$1880 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_853$seq.v:1073$1883 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_853$seq.v:1073$1883 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_855$seq.v:1074$1886 ($shr).
Removed top 2 bits (of 32) from port A of cell seq.$verific$shift_right_857$seq.v:1075$1889 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_857$seq.v:1075$1889 ($shr).
Removed top 7 bits (of 32) from port A of cell seq.$verific$shift_right_859$seq.v:1076$1892 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_859$seq.v:1076$1892 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_861$seq.v:1077$1895 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_863$seq.v:1078$1898 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_863$seq.v:1078$1898 ($shr).
Removed top 2 bits (of 32) from port A of cell seq.$verific$shift_right_865$seq.v:1079$1901 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_865$seq.v:1079$1901 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_867$seq.v:1080$1904 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_867$seq.v:1080$1904 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_869$seq.v:1081$1907 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_869$seq.v:1081$1907 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_871$seq.v:1082$1910 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_871$seq.v:1082$1910 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_873$seq.v:1083$1913 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_873$seq.v:1083$1913 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_875$seq.v:1084$1916 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_875$seq.v:1084$1916 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_877$seq.v:1085$1919 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_877$seq.v:1085$1919 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_879$seq.v:1086$1922 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_881$seq.v:1087$1925 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_881$seq.v:1087$1925 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_883$seq.v:1088$1928 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_883$seq.v:1088$1928 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_885$seq.v:1089$1931 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_887$seq.v:1090$1934 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_887$seq.v:1090$1934 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_889$seq.v:1091$1937 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_889$seq.v:1091$1937 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_891$seq.v:1092$1940 ($shr).
Removed top 15 bits (of 64) from port A of cell seq.$verific$shift_right_893$seq.v:1093$1943 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_893$seq.v:1093$1943 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_895$seq.v:1094$1946 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_895$seq.v:1094$1946 ($shr).
Removed top 16 bits (of 64) from port A of cell seq.$verific$shift_right_897$seq.v:1095$1949 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_897$seq.v:1095$1949 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_899$seq.v:1096$1952 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_899$seq.v:1096$1952 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_901$seq.v:1097$1955 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_903$seq.v:1098$1958 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_903$seq.v:1098$1958 ($shr).
Removed top 2 bits (of 16) from port A of cell seq.$verific$shift_right_905$seq.v:1099$1961 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_905$seq.v:1099$1961 ($shr).
Removed top 16 bits (of 64) from port A of cell seq.$verific$shift_right_907$seq.v:1100$1964 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_907$seq.v:1100$1964 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_909$seq.v:1101$1967 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_909$seq.v:1101$1967 ($shr).
Removed top 32 bits (of 64) from port A of cell seq.$verific$shift_right_911$seq.v:1102$1970 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_911$seq.v:1102$1970 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_913$seq.v:1103$1973 ($shr).
Removed top 4 bits (of 32) from port A of cell seq.$verific$shift_right_915$seq.v:1104$1976 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_915$seq.v:1104$1976 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_917$seq.v:1105$1979 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_917$seq.v:1105$1979 ($shr).
Removed top 11 bits (of 64) from port A of cell seq.$verific$shift_right_919$seq.v:1106$1982 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_919$seq.v:1106$1982 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_921$seq.v:1107$1985 ($shr).
Removed top 15 bits (of 64) from port A of cell seq.$verific$shift_right_923$seq.v:1108$1988 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_923$seq.v:1108$1988 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_925$seq.v:1109$1991 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_927$seq.v:1110$1994 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_927$seq.v:1110$1994 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_929$seq.v:1111$1997 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_929$seq.v:1111$1997 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_931$seq.v:1112$2000 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_933$seq.v:1113$2003 ($shr).
Removed top 9 bits (of 64) from port A of cell seq.$verific$shift_right_935$seq.v:1114$2006 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_935$seq.v:1114$2006 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_937$seq.v:1115$2009 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_937$seq.v:1115$2009 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_939$seq.v:1116$2012 ($shr).
Removed top 2 bits (of 32) from port A of cell seq.$verific$shift_right_941$seq.v:1117$2015 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_941$seq.v:1117$2015 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_943$seq.v:1118$2018 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_945$seq.v:1119$2021 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_947$seq.v:1120$2024 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_949$seq.v:1121$2027 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_949$seq.v:1121$2027 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_951$seq.v:1122$2030 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_953$seq.v:1123$2033 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_955$seq.v:1124$2036 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_957$seq.v:1125$2039 ($shr).
Removed top 12 bits (of 16) from port A of cell seq.$verific$shift_right_959$seq.v:1126$2042 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_959$seq.v:1126$2042 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_961$seq.v:1127$2045 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_961$seq.v:1127$2045 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_963$seq.v:1128$2048 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_965$seq.v:1129$2051 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_965$seq.v:1129$2051 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_967$seq.v:1130$2054 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_967$seq.v:1130$2054 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_969$seq.v:1131$2057 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_969$seq.v:1131$2057 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_971$seq.v:1132$2060 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_971$seq.v:1132$2060 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_973$seq.v:1133$2063 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_975$seq.v:1134$2066 ($shr).
Removed top 12 bits (of 64) from port A of cell seq.$verific$shift_right_977$seq.v:1135$2069 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_977$seq.v:1135$2069 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_979$seq.v:1136$2072 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_981$seq.v:1137$2075 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_981$seq.v:1137$2075 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_983$seq.v:1138$2078 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_985$seq.v:1139$2081 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_985$seq.v:1139$2081 ($shr).
Removed top 11 bits (of 64) from port A of cell seq.$verific$shift_right_987$seq.v:1140$2084 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_987$seq.v:1140$2084 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_989$seq.v:1141$2087 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_989$seq.v:1141$2087 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_991$seq.v:1142$2090 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_993$seq.v:1143$2093 ($shr).
Removed top 6 bits (of 64) from port A of cell seq.$verific$shift_right_995$seq.v:1144$2096 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_995$seq.v:1144$2096 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_997$seq.v:1145$2099 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_999$seq.v:1146$2102 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_999$seq.v:1146$2102 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1001$seq.v:1147$2105 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_1003$seq.v:1148$2108 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1003$seq.v:1148$2108 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_1005$seq.v:1149$2111 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1005$seq.v:1149$2111 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1007$seq.v:1150$2114 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1007$seq.v:1150$2114 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_1009$seq.v:1151$2117 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1009$seq.v:1151$2117 ($shr).
Removed top 7 bits (of 64) from port A of cell seq.$verific$shift_right_1011$seq.v:1152$2120 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1011$seq.v:1152$2120 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1013$seq.v:1153$2123 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1015$seq.v:1154$2126 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1015$seq.v:1154$2126 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_1017$seq.v:1155$2129 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1017$seq.v:1155$2129 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1019$seq.v:1156$2132 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1019$seq.v:1156$2132 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1021$seq.v:1157$2135 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1023$seq.v:1158$2138 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1025$seq.v:1159$2141 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1027$seq.v:1160$2144 ($shr).
Removed top 1 bits (of 16) from port A of cell seq.$verific$shift_right_1029$seq.v:1161$2147 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1029$seq.v:1161$2147 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1031$seq.v:1162$2150 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1031$seq.v:1162$2150 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1033$seq.v:1163$2153 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1033$seq.v:1163$2153 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1035$seq.v:1164$2156 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1035$seq.v:1164$2156 ($shr).
Removed top 48 bits (of 64) from port A of cell seq.$verific$shift_right_1037$seq.v:1165$2159 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1037$seq.v:1165$2159 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_1039$seq.v:1166$2162 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1039$seq.v:1166$2162 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1041$seq.v:1167$2165 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_1043$seq.v:1168$2168 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1043$seq.v:1168$2168 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1045$seq.v:1169$2171 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1045$seq.v:1169$2171 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_1047$seq.v:1170$2174 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1047$seq.v:1170$2174 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1049$seq.v:1171$2177 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1049$seq.v:1171$2177 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1051$seq.v:1172$2180 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1053$seq.v:1173$2183 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1053$seq.v:1173$2183 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1055$seq.v:1174$2186 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1055$seq.v:1174$2186 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_1057$seq.v:1175$2189 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1057$seq.v:1175$2189 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1059$seq.v:1176$2192 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1061$seq.v:1177$2195 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1063$seq.v:1178$2198 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1065$seq.v:1179$2201 ($shr).
Removed top 16 bits (of 64) from port A of cell seq.$verific$shift_right_1067$seq.v:1180$2204 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1067$seq.v:1180$2204 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_1069$seq.v:1181$2207 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1069$seq.v:1181$2207 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1071$seq.v:1182$2210 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1073$seq.v:1183$2213 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1075$seq.v:1184$2216 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1077$seq.v:1185$2219 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1077$seq.v:1185$2219 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_1079$seq.v:1186$2222 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1079$seq.v:1186$2222 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1081$seq.v:1187$2225 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1083$seq.v:1188$2228 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1083$seq.v:1188$2228 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1085$seq.v:1189$2231 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1087$seq.v:1190$2234 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1089$seq.v:1191$2237 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_1091$seq.v:1192$2240 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1091$seq.v:1192$2240 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1093$seq.v:1193$2243 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1095$seq.v:1194$2246 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1095$seq.v:1194$2246 ($shr).
Removed top 12 bits (of 64) from port A of cell seq.$verific$shift_right_1097$seq.v:1195$2249 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1097$seq.v:1195$2249 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1099$seq.v:1196$2252 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1101$seq.v:1197$2255 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1103$seq.v:1198$2258 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1103$seq.v:1198$2258 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1105$seq.v:1199$2261 ($shr).
Removed top 4 bits (of 64) from port A of cell seq.$verific$shift_right_1107$seq.v:1200$2264 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1107$seq.v:1200$2264 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1109$seq.v:1201$2267 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1111$seq.v:1202$2270 ($shr).
Removed top 62 bits (of 64) from port A of cell seq.$verific$shift_right_1113$seq.v:1203$2273 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1113$seq.v:1203$2273 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1115$seq.v:1204$2276 ($shr).
Removed top 3 bits (of 64) from port A of cell seq.$verific$shift_right_1117$seq.v:1205$2279 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1117$seq.v:1205$2279 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1119$seq.v:1206$2282 ($shr).
Removed top 2 bits (of 64) from port A of cell seq.$verific$shift_right_1121$seq.v:1207$2285 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1121$seq.v:1207$2285 ($shr).
Removed top 56 bits (of 64) from port A of cell seq.$verific$shift_right_1123$seq.v:1208$2288 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1123$seq.v:1208$2288 ($shr).
Removed top 6 bits (of 32) from port A of cell seq.$verific$shift_right_1125$seq.v:1209$2291 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1125$seq.v:1209$2291 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1127$seq.v:1210$2294 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1129$seq.v:1211$2297 ($shr).
Removed top 7 bits (of 8) from port A of cell seq.$verific$shift_right_1131$seq.v:1212$2300 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1131$seq.v:1212$2300 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_1133$seq.v:1213$2303 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1133$seq.v:1213$2303 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_1135$seq.v:1214$2306 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1135$seq.v:1214$2306 ($shr).
Removed top 15 bits (of 16) from port A of cell seq.$verific$shift_right_1137$seq.v:1215$2309 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1137$seq.v:1215$2309 ($shr).
Removed top 8 bits (of 16) from port A of cell seq.$verific$shift_right_1139$seq.v:1216$2312 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1139$seq.v:1216$2312 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1141$seq.v:1217$2315 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_1143$seq.v:1218$2318 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1143$seq.v:1218$2318 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_1145$seq.v:1219$2321 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1145$seq.v:1219$2321 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1147$seq.v:1220$2324 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1149$seq.v:1221$2327 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_1151$seq.v:1222$2330 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1151$seq.v:1222$2330 ($shr).
Removed top 1 bits (of 64) from port A of cell seq.$verific$shift_right_1153$seq.v:1223$2333 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1153$seq.v:1223$2333 ($shr).
Removed top 24 bits (of 32) from port A of cell seq.$verific$shift_right_1155$seq.v:1224$2336 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1155$seq.v:1224$2336 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1157$seq.v:1225$2339 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_1159$seq.v:1226$2342 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1159$seq.v:1226$2342 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_1161$seq.v:1227$2345 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1161$seq.v:1227$2345 ($shr).
Removed top 14 bits (of 16) from port A of cell seq.$verific$shift_right_1163$seq.v:1228$2348 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1163$seq.v:1228$2348 ($shr).
Removed top 4 bits (of 32) from port A of cell seq.$verific$shift_right_1165$seq.v:1229$2351 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1165$seq.v:1229$2351 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1167$seq.v:1230$2354 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_1169$seq.v:1231$2357 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1169$seq.v:1231$2357 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_1171$seq.v:1232$2360 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1171$seq.v:1232$2360 ($shr).
Removed top 28 bits (of 32) from port A of cell seq.$verific$shift_right_1173$seq.v:1233$2363 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1173$seq.v:1233$2363 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_1175$seq.v:1234$2366 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1175$seq.v:1234$2366 ($shr).
Removed top 12 bits (of 32) from port A of cell seq.$verific$shift_right_1177$seq.v:1235$2369 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1177$seq.v:1235$2369 ($shr).
Removed top 8 bits (of 64) from port A of cell seq.$verific$shift_right_1179$seq.v:1236$2372 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1179$seq.v:1236$2372 ($shr).
Removed top 15 bits (of 16) from port Y of cell seq.$verific$shift_right_1181$seq.v:1237$2375 ($shr).
Removed top 60 bits (of 64) from port A of cell seq.$verific$shift_right_1183$seq.v:1238$2378 ($shr).
Removed top 63 bits (of 64) from port Y of cell seq.$verific$shift_right_1183$seq.v:1238$2378 ($shr).
Removed top 16 bits (of 32) from port A of cell seq.$verific$shift_right_1185$seq.v:1239$2381 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1185$seq.v:1239$2381 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_1187$seq.v:1240$2384 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1187$seq.v:1240$2384 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1189$seq.v:1241$2387 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_1191$seq.v:1242$2390 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1191$seq.v:1242$2390 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1193$seq.v:1243$2393 ($shr).
Removed top 2 bits (of 4) from port A of cell seq.$verific$shift_right_1195$seq.v:1244$2396 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1195$seq.v:1244$2396 ($shr).
Removed top 6 bits (of 8) from port A of cell seq.$verific$shift_right_1197$seq.v:1245$2399 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1197$seq.v:1245$2399 ($shr).
Removed top 4 bits (of 8) from port A of cell seq.$verific$shift_right_1199$seq.v:1246$2402 ($shr).
Removed top 7 bits (of 8) from port Y of cell seq.$verific$shift_right_1199$seq.v:1246$2402 ($shr).
Removed top 3 bits (of 4) from port A of cell seq.$verific$shift_right_1201$seq.v:1247$2405 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1201$seq.v:1247$2405 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1203$seq.v:1248$2408 ($shr).
Removed top 3 bits (of 4) from port Y of cell seq.$verific$shift_right_1205$seq.v:1249$2411 ($shr).
Removed top 1 bits (of 32) from port A of cell seq.$verific$shift_right_1207$seq.v:1250$2414 ($shr).
Removed top 31 bits (of 32) from port Y of cell seq.$verific$shift_right_1207$seq.v:1250$2414 ($shr).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 603 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module seq:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== seq ===

   Number of wires:                644
   Number of wire bits:            644
   Number of public wires:         644
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     $shr                          603


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== seq ===

   Number of wires:                644
   Number of wire bits:            644
   Number of public wires:         644
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     $shr                          603


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> stat

3.24. Printing statistics.

=== seq ===

   Number of wires:                644
   Number of wire bits:            644
   Number of public wires:         644
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     $shr                          603


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6ebdbf6c6269a0d47ea82d6d01e0ddc30bb7517b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:cf19bdc2dcd0b238ee4bc6e7c0be3ea7906805a9$paramod$33d4412494431d9012549c319d191cdbfdf7302d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3cbe62445030ab49538aea746e9f5aeadce4dbce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:74cb0428a7a17562ec80fd527fb2ef7dd8dde5ba$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8400 debug messages>

yosys [$paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:e60eb8ae181ac5c068c9c64369e63b3d0a9e23b3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~959 debug messages>

yosys [$paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:4beae74bae6c84b2e6ba9ae00dce6d1ceb8e9364$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 241 unused cells and 17 unused wires.
Using template $paramod$constmap:5054d1d938fe2707a0b41ceb55b29fb4c625bb6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~683 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~713 debug messages>

yosys [$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194dclean -purge
Removed 175 unused cells and 18 unused wires.
Using template $paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~539 debug messages>

yosys [$paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:4bba829a0ba43ecbaa7153d6ef14d33d2fdf98d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.156. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1562 debug messages>

yosys [$paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~808 debug messages>

yosys [$paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:65fc70406e02317c44d90d2b9a1bc1dc4bbec26f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~366 debug messages>

yosys [$paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:5c62eee2b594b672d0f3df253e3b5e8210166c28$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~320 debug messages>

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 90 unused cells and 15 unused wires.
Using template $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b50473db2f35aacf81dc82c964de9d3c67bf4a77$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1222 debug messages>

yosys [$paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a62692369clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:ee238d976cb2ff46c75816e1409b431d57e03141$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:06c1446552fa023267802ab650f6e860925eb785$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~878 debug messages>

yosys [$paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:2263aa2ff0acbb3b2b341aa01178d4f6ef1e0f9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:dd26a05b3a27be78f38899b2eb427eeca88c67b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 15 unused wires.
Using template $paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~369 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.25.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.25.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 145 unused cells and 16 unused wires.
Using template $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2b68638aff4419ae6fac9c2fed8551f645b95ad2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~993 debug messages>

yosys [$paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1001 debug messages>

yosys [$paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 140 unused cells and 16 unused wires.
Using template $paramod$constmap:8bfaeb57b09f956a9c5d57d29f84ad11766fde16$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~970 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 176 unused cells and 17 unused wires.
Using template $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:da737185ca40cbf0feb74cb27a91d391bebf8db7$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185clean -purge
Removed 78 unused cells and 14 unused wires.
Using template $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~900 debug messages>

yosys [$paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:a54c500c2b2f684f540d717bf3c59ea97ed1c9b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 265 unused cells and 17 unused wires.
Using template $paramod$constmap:6619b46b64cd5aec1d2094e614addf675311f102$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:5c8490e8331a024c5726606d0a3fc24a8765b0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~183 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 16 unused wires.
Using template $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5f29fdfc5753a540b16c1098073cf5ed67c91167$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1267 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1002 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 144 unused cells and 17 unused wires.
Using template $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~538 debug messages>

yosys [$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~373 debug messages>

yosys [$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~398 debug messages>

yosys [$paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 76 unused cells and 15 unused wires.
Using template $paramod$constmap:ec3a98b4cfe62da9ce38ac63058e9f816ecf7aee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:2fb3eab727d403483045df6c2569cc6abea477fb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1505 debug messages>

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 24 unused cells and 12 unused wires.
Using template $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~879 debug messages>

yosys [$paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 247 unused cells and 16 unused wires.
Using template $paramod$constmap:00bcd3453e15773a05001ca491036da011292840$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.293. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1044 debug messages>

yosys [$paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:de544d951ec58f594696b8b684bc98f0c82b36a5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:4543c56a57bc81ae7acf45e1fb80b8ea1ad95955$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:d02ace2c6c630a51eba7d64951853cfcf8d4b380$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~709 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:2a6b454826f597ce7d17360e25ded2c943187b60$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 14 unused wires.
Using template $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:087ce1c13f44c355c021246f81c7e7a01d023d17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:57d5196b626e76e2a0610d9e991caa0b10d92abe$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.319. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~481 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:f87ba8c47a0782daa9262b84e5c145f0a7cb74a5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b7b6897a69ae0b086f5a9d85a14ea711cf42cc9e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1271 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:33517469b57defbc7251e86a5becadedaff2ffd4$paramod$23078482f243c19ef712a5d7848fc4fdbb0c4678\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc93opt_muxtree

3.25.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~550 debug messages>

yosys [$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.25.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~271 debug messages>

yosys [$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc93clean -purge
Removed 87 unused cells and 14 unused wires.
Using template $paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:a367b305427b598291ebc7c822a9d0a55c0d84f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.346. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 14 unused wires.
Using template $paramod$constmap:f7c89dabd8906d410319f66518a5ac79a53c74e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.348. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:1ab676a4adcd75dd02ebafcccac44c9631f8d9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:39013f40c63f7d6e8e1a8f3e1caa7ac42d0b8ad1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.364. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:ac3e317669fcda3288d33ed07d1d32547fb43345$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~926 debug messages>

yosys [$paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 16 unused wires.
Using template $paramod$constmap:749b0c43f1592a4a5b0aa91dec277a83ffd44efd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.368. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~367 debug messages>

yosys [$paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:ed358a5d6b31169327e2bb9e1389f774ad241433$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~113 debug messages>

yosys [$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:32396e49b7882279061c955a39123922bd1203d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adclean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:5ea2046bb6e3af843307e19b28f7faf34482f62a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1048 debug messages>

yosys [$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.391. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.392. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~139 debug messages>

yosys [$paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 13 unused wires.
Using template $paramod$constmap:223ea893ea0f99ce58c9b2578396502dd99e664b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
Creating constmapped module `$paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334copt_muxtree

3.25.393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334copt_expr -mux_undef -mux_bool -fine

3.25.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~104 debug messages>

yosys [$paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334cclean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:4a001597c17517f6572dd11d8cef6145dd7567b6$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.398. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~909 debug messages>

yosys [$paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 220 unused cells and 16 unused wires.
Using template $paramod$constmap:635b2802a24e7614c403c1f97c3d10b8f76b1897$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:16cf4f41b9f5e087b846300fdbfb85917a271c13$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1030 debug messages>

yosys [$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
Creating constmapped module `$paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166bopt_muxtree

3.25.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166bopt_expr -mux_undef -mux_bool -fine

3.25.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~455 debug messages>

yosys [$paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166bclean -purge
Removed 140 unused cells and 17 unused wires.
Using template $paramod$constmap:7e3ed409f4d2339bef40a18c20ea763561e900d6$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:3c08cfc2c021413e4d40486674136d972627733c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be4a390e145b28053de83c7231eec0b216375ae6$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.417. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.418. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 82 unused cells and 16 unused wires.
Using template $paramod$constmap:8009172f31a1b6da4deed5acf14de34de421aee0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.419. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.420. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 236 unused cells and 17 unused wires.
Using template $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.421. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.422. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:7e55d4440f7dceed36029b5871fbd7b181921901$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.423. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.425. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:bcfd17019ddbd0458bb11b26d08f593df3c0fb85$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~536 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.433. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.434. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.436. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.439. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~57 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~379 debug messages>

yosys [$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~365 debug messages>

yosys [$paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:7f1fa10ceada366bfb7a0c985418dcbeb632acc6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:3c3b5fcd9290f6669b29619f2cb23435083f04d7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575opt_muxtree

3.25.450. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575opt_expr -mux_undef -mux_bool -fine

3.25.451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~447 debug messages>

yosys [$paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575clean -purge
Removed 119 unused cells and 17 unused wires.
Using template $paramod$constmap:632e37edff8f17b5de99a24396881119e25a738e$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.452. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.453. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185clean -purge
Removed 89 unused cells and 14 unused wires.
Using template $paramod$constmap:cf6938a8ae111a1a539550624fe40c510de5ecde$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.454. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.455. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 80 unused cells and 14 unused wires.
Using template $paramod$constmap:5e0b9ba367ad5708e4c4bbfd27b20bd6e07d0a76$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.456. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.457. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.458. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.459. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.460. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.461. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~788 debug messages>

yosys [$paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 239 unused cells and 18 unused wires.
Using template $paramod$constmap:6f963b67925ac5ef6c39a7094c0424f24667c8f1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.462. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.463. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 285 unused cells and 17 unused wires.
Using template $paramod$constmap:b8514b0d1d7956328b4449ad7cf180b025f0603d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.464. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.465. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:daa38ec076b104e45bb34a67ed001f8cc6889ba7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888opt_muxtree

3.25.466. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888opt_expr -mux_undef -mux_bool -fine

3.25.467. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~198 debug messages>

yosys [$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888clean -purge
Removed 48 unused cells and 14 unused wires.
Using template $paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.468. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.469. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.470. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.471. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~401 debug messages>

yosys [$paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:c610f4dd1aed2637e5fc0b8bb28992a0f9731c89$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~952 debug messages>

yosys [$paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 189 unused cells and 16 unused wires.
Using template $paramod$constmap:12e55bb91828319d46cab6bd754fe737891439a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.475. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9d87780136c591cf36a6859977bfb77d08b35ee2$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.481. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~962 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.482. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.483. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.484. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:d204842b37e2344ce47b927a60d5513e30ae8b19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.485. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.486. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.487. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.488. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:372f55557c3e404d924229d78aa738507c135a74$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.489. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.490. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 195 unused cells and 17 unused wires.
Using template $paramod$constmap:3c6e39d7bd2668bd2a698cb7ff2c18864a9a164b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.491. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.492. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~910 debug messages>

yosys [$paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 222 unused cells and 17 unused wires.
Using template $paramod$constmap:127a2cbfbc62e76a9a01b5bd4951b6356429adf5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.493. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.494. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 18 unused wires.
Using template $paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.495. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.496. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.497. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.498. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.500. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:d78ede4dde193955db7ea8ceacc236a481bb9bc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.502. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.504. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:e3ef294cd2ee2a221017d210b613830026539049$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.505. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.506. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:7f462935b037997dd69eeef30e91d587dfdcc256$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.508. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:2c5e51baa38f38d7de99aa08981ec7475f820a87$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.510. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.511. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.512. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~714 debug messages>

yosys [$paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194dclean -purge
Removed 172 unused cells and 17 unused wires.
Using template $paramod$constmap:f14fd934547c85a9616737c3b86e782eb31ec531$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.513. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.514. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f789fd6fc10e96db18357de2f1a202a438f17907$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.520. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~966 debug messages>

yosys [$paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.521. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c720869clean -purge
Removed 70 unused cells and 14 unused wires.
Using template $paramod$constmap:4fb3f5e045d768845ab5293215bd26e9020d5ece$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c1ea668784e1bbf5120341e895f45a43ef42a43c$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.527. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1005 debug messages>

yosys [$paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.528. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~983 debug messages>

yosys [$paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 161 unused cells and 16 unused wires.
Using template $paramod$constmap:96ac18cb4eab1837c1923ff174de202e46747ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.529. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.530. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~383 debug messages>

yosys [$paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 88 unused cells and 15 unused wires.
Using template $paramod$constmap:67afd3926a7703d6e8c946ee03ee7c9fada8a7ee$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.532. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:aefa215fbbfc3ad8cbdab09f61a5895b13f7865b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.533. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.534. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:d2c5fecb4b31569c606ca76d55a686313978a448$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.535. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.536. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:04cdf8a3e3b1de601904ee31725883f26067991b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.537. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.538. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0fclean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:e9859cf86a95b1ea1f685bacfdae925ad186f899$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.539. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.540. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:e588e436be7d14c746b6ea13bdf3a0dceab6c7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_muxtree

3.25.541. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_expr -mux_undef -mux_bool -fine

3.25.542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~33 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005clean -purge
Removed 6 unused cells and 11 unused wires.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.544. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:fec95d92cb3536862aae79093ea5a4caeffd3876$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~123 debug messages>

yosys [$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 39 unused cells and 13 unused wires.
Using template $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.547. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.548. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
Creating constmapped module `$paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec9opt_muxtree

3.25.551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec9opt_expr -mux_undef -mux_bool -fine

3.25.552. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~492 debug messages>

yosys [$paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec9clean -purge
Removed 142 unused cells and 17 unused wires.
Using template $paramod$constmap:45656cc733e6582f5c867e95164be993e4670259$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.553. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 16 unused wires.
Using template $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.562. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.563. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~138 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.564. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.565. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~986 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 160 unused cells and 17 unused wires.
Using template $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.566. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.567. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.568. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.569. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 12 unused wires.
Using template $paramod$constmap:9362b6cf86f6438e12e99b364a3473cdfe070ed7$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.570. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.571. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~393 debug messages>

yosys [$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 82 unused cells and 15 unused wires.
Using template $paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.572. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.573. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.574. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a62692369clean -purge
Removed 228 unused cells and 18 unused wires.
Using template $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~915 debug messages>

yosys [$paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 218 unused cells and 16 unused wires.
Using template $paramod$constmap:a3d29791bec79188064331a36a7f91a56ac8f4ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.579. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~808 debug messages>

yosys [$paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:d64dc807966dc5b99caf056182f39358f65f427b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.581. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.582. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369clean -purge
Removed 228 unused cells and 18 unused wires.
Using template $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.587. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:9db6f178bff9bc8d8d245f04108fb667b04a77e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.588. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0fclean -purge
Removed 253 unused cells and 17 unused wires.
Using template $paramod$constmap:504119cd05f7af340a6236e0d7628113aaa13078$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.590. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.591. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.592. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.593. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:acaa39ee2afdb942a237ef254c4e088aedb17a6c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 16 unused wires.
Using template $paramod$constmap:398e61dd48cdc410a14ecdbd855a9fc85171a24e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~321 debug messages>

yosys [$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c720869clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 17 unused wires.
Using template $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a7clean -purge
Removed 43 unused cells and 12 unused wires.
Using template $paramod$constmap:5213fa7728b36b7c01efb201dbc94ac48c5afcdb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 222 unused cells and 18 unused wires.
Using template $paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.25.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.25.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.607. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:7f1688b3ec4d2caa577deae990ff664f97a9a9bd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.608. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:c2e0b5897e5e33e13ffdc40333f6e034e16d005d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.610. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.611. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 260 unused cells and 17 unused wires.
Using template $paramod$constmap:4241b84c3b05430b79fefe0e33809196e9da05d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.612. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.613. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 97 unused cells and 16 unused wires.
Using template $paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.614. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.615. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.616. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~903 debug messages>

yosys [$paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0fclean -purge
Removed 208 unused cells and 17 unused wires.
Using template $paramod$constmap:58f1bc03d6da8cc9d4dada65ae77586830b17731$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.618. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.619. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 18 unused wires.
Using template $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.621. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.622. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.623. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:37803abf573ece144f434b636a165baf96a07ce2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:c3ed6bba03d009444db344d18aac9bfa0912e81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~889 debug messages>

yosys [$paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 17 unused wires.
Using template $paramod$constmap:54dafa1f47df010d4d616c003c6f2c090713ab3c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adclean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:562bec92432ee57d599ca3e381fc7ffb6ffdd0ac$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 14 unused wires.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:ff04de04d5ab634e24d33c6b766ffa7a3912a1e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~772 debug messages>

yosys [$paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a62692369clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:207f6540eaae5e03536d9122a0094aaaafbdd60d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.642. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.643. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:de2c99afd751d2b2d538d05895be3d6550c0a94d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.644. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.645. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:931586ce03d166ba9687a6cb50c43a94eaa81fcf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.646. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.647. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 18 unused wires.
Using template $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.648. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.649. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~134 debug messages>

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.650. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.651. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 281 unused cells and 18 unused wires.
Using template $paramod$constmap:2e7f439177c5eb7569a4edaf80f7390f98006a79$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.652. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.653. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.654. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.655. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:e57be6bea944cf2cb2cff3aaced398de65ce20ef$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.656. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.657. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.658. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.659. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0fclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:7d73432df40a4d40da2e62ce39130405362f9167$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.660. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.661. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:cf11cb46945b50bc66adc325db3d8e837937f0b2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.662. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.663. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.664. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.665. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~149 debug messages>

yosys [$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a7clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.666. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.667. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adclean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:fba1eb20c161e577bb1fa626abded88def5129a3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.668. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.669. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:95b25eec96a844b18b7ead87a19dd16a1d8cf62a$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.675. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~951 debug messages>

yosys [$paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.676. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:068711e212cd3bf53f19fe043c4cbf2e3155be1e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.677. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.678. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:22780af1badc8162c23c4e1c8461d2ef3b626b14$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.679. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.680. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 31 unused cells and 13 unused wires.
Using template $paramod$constmap:60efb0ff1e74a1c7aab9164f47eefa8f8ee93851$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.25.681. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.25.682. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~701 debug messages>

yosys [$paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 152 unused cells and 17 unused wires.
Using template $paramod$constmap:752926ec0f9d6ef6d190aca942565308bdd08c2b$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.683. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.684. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:6d0f95e75215616bf730e2f9bca72d2cd3ded7a6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.685. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.686. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~914 debug messages>

yosys [$paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 221 unused cells and 16 unused wires.
Using template $paramod$constmap:8c810bebb77c84ca5340b023203f6136855448ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.25.687. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.25.688. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.689. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.690. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:81440a0a9216181fe12cd8715ef9a0a5512549fc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.691. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.692. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:13ac5214e0be43b226f62d8da71480651abd2d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.693. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.694. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~415 debug messages>

yosys [$paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 60 unused cells and 15 unused wires.
Using template $paramod$constmap:89100174570c67a52424f7bc7f51a348046825b3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.695. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.696. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.697. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.698. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 304 unused cells and 17 unused wires.
Using template $paramod$constmap:b315de1dbd4a2771551874afa6f42d5d63dbc16a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.699. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.700. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.701. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.702. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.704. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 200 unused cells and 17 unused wires.
Using template $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.706. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:a21ca71109a5c7c079e7e97b4c787ca6f90bf373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.707. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.708. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.709. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.710. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.711. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.712. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:2600afe10f56f1060e1f1fb3355f3c052b508330$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.713. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.714. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0fclean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:4874702eaf96ca796444f2be0bb5ebc59d887dbe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.715. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.716. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:ed1be3038044e438e6ca917135f9e9d0045924e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.717. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.718. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a62692369clean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:6f35a7f88587d43ace0068402b709ce1fc29a7be$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.719. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.720. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:6e2e1f389cb227710ba08eb821c71ffd15714a3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.721. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.722. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~710 debug messages>

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 216 unused cells and 18 unused wires.
Using template $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.723. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.724. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:81884c57fdbf3ea23702925a409a53490eb71c07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.725. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.726. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a62692369clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:5cbb2a8f5f4029408251298d770d70b3c2ce6cbc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.25.727. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.25.728. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~681 debug messages>

yosys [$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.729. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.730. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 17 unused wires.
Using template $paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.731. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.732. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~926 debug messages>

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 211 unused cells and 16 unused wires.
Using template $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.733. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.734. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:84c2f76ab178d67e54b90134adfcc19bae636527$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.735. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.736. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:fd1a58e89cc716183be1e75fdb3b270f0cb33b31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.737. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.738. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~375 debug messages>

yosys [$paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:373799ef0c53e50ce7db22f198aa820e4b92bcf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.739. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.740. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:43033c8c5fd9b63f9ee15e0c32dcd01eceda60bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848opt_muxtree

3.25.741. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.25.742. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848clean -purge
Removed 220 unused cells and 16 unused wires.
Using template $paramod$constmap:2c3577e41469397a262e7cef1ec80368d3fc9778$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.743. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.744. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:dae22722b691ffc0cf5ccc76506adc6aefeda1fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.745. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.746. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.747. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.748. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.749. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.750. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0fclean -purge
Removed 286 unused cells and 16 unused wires.
Using template $paramod$constmap:6982d034c7ac30cf05e97a831527fa45629f63fd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.751. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.752. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adclean -purge
Removed 225 unused cells and 16 unused wires.
Using template $paramod$constmap:58c58de37f35f02418629befbbf61f3ba47d4986$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.753. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.754. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:1bb5fb3482ba7f435137a94d5da75e322bf820aa$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.755. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.756. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~366 debug messages>

yosys [$paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 87 unused cells and 14 unused wires.
Using template $paramod$constmap:108c740f95e0ada05f768f1b72af980e4fb7964d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.757. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.758. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.759. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.760. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~793 debug messages>

yosys [$paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:7661414ff1a6b202c67246fd6091525c0a378698$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.761. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.762. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 206 unused cells and 16 unused wires.
Using template $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.763. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.764. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:cd05ee377b46463485d42a4669fabec2a3f95086$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.765. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.766. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:fa1d676e5ff51c57940caf5ddfca2c9f6b0af5b4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.767. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.768. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:875b4ad25618eecbea0809fbb4a7ce99332c846b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.769. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.770. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 18 unused wires.
Using template $paramod$constmap:6ba4f70d56d1b722901e955d1888043b0c793223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.771. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.772. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~408 debug messages>

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185clean -purge
Removed 52 unused cells and 15 unused wires.
Using template $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.773. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.774. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.25.775. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.25.776. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~681 debug messages>

yosys [$paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 171 unused cells and 18 unused wires.
Using template $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.777. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.778. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:fca7b73d595fd48868613fd6af3a3d234e990df4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.779. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.780. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:cd451955079fb764fe6019d6efec93b379ea16ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.781. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.782. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:be4e8dd3cc7b1ca546acb4379428f3b837e91f7c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.783. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.784. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:025645d245ae82cdde25ca42714636746397f2d1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.785. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.786. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0fclean -purge
Removed 195 unused cells and 17 unused wires.
Using template $paramod$constmap:309807a5a0dbc95666c856d1730feae7728168ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.787. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.788. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.789. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.790. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:d0e128df0109e68478a08272be338d07d2c7c80e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.791. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.792. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:7444526bbe31dc04cc721dff805b00ff86130677$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.793. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.794. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~160 debug messages>

yosys [$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a7clean -purge
Removed 28 unused cells and 13 unused wires.
Using template $paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.795. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.796. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:736d414243697456b672b4b723d29770055efe2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.797. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.798. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~899 debug messages>

yosys [$paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 242 unused cells and 18 unused wires.
Using template $paramod$constmap:c7a571309276d4714b69b372077f8350e2081f40$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.799. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.800. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.801. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.802. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:62f53040c08feab79fa4b140d498d37538c36efb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~1 debug messages>

yosys> stat

3.26. Printing statistics.

=== seq ===

   Number of wires:               5863
   Number of wire bits:         1337952
   Number of public wires:         644
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7856
     $_MUX_                       6022
     $_NOT_                       1741
     $_OR_                          93


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
<suppressed ~13374 debug messages>
Removed a total of 4458 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 3382 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.
<suppressed ~547 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 217 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.27.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.
<suppressed ~841 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_343$seq.v:818$1118.$auto$simplemap.cc:278:simplemap_mux$7370 in front of them:
        $techmap$verific$shift_right_343$seq.v:818$1118.$auto$simplemap.cc:278:simplemap_mux$7594
        $techmap$verific$shift_right_343$seq.v:818$1118.$auto$simplemap.cc:278:simplemap_mux$7562

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_485$seq.v:889$1331.$auto$simplemap.cc:278:simplemap_mux$4248 in front of them:
        $techmap$verific$shift_right_485$seq.v:889$1331.$auto$simplemap.cc:278:simplemap_mux$4352
        $techmap$verific$shift_right_485$seq.v:889$1331.$auto$simplemap.cc:278:simplemap_mux$4344

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_555$seq.v:924$1436.$auto$simplemap.cc:278:simplemap_mux$7370 in front of them:
        $techmap$verific$shift_right_555$seq.v:924$1436.$auto$simplemap.cc:278:simplemap_mux$7594
        $techmap$verific$shift_right_555$seq.v:924$1436.$auto$simplemap.cc:278:simplemap_mux$7562

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_593$seq.v:943$1493.$auto$simplemap.cc:278:simplemap_mux$7594 in front of them:
        $techmap$verific$shift_right_593$seq.v:943$1493.$auto$simplemap.cc:278:simplemap_mux$7802
        $techmap$verific$shift_right_593$seq.v:943$1493.$auto$simplemap.cc:278:simplemap_mux$7786

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_597$seq.v:945$1499.$auto$simplemap.cc:278:simplemap_mux$4248 in front of them:
        $techmap$verific$shift_right_597$seq.v:945$1499.$auto$simplemap.cc:278:simplemap_mux$4352
        $techmap$verific$shift_right_597$seq.v:945$1499.$auto$simplemap.cc:278:simplemap_mux$4344

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_775$seq.v:1034$1766.$auto$simplemap.cc:278:simplemap_mux$10077 in front of them:
        $techmap$verific$shift_right_775$seq.v:1034$1766.$auto$simplemap.cc:278:simplemap_mux$10133
        $techmap$verific$shift_right_775$seq.v:1034$1766.$auto$simplemap.cc:278:simplemap_mux$10125

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_845$seq.v:1069$1871.$auto$simplemap.cc:278:simplemap_mux$7802 in front of them:
        $techmap$verific$shift_right_845$seq.v:1069$1871.$auto$simplemap.cc:278:simplemap_mux$8002
        $techmap$verific$shift_right_845$seq.v:1069$1871.$auto$simplemap.cc:278:simplemap_mux$7994

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_913$seq.v:1103$1973.$auto$simplemap.cc:278:simplemap_mux$7370 in front of them:
        $techmap$verific$shift_right_913$seq.v:1103$1973.$auto$simplemap.cc:278:simplemap_mux$7594
        $techmap$verific$shift_right_913$seq.v:1103$1973.$auto$simplemap.cc:278:simplemap_mux$7562


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.
<suppressed ~8 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30180 in front of them:
        $techmap$verific$shift_right_343$seq.v:818$1118.$auto$simplemap.cc:278:simplemap_mux$7786
        $techmap$verific$shift_right_343$seq.v:818$1118.$auto$simplemap.cc:278:simplemap_mux$7754

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30186 in front of them:
        $techmap$verific$shift_right_555$seq.v:924$1436.$auto$simplemap.cc:278:simplemap_mux$7786
        $techmap$verific$shift_right_555$seq.v:924$1436.$auto$simplemap.cc:278:simplemap_mux$7754


yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.
<suppressed ~2 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  2825 cells in clk={ }, en={ }, arst={ }, srst={ }

3.31.2. Extracting gate netlist of module `\seq' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2817 gates and 2868 wires to a netlist network with 49 inputs and 54 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       19
ABC RESULTS:               NOR cells:       69
ABC RESULTS:               MUX cells:       41
ABC RESULTS:                OR cells:      149
ABC RESULTS:             ORNOT cells:       93
ABC RESULTS:               AND cells:      653
ABC RESULTS:            ANDNOT cells:      177
ABC RESULTS:              NAND cells:      603
ABC RESULTS:        internal signals:     2765
ABC RESULTS:           input signals:       49
ABC RESULTS:          output signals:       54
Removing temp directory.

yosys> abc -script /tmp/yosys_OWQCSa/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\seq' to `<abc-temp-dir>/input.blif'..
Extracted 1804 gates and 1853 wires to a netlist network with 49 inputs and 54 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_OWQCSa/abc_tmp_1.scr 
ABC:   #Luts =   601  Max Lvl =  10  Avg Lvl =   5.19  [   0.42 sec. at Pass 0]
ABC:   #Luts =   499  Max Lvl =  10  Avg Lvl =   5.13  [  10.31 sec. at Pass 1]
ABC:   #Luts =   487  Max Lvl =  11  Avg Lvl =   5.15  [   2.03 sec. at Pass 2]
ABC:   #Luts =   468  Max Lvl =  10  Avg Lvl =   5.09  [   6.17 sec. at Pass 3]
ABC:   #Luts =   464  Max Lvl =  10  Avg Lvl =   4.83  [   2.23 sec. at Pass 4]
ABC:   #Luts =   447  Max Lvl =  10  Avg Lvl =   4.91  [   7.44 sec. at Pass 5]
ABC:   #Luts =   447  Max Lvl =  10  Avg Lvl =   4.91  [   3.25 sec. at Pass 6]
ABC:   #Luts =   444  Max Lvl =  12  Avg Lvl =   5.06  [   7.96 sec. at Pass 7]
ABC:   #Luts =   437  Max Lvl =  10  Avg Lvl =   5.26  [   3.15 sec. at Pass 8]
ABC:   #Luts =   430  Max Lvl =   9  Avg Lvl =   4.93  [   9.71 sec. at Pass 9]
ABC:   #Luts =   428  Max Lvl =   9  Avg Lvl =   5.00  [   2.08 sec. at Pass 10]
ABC:   #Luts =   423  Max Lvl =  10  Avg Lvl =   4.80  [   8.19 sec. at Pass 11]
ABC:   #Luts =   418  Max Lvl =  10  Avg Lvl =   5.13  [   2.77 sec. at Pass 12]
ABC:   #Luts =   411  Max Lvl =   9  Avg Lvl =   4.85  [   9.85 sec. at Pass 13]
ABC:   #Luts =   411  Max Lvl =   9  Avg Lvl =   4.85  [   3.03 sec. at Pass 14]
ABC:   #Luts =   404  Max Lvl =   9  Avg Lvl =   4.63  [   9.07 sec. at Pass 15]
ABC:   #Luts =   404  Max Lvl =   9  Avg Lvl =   4.63  [   3.42 sec. at Pass 16]
ABC:   #Luts =   395  Max Lvl =   9  Avg Lvl =   4.65  [   7.16 sec. at Pass 17]
ABC:   #Luts =   395  Max Lvl =   9  Avg Lvl =   4.65  [   2.99 sec. at Pass 18]
ABC:   #Luts =   394  Max Lvl =   8  Avg Lvl =   4.44  [   9.83 sec. at Pass 19]
ABC:   #Luts =   391  Max Lvl =  11  Avg Lvl =   5.04  [   2.23 sec. at Pass 20]
ABC:   #Luts =   390  Max Lvl =   9  Avg Lvl =   4.74  [   6.61 sec. at Pass 21]
ABC:   #Luts =   385  Max Lvl =  10  Avg Lvl =   4.94  [   2.70 sec. at Pass 22]
ABC:   #Luts =   384  Max Lvl =  10  Avg Lvl =   4.85  [   9.28 sec. at Pass 23]
ABC:   #Luts =   384  Max Lvl =  10  Avg Lvl =   4.85  [   2.07 sec. at Pass 24]
ABC:   #Luts =   384  Max Lvl =  10  Avg Lvl =   4.85  [   8.14 sec. at Pass 25]
ABC:   #Luts =   384  Max Lvl =  10  Avg Lvl =   4.85  [   2.08 sec. at Pass 26]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      384
ABC RESULTS:        internal signals:     1750
ABC RESULTS:           input signals:       49
ABC RESULTS:          output signals:       54
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 4114 unused wires.
<suppressed ~566 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== seq ===

   Number of wires:                433
   Number of wire bits:            433
   Number of public wires:          79
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                392
     $lut                          384
     $mux                            8


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== seq ===

   Number of wires:                433
   Number of wire bits:            433
   Number of public wires:          79
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                392
     $lut                          384
     $mux                            8


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~528 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.
<suppressed ~11865 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
<suppressed ~2661 debug messages>
Removed a total of 887 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 707 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.
<suppressed ~146 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_OWQCSa/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\seq' to `<abc-temp-dir>/input.blif'..
Extracted 1951 gates and 1994 wires to a netlist network with 41 inputs and 35 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_OWQCSa/abc_tmp_2.scr 
ABC:   #Luts =   387  Max Lvl =   9  Avg Lvl =   6.77  [   0.40 sec. at Pass 0]
ABC:   #Luts =   387  Max Lvl =   7  Avg Lvl =   5.43  [  13.26 sec. at Pass 1]
ABC:   #Luts =   387  Max Lvl =   7  Avg Lvl =   5.43  [   2.18 sec. at Pass 2]
ABC:   #Luts =   380  Max Lvl =   9  Avg Lvl =   6.37  [   9.06 sec. at Pass 3]
ABC:   #Luts =   376  Max Lvl =   9  Avg Lvl =   6.43  [   3.19 sec. at Pass 4]
ABC:   #Luts =   371  Max Lvl =   9  Avg Lvl =   6.63  [  10.71 sec. at Pass 5]
ABC:   #Luts =   371  Max Lvl =   9  Avg Lvl =   6.63  [   2.20 sec. at Pass 6]
ABC:   #Luts =   367  Max Lvl =   8  Avg Lvl =   6.37  [   7.37 sec. at Pass 7]
ABC:   #Luts =   366  Max Lvl =   9  Avg Lvl =   6.23  [   2.12 sec. at Pass 8]
ABC:   #Luts =   364  Max Lvl =   8  Avg Lvl =   6.14  [  10.86 sec. at Pass 9]
ABC:   #Luts =   360  Max Lvl =   9  Avg Lvl =   6.31  [   3.15 sec. at Pass 10]
ABC:   #Luts =   360  Max Lvl =   9  Avg Lvl =   6.31  [  13.93 sec. at Pass 11]
ABC:   #Luts =   360  Max Lvl =   9  Avg Lvl =   6.31  [   3.22 sec. at Pass 12]
ABC:   #Luts =   358  Max Lvl =  10  Avg Lvl =   6.51  [  14.96 sec. at Pass 13]
ABC:   #Luts =   358  Max Lvl =  10  Avg Lvl =   6.51  [   3.29 sec. at Pass 14]
ABC:   #Luts =   356  Max Lvl =   9  Avg Lvl =   6.11  [  15.04 sec. at Pass 15]
ABC:   #Luts =   353  Max Lvl =   9  Avg Lvl =   6.40  [   3.76 sec. at Pass 16]
ABC:   #Luts =   348  Max Lvl =  10  Avg Lvl =   6.20  [  13.58 sec. at Pass 17]
ABC:   #Luts =   348  Max Lvl =  10  Avg Lvl =   6.20  [   3.19 sec. at Pass 18]
ABC:   #Luts =   348  Max Lvl =  10  Avg Lvl =   6.20  [  15.89 sec. at Pass 19]
ABC:   #Luts =   347  Max Lvl =   9  Avg Lvl =   6.43  [   3.80 sec. at Pass 20]
ABC:   #Luts =   345  Max Lvl =  10  Avg Lvl =   6.34  [  12.60 sec. at Pass 21]
ABC:   #Luts =   345  Max Lvl =  10  Avg Lvl =   6.34  [   2.57 sec. at Pass 22]
ABC:   #Luts =   343  Max Lvl =   9  Avg Lvl =   6.17  [  14.13 sec. at Pass 23]
ABC:   #Luts =   343  Max Lvl =   9  Avg Lvl =   6.17  [   3.21 sec. at Pass 24]
ABC:   #Luts =   342  Max Lvl =   9  Avg Lvl =   6.14  [  14.38 sec. at Pass 25]
ABC:   #Luts =   341  Max Lvl =   9  Avg Lvl =   6.17  [   2.91 sec. at Pass 26]
ABC:   #Luts =   336  Max Lvl =  10  Avg Lvl =   6.43  [  12.04 sec. at Pass 27]
ABC:   #Luts =   336  Max Lvl =  10  Avg Lvl =   6.43  [   3.11 sec. at Pass 28]
ABC:   #Luts =   336  Max Lvl =   9  Avg Lvl =   6.14  [   8.90 sec. at Pass 29]
ABC:   #Luts =   336  Max Lvl =   9  Avg Lvl =   6.14  [   1.89 sec. at Pass 30]
ABC:   #Luts =   334  Max Lvl =   9  Avg Lvl =   6.11  [   8.50 sec. at Pass 31]
ABC:   #Luts =   332  Max Lvl =   9  Avg Lvl =   6.34  [   1.61 sec. at Pass 32]
ABC:   #Luts =   329  Max Lvl =   9  Avg Lvl =   6.26  [   9.03 sec. at Pass 33]
ABC:   #Luts =   329  Max Lvl =   9  Avg Lvl =   6.26  [   2.66 sec. at Pass 34]
ABC:   #Luts =   328  Max Lvl =  10  Avg Lvl =   6.06  [  10.33 sec. at Pass 35]
ABC:   #Luts =   327  Max Lvl =  10  Avg Lvl =   6.60  [   1.99 sec. at Pass 36]
ABC:   #Luts =   323  Max Lvl =  10  Avg Lvl =   6.57  [  10.26 sec. at Pass 37]
ABC:   #Luts =   323  Max Lvl =  10  Avg Lvl =   6.57  [   2.75 sec. at Pass 38]
ABC:   #Luts =   323  Max Lvl =  10  Avg Lvl =   6.57  [   9.04 sec. at Pass 39]
ABC:   #Luts =   320  Max Lvl =  10  Avg Lvl =   6.74  [   2.48 sec. at Pass 40]
ABC:   #Luts =   320  Max Lvl =  10  Avg Lvl =   6.74  [   8.38 sec. at Pass 41]
ABC:   #Luts =   319  Max Lvl =  10  Avg Lvl =   6.83  [   2.38 sec. at Pass 42]
ABC:   #Luts =   315  Max Lvl =  10  Avg Lvl =   6.66  [   9.15 sec. at Pass 43]
ABC:   #Luts =   315  Max Lvl =  10  Avg Lvl =   6.66  [   2.01 sec. at Pass 44]
ABC:   #Luts =   315  Max Lvl =  10  Avg Lvl =   6.66  [  10.29 sec. at Pass 45]
ABC:   #Luts =   315  Max Lvl =  10  Avg Lvl =   6.66  [   2.38 sec. at Pass 46]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      315
ABC RESULTS:        internal signals:     1918
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       35
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..
Removed 0 unused cells and 1539 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \seq.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \seq

3.48.2. Analyzing design hierarchy..
Top module:  \seq
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== seq ===

   Number of wires:                356
   Number of wire bits:            356
   Number of public wires:          76
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                315
     $lut                          315


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq..

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\seq'.

Warnings: 603 unique messages, 603 total
End of script. Logfile hash: 88a825b6db, CPU: user 96.00s system 1.58s, MEM: 351.21 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 96% 3x abc (2570 sec), 2% 370x clean (58 sec), ...
real 674.59
user 2500.66
sys 167.04
