INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipcore
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_ext3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ext3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_addext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_addext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_18
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/1552229-cpu31/1552229-cpu31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
