Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (lin64) Build 5094488 Fri Jun 14 08:57:50 MDT 2024
| Date         : Tue Sep  3 09:31:40 2024
| Host         : cathedral running 64-bit Fedora Linux 40 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multi_barrel_shifter_mux_timing_summary_routed.rpt -pb multi_barrel_shifter_mux_timing_summary_routed.pb -rpx multi_barrel_shifter_mux_timing_summary_routed.rpx -warn_on_violation
| Design       : multi_barrel_shifter_mux
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_string[6]
                            (input port)
  Destination:            output_string[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.319ns  (logic 5.267ns (39.548%)  route 8.051ns (60.452%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input_string[6] (IN)
                         net (fo=0)                   0.000     0.000    input_string[6]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input_string_IBUF[6]_inst/O
                         net (fo=8, routed)           4.706     6.173    input_string_IBUF[6]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  output_string_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.685     6.982    output_string_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.106 r  output_string_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.660     9.766    output_string_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.319 r  output_string_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.319    output_string[2]
    J13                                                               r  output_string[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[6]
                            (input port)
  Destination:            output_string[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.252ns  (logic 5.265ns (39.731%)  route 7.987ns (60.269%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input_string[6] (IN)
                         net (fo=0)                   0.000     0.000    input_string[6]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input_string_IBUF[6]_inst/O
                         net (fo=8, routed)           5.235     6.702    input_string_IBUF[6]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  output_string_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.667     7.493    output_string_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.617 r  output_string_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.085     9.701    output_string_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.252 r  output_string_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.252    output_string[3]
    N14                                                               r  output_string[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[3]
                            (input port)
  Destination:            output_string[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.225ns  (logic 4.735ns (35.807%)  route 8.489ns (64.193%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input_string[3] (IN)
                         net (fo=0)                   0.000     0.000    input_string[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  input_string_IBUF[3]_inst/O
                         net (fo=8, routed)           5.020     5.987    input_string_IBUF[3]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.124     6.111 r  output_string_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.685     6.796    output_string_OBUF[4]_inst_i_5_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.920 r  output_string_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.785     9.704    output_string_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.225 r  output_string_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.225    output_string[0]
    H17                                                               r  output_string[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[6]
                            (input port)
  Destination:            output_string[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.092ns  (logic 5.270ns (40.252%)  route 7.822ns (59.748%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input_string[6] (IN)
                         net (fo=0)                   0.000     0.000    input_string[6]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input_string_IBUF[6]_inst/O
                         net (fo=8, routed)           5.235     6.702    input_string_IBUF[6]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  output_string_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.670     7.495    output_string_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  output_string_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.917     9.537    output_string_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    13.092 r  output_string_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.092    output_string[7]
    U16                                                               r  output_string[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[6]
                            (input port)
  Destination:            output_string[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.734ns  (logic 5.250ns (41.227%)  route 7.484ns (58.773%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input_string[6] (IN)
                         net (fo=0)                   0.000     0.000    input_string[6]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input_string_IBUF[6]_inst/O
                         net (fo=8, routed)           4.529     5.996    input_string_IBUF[6]
    SLICE_X1Y74          LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  output_string_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.667     6.787    output_string_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  output_string_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.288     9.199    output_string_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.734 r  output_string_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.734    output_string[1]
    K15                                                               r  output_string[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[6]
                            (input port)
  Destination:            output_string[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.600ns  (logic 5.270ns (41.823%)  route 7.330ns (58.177%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input_string[6] (IN)
                         net (fo=0)                   0.000     0.000    input_string[6]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input_string_IBUF[6]_inst/O
                         net (fo=8, routed)           4.706     6.173    input_string_IBUF[6]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.297 r  output_string_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.678     6.975    output_string_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     7.099 r  output_string_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.946     9.045    output_string_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.600 r  output_string_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.600    output_string[6]
    U17                                                               r  output_string[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[3]
                            (input port)
  Destination:            output_string[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.523ns  (logic 4.767ns (38.062%)  route 7.757ns (61.938%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input_string[3] (IN)
                         net (fo=0)                   0.000     0.000    input_string[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  input_string_IBUF[3]_inst/O
                         net (fo=8, routed)           5.020     5.987    input_string_IBUF[3]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.124     6.111 r  output_string_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.678     6.789    output_string_OBUF[4]_inst_i_5_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  output_string_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.059     8.972    output_string_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.523 r  output_string_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.523    output_string[4]
    R18                                                               r  output_string[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_string[6]
                            (input port)
  Destination:            output_string[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.384ns  (logic 5.266ns (42.527%)  route 7.117ns (57.473%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input_string[6] (IN)
                         net (fo=0)                   0.000     0.000    input_string[6]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input_string_IBUF[6]_inst/O
                         net (fo=8, routed)           4.529     5.996    input_string_IBUF[6]
    SLICE_X1Y74          LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  output_string_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.670     6.790    output_string_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     6.914 r  output_string_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.918     8.832    output_string_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.384 r  output_string_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.384    output_string[5]
    V17                                                               r  output_string[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.561ns (64.489%)  route 0.860ns (35.511%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.387     0.648    shift_IBUF[2]
    SLICE_X0Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.693 r  output_string_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.472     1.165    output_string_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.420 r  output_string_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.420    output_string[6]
    U17                                                               r  output_string[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.558ns (63.094%)  route 0.911ns (36.906%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.468     0.728    shift_IBUF[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.773 r  output_string_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.216    output_string_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.469 r  output_string_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.469    output_string[5]
    V17                                                               r  output_string[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.561ns (62.679%)  route 0.930ns (37.321%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.486     0.747    shift_IBUF[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045     0.792 r  output_string_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.235    output_string_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.491 r  output_string_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.491    output_string[7]
    U16                                                               r  output_string[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.558ns (60.168%)  route 1.031ns (39.832%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.534     0.794    shift_IBUF[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     0.839 r  output_string_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.497     1.336    output_string_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.589 r  output_string_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.589    output_string[4]
    R18                                                               r  output_string[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.541ns (58.861%)  route 1.077ns (41.139%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.480     0.741    shift_IBUF[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.786 r  output_string_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.383    output_string_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.619 r  output_string_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.619    output_string[1]
    K15                                                               r  output_string[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.556ns (59.187%)  route 1.073ns (40.813%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.546     0.806    shift_IBUF[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045     0.851 r  output_string_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.528     1.379    output_string_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.630 r  output_string_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.630    output_string[3]
    N14                                                               r  output_string[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.559ns (58.107%)  route 1.124ns (41.893%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.386     0.647    shift_IBUF[2]
    SLICE_X0Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.692 r  output_string_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.737     1.429    output_string_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.682 r  output_string_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.682    output_string[2]
    J13                                                               r  output_string[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[2]
                            (input port)
  Destination:            output_string[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.527ns (54.049%)  route 1.298ns (45.951%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  shift[2] (IN)
                         net (fo=0)                   0.000     0.000    shift[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  shift_IBUF[2]_inst/O
                         net (fo=8, routed)           0.530     0.791    shift_IBUF[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     0.836 r  output_string_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.768     1.603    output_string_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.825 r  output_string_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.825    output_string[0]
    H17                                                               r  output_string[0] (OUT)
  -------------------------------------------------------------------    -------------------





