{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 04:20:39 2013 " "Info: Processing started: Tue Mar 05 04:20:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw4 -c hw4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4 -c hw4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:state_machine\|operation_DIV " "Warning: Node \"FSM:state_machine\|operation_DIV\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:state_machine\|operation_MULT " "Warning: Node \"FSM:state_machine\|operation_MULT\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_resultRDYb " "Warning: Node \"data_resultRDYb\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[30\] " "Warning: Node \"product_in\[30\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[0\] " "Warning: Node \"product_in\[0\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[13\] " "Warning: Node \"adder_out\[13\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[15\] " "Warning: Node \"adder_out\[15\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_add_sub " "Warning: Node \"ctrl_add_sub\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[29\] " "Warning: Node \"product_in\[29\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[26\] " "Warning: Node \"product_in\[26\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[17\] " "Warning: Node \"product_in\[17\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[19\] " "Warning: Node \"product_in\[19\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[20\] " "Warning: Node \"product_in\[20\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[18\] " "Warning: Node \"product_in\[18\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[24\] " "Warning: Node \"product_in\[24\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[25\] " "Warning: Node \"product_in\[25\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[22\] " "Warning: Node \"product_in\[22\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[23\] " "Warning: Node \"product_in\[23\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[21\] " "Warning: Node \"product_in\[21\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[27\] " "Warning: Node \"product_in\[27\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[28\] " "Warning: Node \"product_in\[28\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[16\] " "Warning: Node \"product_in\[16\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 114 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[1\] " "Warning: Node \"product_in\[1\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[14\] " "Warning: Node \"adder_out\[14\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[12\] " "Warning: Node \"adder_out\[12\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[31\] " "Warning: Node \"product_in\[31\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[9\] " "Warning: Node \"adder_out\[9\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[11\] " "Warning: Node \"adder_out\[11\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[2\] " "Warning: Node \"adder_out\[2\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[0\] " "Warning: Node \"adder_out\[0\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[4\] " "Warning: Node \"adder_out\[4\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[3\] " "Warning: Node \"adder_out\[3\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[5\] " "Warning: Node \"adder_out\[5\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[1\] " "Warning: Node \"adder_out\[1\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[7\] " "Warning: Node \"adder_out\[7\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[8\] " "Warning: Node \"adder_out\[8\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[10\] " "Warning: Node \"adder_out\[10\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adder_out\[6\] " "Warning: Node \"adder_out\[6\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[15\] " "Warning: Node \"product_in\[15\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[2\] " "Warning: Node \"product_in\[2\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[14\] " "Warning: Node \"product_in\[14\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[3\] " "Warning: Node \"product_in\[3\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[13\] " "Warning: Node \"product_in\[13\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[4\] " "Warning: Node \"product_in\[4\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[12\] " "Warning: Node \"product_in\[12\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[5\] " "Warning: Node \"product_in\[5\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[11\] " "Warning: Node \"product_in\[11\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[6\] " "Warning: Node \"product_in\[6\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[10\] " "Warning: Node \"product_in\[10\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[7\] " "Warning: Node \"product_in\[7\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[9\] " "Warning: Node \"product_in\[9\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "product_in\[8\] " "Warning: Node \"product_in\[8\]\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[0\]\$latch " "Warning: Node \"data_result\[0\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[1\]\$latch " "Warning: Node \"data_result\[1\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[2\]\$latch " "Warning: Node \"data_result\[2\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[3\]\$latch " "Warning: Node \"data_result\[3\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[4\]\$latch " "Warning: Node \"data_result\[4\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[5\]\$latch " "Warning: Node \"data_result\[5\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[6\]\$latch " "Warning: Node \"data_result\[6\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[7\]\$latch " "Warning: Node \"data_result\[7\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[8\]\$latch " "Warning: Node \"data_result\[8\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[9\]\$latch " "Warning: Node \"data_result\[9\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[10\]\$latch " "Warning: Node \"data_result\[10\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[11\]\$latch " "Warning: Node \"data_result\[11\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[12\]\$latch " "Warning: Node \"data_result\[12\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[13\]\$latch " "Warning: Node \"data_result\[13\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[14\]\$latch " "Warning: Node \"data_result\[14\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[15\]\$latch " "Warning: Node \"data_result\[15\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[16\]\$latch " "Warning: Node \"data_result\[16\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[17\]\$latch " "Warning: Node \"data_result\[17\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[18\]\$latch " "Warning: Node \"data_result\[18\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[19\]\$latch " "Warning: Node \"data_result\[19\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[20\]\$latch " "Warning: Node \"data_result\[20\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[21\]\$latch " "Warning: Node \"data_result\[21\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[22\]\$latch " "Warning: Node \"data_result\[22\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[23\]\$latch " "Warning: Node \"data_result\[23\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[24\]\$latch " "Warning: Node \"data_result\[24\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[25\]\$latch " "Warning: Node \"data_result\[25\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[26\]\$latch " "Warning: Node \"data_result\[26\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[27\]\$latch " "Warning: Node \"data_result\[27\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[28\]\$latch " "Warning: Node \"data_result\[28\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[29\]\$latch " "Warning: Node \"data_result\[29\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_result\[30\]\$latch " "Warning: Node \"data_result\[30\]\$latch\" is a latch" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "data_resultRDYb " "Info: Detected ripple clock \"data_resultRDYb\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_resultRDYb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM:state_machine\|operation_MULT " "Info: Detected ripple clock \"FSM:state_machine\|operation_MULT\" as buffer" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM:state_machine\|operation_MULT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM:state_machine\|operation_DIV " "Info: Detected ripple clock \"FSM:state_machine\|operation_DIV\" as buffer" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM:state_machine\|operation_DIV" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_result\[15\]~1 " "Info: Detected gated clock \"data_result\[15\]~1\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_result\[15\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "product_in\[0\]~2 " "Info: Detected gated clock \"product_in\[0\]~2\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "product_in\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_result\[31\]~20 " "Info: Detected gated clock \"data_result\[31\]~20\" as buffer" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 144 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_result\[31\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[7\] " "Info: Detected ripple clock \"counter:count16\|cnt\[7\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[10\] " "Info: Detected ripple clock \"counter:count16\|cnt\[10\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[5\] " "Info: Detected ripple clock \"counter:count16\|cnt\[5\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[6\] " "Info: Detected ripple clock \"counter:count16\|cnt\[6\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[8\] " "Info: Detected ripple clock \"counter:count16\|cnt\[8\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[9\] " "Info: Detected ripple clock \"counter:count16\|cnt\[9\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[13\] " "Info: Detected ripple clock \"counter:count16\|cnt\[13\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[14\] " "Info: Detected ripple clock \"counter:count16\|cnt\[14\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[11\] " "Info: Detected ripple clock \"counter:count16\|cnt\[11\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[16\] " "Info: Detected ripple clock \"counter:count16\|cnt\[16\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[12\] " "Info: Detected ripple clock \"counter:count16\|cnt\[12\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[15\] " "Info: Detected ripple clock \"counter:count16\|cnt\[15\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[21\] " "Info: Detected ripple clock \"counter:count16\|cnt\[21\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[20\] " "Info: Detected ripple clock \"counter:count16\|cnt\[20\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[19\] " "Info: Detected ripple clock \"counter:count16\|cnt\[19\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[22\] " "Info: Detected ripple clock \"counter:count16\|cnt\[22\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[18\] " "Info: Detected ripple clock \"counter:count16\|cnt\[18\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[17\] " "Info: Detected ripple clock \"counter:count16\|cnt\[17\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[29\] " "Info: Detected ripple clock \"counter:count16\|cnt\[29\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[30\] " "Info: Detected ripple clock \"counter:count16\|cnt\[30\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[28\] " "Info: Detected ripple clock \"counter:count16\|cnt\[28\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[31\] " "Info: Detected ripple clock \"counter:count16\|cnt\[31\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[2\] " "Info: Detected ripple clock \"counter:count16\|cnt\[2\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[3\] " "Info: Detected ripple clock \"counter:count16\|cnt\[3\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[4\] " "Info: Detected ripple clock \"counter:count16\|cnt\[4\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[1\] " "Info: Detected ripple clock \"counter:count16\|cnt\[1\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[0\] " "Info: Detected ripple clock \"counter:count16\|cnt\[0\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[27\] " "Info: Detected ripple clock \"counter:count16\|cnt\[27\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[26\] " "Info: Detected ripple clock \"counter:count16\|cnt\[26\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[25\] " "Info: Detected ripple clock \"counter:count16\|cnt\[25\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[24\] " "Info: Detected ripple clock \"counter:count16\|cnt\[24\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~1 " "Info: Detected gated clock \"counter:count16\|Equal2~1\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:count16\|cnt\[23\] " "Info: Detected ripple clock \"counter:count16\|cnt\[23\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|cnt\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~2 " "Info: Detected gated clock \"counter:count16\|Equal2~2\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|LessThan0~0 " "Info: Detected gated clock \"counter:count16\|LessThan0~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 45 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~0 " "Info: Detected gated clock \"counter:count16\|Equal2~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|counting~0 " "Info: Detected gated clock \"counter:count16\|counting~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|counting~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|LessThan1~0 " "Info: Detected gated clock \"counter:count16\|LessThan1~0\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 45 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|LessThan1~1 " "Info: Detected gated clock \"counter:count16\|LessThan1~1\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 45 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|Equal2~3 " "Info: Detected gated clock \"counter:count16\|Equal2~3\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|Equal2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:count16\|counting~1 " "Info: Detected gated clock \"counter:count16\|counting~1\" as buffer" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count16\|counting~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register FSM:state_machine\|cnt\[6\] register FSM:state_machine\|cnt\[29\] 100.23 MHz 9.977 ns Internal " "Info: Clock \"clock\" has Internal fmax of 100.23 MHz between source register \"FSM:state_machine\|cnt\[6\]\" and destination register \"FSM:state_machine\|cnt\[29\]\" (period= 9.977 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.788 ns + Longest register register " "Info: + Longest register to register delay is 9.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:state_machine\|cnt\[6\] 1 REG LCFF_X9_Y22_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y22_N13; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[6\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:state_machine|cnt[6] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.378 ns) 1.006 ns FSM:state_machine\|process_0~1 2 COMB LCCOMB_X10_Y21_N4 1 " "Info: 2: + IC(0.628 ns) + CELL(0.378 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y21_N4; Fanout = 1; COMB Node = 'FSM:state_machine\|process_0~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { FSM:state_machine|cnt[6] FSM:state_machine|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 1.514 ns FSM:state_machine\|process_0~6 3 COMB LCCOMB_X10_Y21_N26 2 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 1.514 ns; Loc. = LCCOMB_X10_Y21_N26; Fanout = 2; COMB Node = 'FSM:state_machine\|process_0~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { FSM:state_machine|process_0~1 FSM:state_machine|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.309 ns) 2.563 ns FSM:state_machine\|Add0~2 4 COMB LCCOMB_X7_Y22_N0 2 " "Info: 4: + IC(0.740 ns) + CELL(0.309 ns) = 2.563 ns; Loc. = LCCOMB_X7_Y22_N0; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { FSM:state_machine|process_0~6 FSM:state_machine|Add0~2 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.598 ns FSM:state_machine\|Add0~6 5 COMB LCCOMB_X7_Y22_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.598 ns; Loc. = LCCOMB_X7_Y22_N2; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~2 FSM:state_machine|Add0~6 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.633 ns FSM:state_machine\|Add0~10 6 COMB LCCOMB_X7_Y22_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.633 ns; Loc. = LCCOMB_X7_Y22_N4; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~6 FSM:state_machine|Add0~10 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.668 ns FSM:state_machine\|Add0~14 7 COMB LCCOMB_X7_Y22_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.668 ns; Loc. = LCCOMB_X7_Y22_N6; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~10 FSM:state_machine|Add0~14 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.703 ns FSM:state_machine\|Add0~18 8 COMB LCCOMB_X7_Y22_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.703 ns; Loc. = LCCOMB_X7_Y22_N8; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~18'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~14 FSM:state_machine|Add0~18 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.738 ns FSM:state_machine\|Add0~22 9 COMB LCCOMB_X7_Y22_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.738 ns; Loc. = LCCOMB_X7_Y22_N10; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~22'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~18 FSM:state_machine|Add0~22 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.773 ns FSM:state_machine\|Add0~26 10 COMB LCCOMB_X7_Y22_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.773 ns; Loc. = LCCOMB_X7_Y22_N12; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~26'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~22 FSM:state_machine|Add0~26 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.897 ns FSM:state_machine\|Add0~30 11 COMB LCCOMB_X7_Y22_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 2.897 ns; Loc. = LCCOMB_X7_Y22_N14; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~30'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { FSM:state_machine|Add0~26 FSM:state_machine|Add0~30 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.932 ns FSM:state_machine\|Add0~34 12 COMB LCCOMB_X7_Y22_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.932 ns; Loc. = LCCOMB_X7_Y22_N16; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~34'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~30 FSM:state_machine|Add0~34 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.967 ns FSM:state_machine\|Add0~38 13 COMB LCCOMB_X7_Y22_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.967 ns; Loc. = LCCOMB_X7_Y22_N18; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~38'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~34 FSM:state_machine|Add0~38 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.002 ns FSM:state_machine\|Add0~42 14 COMB LCCOMB_X7_Y22_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 3.002 ns; Loc. = LCCOMB_X7_Y22_N20; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~42'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~38 FSM:state_machine|Add0~42 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.037 ns FSM:state_machine\|Add0~46 15 COMB LCCOMB_X7_Y22_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 3.037 ns; Loc. = LCCOMB_X7_Y22_N22; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~46'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~42 FSM:state_machine|Add0~46 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.072 ns FSM:state_machine\|Add0~50 16 COMB LCCOMB_X7_Y22_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 3.072 ns; Loc. = LCCOMB_X7_Y22_N24; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~50'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~46 FSM:state_machine|Add0~50 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.107 ns FSM:state_machine\|Add0~54 17 COMB LCCOMB_X7_Y22_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 3.107 ns; Loc. = LCCOMB_X7_Y22_N26; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~54'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~50 FSM:state_machine|Add0~54 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.142 ns FSM:state_machine\|Add0~58 18 COMB LCCOMB_X7_Y22_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 3.142 ns; Loc. = LCCOMB_X7_Y22_N28; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~58'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~54 FSM:state_machine|Add0~58 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 3.310 ns FSM:state_machine\|Add0~62 19 COMB LCCOMB_X7_Y22_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.168 ns) = 3.310 ns; Loc. = LCCOMB_X7_Y22_N30; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { FSM:state_machine|Add0~58 FSM:state_machine|Add0~62 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.345 ns FSM:state_machine\|Add0~66 20 COMB LCCOMB_X7_Y21_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 3.345 ns; Loc. = LCCOMB_X7_Y21_N0; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~66'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~62 FSM:state_machine|Add0~66 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.380 ns FSM:state_machine\|Add0~70 21 COMB LCCOMB_X7_Y21_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 3.380 ns; Loc. = LCCOMB_X7_Y21_N2; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~70'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~66 FSM:state_machine|Add0~70 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.415 ns FSM:state_machine\|Add0~74 22 COMB LCCOMB_X7_Y21_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 3.415 ns; Loc. = LCCOMB_X7_Y21_N4; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~74'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~70 FSM:state_machine|Add0~74 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.450 ns FSM:state_machine\|Add0~78 23 COMB LCCOMB_X7_Y21_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 3.450 ns; Loc. = LCCOMB_X7_Y21_N6; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~78'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~74 FSM:state_machine|Add0~78 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.485 ns FSM:state_machine\|Add0~82 24 COMB LCCOMB_X7_Y21_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 3.485 ns; Loc. = LCCOMB_X7_Y21_N8; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~82'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~78 FSM:state_machine|Add0~82 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.520 ns FSM:state_machine\|Add0~86 25 COMB LCCOMB_X7_Y21_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 3.520 ns; Loc. = LCCOMB_X7_Y21_N10; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~86'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~82 FSM:state_machine|Add0~86 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.555 ns FSM:state_machine\|Add0~90 26 COMB LCCOMB_X7_Y21_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 3.555 ns; Loc. = LCCOMB_X7_Y21_N12; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~90'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~86 FSM:state_machine|Add0~90 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.679 ns FSM:state_machine\|Add0~94 27 COMB LCCOMB_X7_Y21_N14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.124 ns) = 3.679 ns; Loc. = LCCOMB_X7_Y21_N14; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~94'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { FSM:state_machine|Add0~90 FSM:state_machine|Add0~94 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.714 ns FSM:state_machine\|Add0~98 28 COMB LCCOMB_X7_Y21_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 3.714 ns; Loc. = LCCOMB_X7_Y21_N16; Fanout = 2; COMB Node = 'FSM:state_machine\|Add0~98'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add0~94 FSM:state_machine|Add0~98 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.839 ns FSM:state_machine\|Add0~101 29 COMB LCCOMB_X7_Y21_N18 4 " "Info: 29: + IC(0.000 ns) + CELL(0.125 ns) = 3.839 ns; Loc. = LCCOMB_X7_Y21_N18; Fanout = 4; COMB Node = 'FSM:state_machine\|Add0~101'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { FSM:state_machine|Add0~98 FSM:state_machine|Add0~101 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.272 ns) 4.761 ns FSM:state_machine\|process_0~12DUPLICATE 30 COMB LCCOMB_X6_Y22_N22 1 " "Info: 30: + IC(0.650 ns) + CELL(0.272 ns) = 4.761 ns; Loc. = LCCOMB_X6_Y22_N22; Fanout = 1; COMB Node = 'FSM:state_machine\|process_0~12DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { FSM:state_machine|Add0~101 FSM:state_machine|process_0~12DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 5.272 ns FSM:state_machine\|process_0~16 31 COMB LCCOMB_X6_Y22_N12 2 " "Info: 31: + IC(0.239 ns) + CELL(0.272 ns) = 5.272 ns; Loc. = LCCOMB_X6_Y22_N12; Fanout = 2; COMB Node = 'FSM:state_machine\|process_0~16'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { FSM:state_machine|process_0~12DUPLICATE FSM:state_machine|process_0~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.309 ns) 6.065 ns FSM:state_machine\|Add1~2 32 COMB LCCOMB_X9_Y22_N0 2 " "Info: 32: + IC(0.484 ns) + CELL(0.309 ns) = 6.065 ns; Loc. = LCCOMB_X9_Y22_N0; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { FSM:state_machine|process_0~16 FSM:state_machine|Add1~2 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.100 ns FSM:state_machine\|Add1~6 33 COMB LCCOMB_X9_Y22_N2 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 6.100 ns; Loc. = LCCOMB_X9_Y22_N2; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add1~2 FSM:state_machine|Add1~6 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.135 ns FSM:state_machine\|Add1~10 34 COMB LCCOMB_X9_Y22_N4 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 6.135 ns; Loc. = LCCOMB_X9_Y22_N4; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FSM:state_machine|Add1~6 FSM:state_machine|Add1~10 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.260 ns FSM:state_machine\|Add1~13 35 COMB LCCOMB_X9_Y22_N6 2 " "Info: 35: + IC(0.000 ns) + CELL(0.125 ns) = 6.260 ns; Loc. = LCCOMB_X9_Y22_N6; Fanout = 2; COMB Node = 'FSM:state_machine\|Add1~13'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { FSM:state_machine|Add1~10 FSM:state_machine|Add1~13 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.378 ns) 7.248 ns FSM:state_machine\|Equal3~3 36 COMB LCCOMB_X10_Y22_N2 1 " "Info: 36: + IC(0.610 ns) + CELL(0.378 ns) = 7.248 ns; Loc. = LCCOMB_X10_Y22_N2; Fanout = 1; COMB Node = 'FSM:state_machine\|Equal3~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { FSM:state_machine|Add1~13 FSM:state_machine|Equal3~3 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.378 ns) 7.892 ns FSM:state_machine\|Equal3~4 37 COMB LCCOMB_X10_Y22_N4 1 " "Info: 37: + IC(0.266 ns) + CELL(0.378 ns) = 7.892 ns; Loc. = LCCOMB_X10_Y22_N4; Fanout = 1; COMB Node = 'FSM:state_machine\|Equal3~4'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { FSM:state_machine|Equal3~3 FSM:state_machine|Equal3~4 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.357 ns) 8.495 ns FSM:state_machine\|Equal3~5 38 COMB LCCOMB_X10_Y22_N8 4 " "Info: 38: + IC(0.246 ns) + CELL(0.357 ns) = 8.495 ns; Loc. = LCCOMB_X10_Y22_N8; Fanout = 4; COMB Node = 'FSM:state_machine\|Equal3~5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { FSM:state_machine|Equal3~4 FSM:state_machine|Equal3~5 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.154 ns) 8.867 ns FSM:state_machine\|Equal3~9 39 COMB LCCOMB_X10_Y22_N12 31 " "Info: 39: + IC(0.218 ns) + CELL(0.154 ns) = 8.867 ns; Loc. = LCCOMB_X10_Y22_N12; Fanout = 31; COMB Node = 'FSM:state_machine\|Equal3~9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { FSM:state_machine|Equal3~5 FSM:state_machine|Equal3~9 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.397 ns) 9.788 ns FSM:state_machine\|cnt\[29\] 40 REG LCFF_X9_Y21_N27 3 " "Info: 40: + IC(0.524 ns) + CELL(0.397 ns) = 9.788 ns; Loc. = LCFF_X9_Y21_N27; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[29\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { FSM:state_machine|Equal3~9 FSM:state_machine|cnt[29] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.947 ns ( 50.54 % ) " "Info: Total cell delay = 4.947 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.841 ns ( 49.46 % ) " "Info: Total interconnect delay = 4.841 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.788 ns" { FSM:state_machine|cnt[6] FSM:state_machine|process_0~1 FSM:state_machine|process_0~6 FSM:state_machine|Add0~2 FSM:state_machine|Add0~6 FSM:state_machine|Add0~10 FSM:state_machine|Add0~14 FSM:state_machine|Add0~18 FSM:state_machine|Add0~22 FSM:state_machine|Add0~26 FSM:state_machine|Add0~30 FSM:state_machine|Add0~34 FSM:state_machine|Add0~38 FSM:state_machine|Add0~42 FSM:state_machine|Add0~46 FSM:state_machine|Add0~50 FSM:state_machine|Add0~54 FSM:state_machine|Add0~58 FSM:state_machine|Add0~62 FSM:state_machine|Add0~66 FSM:state_machine|Add0~70 FSM:state_machine|Add0~74 FSM:state_machine|Add0~78 FSM:state_machine|Add0~82 FSM:state_machine|Add0~86 FSM:state_machine|Add0~90 FSM:state_machine|Add0~94 FSM:state_machine|Add0~98 FSM:state_machine|Add0~101 FSM:state_machine|process_0~12DUPLICATE FSM:state_machine|process_0~16 FSM:state_machine|Add1~2 FSM:state_machine|Add1~6 FSM:state_machine|Add1~10 FSM:state_machine|Add1~13 FSM:state_machine|Equal3~3 FSM:state_machine|Equal3~4 FSM:state_machine|Equal3~5 FSM:state_machine|Equal3~9 FSM:state_machine|cnt[29] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.788 ns" { FSM:state_machine|cnt[6] {} FSM:state_machine|process_0~1 {} FSM:state_machine|process_0~6 {} FSM:state_machine|Add0~2 {} FSM:state_machine|Add0~6 {} FSM:state_machine|Add0~10 {} FSM:state_machine|Add0~14 {} FSM:state_machine|Add0~18 {} FSM:state_machine|Add0~22 {} FSM:state_machine|Add0~26 {} FSM:state_machine|Add0~30 {} FSM:state_machine|Add0~34 {} FSM:state_machine|Add0~38 {} FSM:state_machine|Add0~42 {} FSM:state_machine|Add0~46 {} FSM:state_machine|Add0~50 {} FSM:state_machine|Add0~54 {} FSM:state_machine|Add0~58 {} FSM:state_machine|Add0~62 {} FSM:state_machine|Add0~66 {} FSM:state_machine|Add0~70 {} FSM:state_machine|Add0~74 {} FSM:state_machine|Add0~78 {} FSM:state_machine|Add0~82 {} FSM:state_machine|Add0~86 {} FSM:state_machine|Add0~90 {} FSM:state_machine|Add0~94 {} FSM:state_machine|Add0~98 {} FSM:state_machine|Add0~101 {} FSM:state_machine|process_0~12DUPLICATE {} FSM:state_machine|process_0~16 {} FSM:state_machine|Add1~2 {} FSM:state_machine|Add1~6 {} FSM:state_machine|Add1~10 {} FSM:state_machine|Add1~13 {} FSM:state_machine|Equal3~3 {} FSM:state_machine|Equal3~4 {} FSM:state_machine|Equal3~5 {} FSM:state_machine|Equal3~9 {} FSM:state_machine|cnt[29] {} } { 0.000ns 0.628ns 0.236ns 0.740ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.650ns 0.239ns 0.484ns 0.000ns 0.000ns 0.000ns 0.610ns 0.266ns 0.246ns 0.218ns 0.524ns } { 0.000ns 0.378ns 0.272ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.125ns 0.272ns 0.272ns 0.309ns 0.035ns 0.035ns 0.125ns 0.378ns 0.378ns 0.357ns 0.154ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 84 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 84; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns FSM:state_machine\|cnt\[29\] 3 REG LCFF_X9_Y21_N27 3 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y21_N27; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[29\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clock~clkctrl FSM:state_machine|cnt[29] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl FSM:state_machine|cnt[29] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 84 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 84; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns FSM:state_machine\|cnt\[6\] 3 REG LCFF_X9_Y22_N13 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X9_Y22_N13; Fanout = 3; REG Node = 'FSM:state_machine\|cnt\[6\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clock~clkctrl FSM:state_machine|cnt[6] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl FSM:state_machine|cnt[6] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl FSM:state_machine|cnt[29] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl FSM:state_machine|cnt[6] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.788 ns" { FSM:state_machine|cnt[6] FSM:state_machine|process_0~1 FSM:state_machine|process_0~6 FSM:state_machine|Add0~2 FSM:state_machine|Add0~6 FSM:state_machine|Add0~10 FSM:state_machine|Add0~14 FSM:state_machine|Add0~18 FSM:state_machine|Add0~22 FSM:state_machine|Add0~26 FSM:state_machine|Add0~30 FSM:state_machine|Add0~34 FSM:state_machine|Add0~38 FSM:state_machine|Add0~42 FSM:state_machine|Add0~46 FSM:state_machine|Add0~50 FSM:state_machine|Add0~54 FSM:state_machine|Add0~58 FSM:state_machine|Add0~62 FSM:state_machine|Add0~66 FSM:state_machine|Add0~70 FSM:state_machine|Add0~74 FSM:state_machine|Add0~78 FSM:state_machine|Add0~82 FSM:state_machine|Add0~86 FSM:state_machine|Add0~90 FSM:state_machine|Add0~94 FSM:state_machine|Add0~98 FSM:state_machine|Add0~101 FSM:state_machine|process_0~12DUPLICATE FSM:state_machine|process_0~16 FSM:state_machine|Add1~2 FSM:state_machine|Add1~6 FSM:state_machine|Add1~10 FSM:state_machine|Add1~13 FSM:state_machine|Equal3~3 FSM:state_machine|Equal3~4 FSM:state_machine|Equal3~5 FSM:state_machine|Equal3~9 FSM:state_machine|cnt[29] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.788 ns" { FSM:state_machine|cnt[6] {} FSM:state_machine|process_0~1 {} FSM:state_machine|process_0~6 {} FSM:state_machine|Add0~2 {} FSM:state_machine|Add0~6 {} FSM:state_machine|Add0~10 {} FSM:state_machine|Add0~14 {} FSM:state_machine|Add0~18 {} FSM:state_machine|Add0~22 {} FSM:state_machine|Add0~26 {} FSM:state_machine|Add0~30 {} FSM:state_machine|Add0~34 {} FSM:state_machine|Add0~38 {} FSM:state_machine|Add0~42 {} FSM:state_machine|Add0~46 {} FSM:state_machine|Add0~50 {} FSM:state_machine|Add0~54 {} FSM:state_machine|Add0~58 {} FSM:state_machine|Add0~62 {} FSM:state_machine|Add0~66 {} FSM:state_machine|Add0~70 {} FSM:state_machine|Add0~74 {} FSM:state_machine|Add0~78 {} FSM:state_machine|Add0~82 {} FSM:state_machine|Add0~86 {} FSM:state_machine|Add0~90 {} FSM:state_machine|Add0~94 {} FSM:state_machine|Add0~98 {} FSM:state_machine|Add0~101 {} FSM:state_machine|process_0~12DUPLICATE {} FSM:state_machine|process_0~16 {} FSM:state_machine|Add1~2 {} FSM:state_machine|Add1~6 {} FSM:state_machine|Add1~10 {} FSM:state_machine|Add1~13 {} FSM:state_machine|Equal3~3 {} FSM:state_machine|Equal3~4 {} FSM:state_machine|Equal3~5 {} FSM:state_machine|Equal3~9 {} FSM:state_machine|cnt[29] {} } { 0.000ns 0.628ns 0.236ns 0.740ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.650ns 0.239ns 0.484ns 0.000ns 0.000ns 0.000ns 0.610ns 0.266ns 0.246ns 0.218ns 0.524ns } { 0.000ns 0.378ns 0.272ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.125ns 0.272ns 0.272ns 0.309ns 0.035ns 0.035ns 0.125ns 0.378ns 0.378ns 0.357ns 0.154ns 0.397ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl FSM:state_machine|cnt[29] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl FSM:state_machine|cnt[6] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} FSM:state_machine|cnt[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:product\|dflipflop:\\G1:8:d\|output product_in\[9\] clock 5.115 ns " "Info: Found hold time violation between source  pin or register \"reg_32:product\|dflipflop:\\G1:8:d\|output\" and destination pin or register \"product_in\[9\]\" for clock \"clock\" (Hold time is 5.115 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.256 ns + Largest " "Info: + Largest clock skew is 6.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.721 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.712 ns) 2.541 ns counter:count16\|cnt\[15\] 2 REG LCFF_X2_Y9_N7 3 " "Info: 2: + IC(0.975 ns) + CELL(0.712 ns) = 2.541 ns; Loc. = LCFF_X2_Y9_N7; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 3.198 ns counter:count16\|Equal2~2 3 COMB LCCOMB_X2_Y9_N20 2 " "Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 3.198 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 2; COMB Node = 'counter:count16\|Equal2~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.272 ns) 4.072 ns counter:count16\|counting~1 4 COMB LCCOMB_X1_Y8_N16 3 " "Info: 4: + IC(0.602 ns) + CELL(0.272 ns) = 4.072 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 3; COMB Node = 'counter:count16\|counting~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { counter:count16|Equal2~2 counter:count16|counting~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.366 ns) 4.799 ns counter:count16\|counting~2 5 COMB LCCOMB_X2_Y8_N16 50 " "Info: 5: + IC(0.361 ns) + CELL(0.366 ns) = 4.799 ns; Loc. = LCCOMB_X2_Y8_N16; Fanout = 50; COMB Node = 'counter:count16\|counting~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { counter:count16|counting~1 counter:count16|counting~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.053 ns) 6.053 ns product_in\[0\]~2 6 COMB LCCOMB_X15_Y11_N0 1 " "Info: 6: + IC(1.201 ns) + CELL(0.053 ns) = 6.053 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'product_in\[0\]~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { counter:count16|counting~2 product_in[0]~2 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.000 ns) 7.748 ns product_in\[0\]~2clkctrl 7 COMB CLKCTRL_G7 16 " "Info: 7: + IC(1.695 ns) + CELL(0.000 ns) = 7.748 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'product_in\[0\]~2clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { product_in[0]~2 product_in[0]~2clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.053 ns) 8.721 ns product_in\[9\] 8 REG LCCOMB_X15_Y14_N10 1 " "Info: 8: + IC(0.920 ns) + CELL(0.053 ns) = 8.721 ns; Loc. = LCCOMB_X15_Y14_N10; Fanout = 1; REG Node = 'product_in\[9\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { product_in[0]~2clkctrl product_in[9] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.688 ns ( 30.82 % ) " "Info: Total cell delay = 2.688 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.033 ns ( 69.18 % ) " "Info: Total interconnect delay = 6.033 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.721 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 product_in[0]~2 product_in[0]~2clkctrl product_in[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.721 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} product_in[0]~2 {} product_in[0]~2clkctrl {} product_in[9] {} } { 0.000ns 0.000ns 0.975ns 0.279ns 0.602ns 0.361ns 1.201ns 1.695ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 84 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 84; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns reg_32:product\|dflipflop:\\G1:8:d\|output 3 REG LCFF_X15_Y14_N21 8 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y14_N21; Fanout = 8; REG Node = 'reg_32:product\|dflipflop:\\G1:8:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl reg_32:product|dflipflop:\G1:8:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl reg_32:product|dflipflop:\G1:8:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} reg_32:product|dflipflop:\G1:8:d|output {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.721 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 product_in[0]~2 product_in[0]~2clkctrl product_in[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.721 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} product_in[0]~2 {} product_in[0]~2clkctrl {} product_in[9] {} } { 0.000ns 0.000ns 0.975ns 0.279ns 0.602ns 0.361ns 1.201ns 1.695ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl reg_32:product|dflipflop:\G1:8:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} reg_32:product|dflipflop:\G1:8:d|output {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.047 ns - Shortest register register " "Info: - Shortest register to register delay is 1.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:product\|dflipflop:\\G1:8:d\|output 1 REG LCFF_X15_Y14_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N21; Fanout = 8; REG Node = 'reg_32:product\|dflipflop:\\G1:8:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:product|dflipflop:\G1:8:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.272 ns) 0.612 ns product_in\[9\]~10 2 COMB LCCOMB_X15_Y14_N6 1 " "Info: 2: + IC(0.340 ns) + CELL(0.272 ns) = 0.612 ns; Loc. = LCCOMB_X15_Y14_N6; Fanout = 1; COMB Node = 'product_in\[9\]~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { reg_32:product|dflipflop:\G1:8:d|output product_in[9]~10 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 1.047 ns product_in\[9\] 3 REG LCCOMB_X15_Y14_N10 1 " "Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 1.047 ns; Loc. = LCCOMB_X15_Y14_N10; Fanout = 1; REG Node = 'product_in\[9\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { product_in[9]~10 product_in[9] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.497 ns ( 47.47 % ) " "Info: Total cell delay = 0.497 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 52.53 % ) " "Info: Total interconnect delay = 0.550 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { reg_32:product|dflipflop:\G1:8:d|output product_in[9]~10 product_in[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.047 ns" { reg_32:product|dflipflop:\G1:8:d|output {} product_in[9]~10 {} product_in[9] {} } { 0.000ns 0.340ns 0.210ns } { 0.000ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.721 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 product_in[0]~2 product_in[0]~2clkctrl product_in[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.721 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} product_in[0]~2 {} product_in[0]~2clkctrl {} product_in[9] {} } { 0.000ns 0.000ns 0.975ns 0.279ns 0.602ns 0.361ns 1.201ns 1.695ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl reg_32:product|dflipflop:\G1:8:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} reg_32:product|dflipflop:\G1:8:d|output {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { reg_32:product|dflipflop:\G1:8:d|output product_in[9]~10 product_in[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.047 ns" { reg_32:product|dflipflop:\G1:8:d|output {} product_in[9]~10 {} product_in[9] {} } { 0.000ns 0.340ns 0.210ns } { 0.000ns 0.272ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_16:operandB\|dflipflop:\\G1:13:d\|output data_operandB\[2\] clock 4.769 ns register " "Info: tsu for register \"reg_16:operandB\|dflipflop:\\G1:13:d\|output\" (data pin = \"data_operandB\[2\]\", clock pin = \"clock\") is 4.769 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.149 ns + Longest pin register " "Info: + Longest pin to register delay is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns data_operandB\[2\] 1 PIN PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K6; Fanout = 6; PIN Node = 'data_operandB\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandB[2] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.680 ns) + CELL(0.272 ns) 5.752 ns negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:11:IFF3:1:G2:halfadder3\|carryout 2 COMB LCCOMB_X14_Y13_N26 6 " "Info: 2: + IC(4.680 ns) + CELL(0.272 ns) = 5.752 ns; Loc. = LCCOMB_X14_Y13_N26; Fanout = 6; COMB Node = 'negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:11:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { data_operandB[2] negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.053 ns) 6.049 ns negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:6:IFF3:1:G2:halfadder3\|carryout 3 COMB LCCOMB_X14_Y13_N14 5 " "Info: 3: + IC(0.244 ns) + CELL(0.053 ns) = 6.049 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; COMB Node = 'negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:6:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.297 ns" { negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.346 ns) 6.994 ns negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:3:IFF3:1:G2:halfadder3\|sum 4 COMB LCCOMB_X18_Y13_N18 1 " "Info: 4: + IC(0.599 ns) + CELL(0.346 ns) = 6.994 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 1; COMB Node = 'negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF2:3:IFF3:1:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|sum } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.149 ns reg_16:operandB\|dflipflop:\\G1:13:d\|output 5 REG LCFF_X18_Y13_N19 4 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.149 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 4; REG Node = 'reg_16:operandB\|dflipflop:\\G1:13:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|sum reg_16:operandB|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 22.74 % ) " "Info: Total cell delay = 1.626 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.523 ns ( 77.26 % ) " "Info: Total interconnect delay = 5.523 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { data_operandB[2] negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|sum reg_16:operandB|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { data_operandB[2] {} data_operandB[2]~combout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|sum {} reg_16:operandB|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 4.680ns 0.244ns 0.599ns 0.000ns } { 0.000ns 0.800ns 0.272ns 0.053ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 84 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 84; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns reg_16:operandB\|dflipflop:\\G1:13:d\|output 3 REG LCFF_X18_Y13_N19 4 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 4; REG Node = 'reg_16:operandB\|dflipflop:\\G1:13:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl reg_16:operandB|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl reg_16:operandB|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} reg_16:operandB|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { data_operandB[2] negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|sum reg_16:operandB|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { data_operandB[2] {} data_operandB[2]~combout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout {} negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|sum {} reg_16:operandB|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 4.680ns 0.244ns 0.599ns 0.000ns } { 0.000ns 0.800ns 0.272ns 0.053ns 0.346ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl reg_16:operandB|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} reg_16:operandB|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_exception counter:count16\|cnt\[15\] 11.552 ns register " "Info: tco from clock \"clock\" to destination pin \"data_exception\" through register \"counter:count16\|cnt\[15\]\" is 11.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.447 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.618 ns) 2.447 ns counter:count16\|cnt\[15\] 2 REG LCFF_X2_Y9_N7 3 " "Info: 2: + IC(0.975 ns) + CELL(0.618 ns) = 2.447 ns; Loc. = LCFF_X2_Y9_N7; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.16 % ) " "Info: Total cell delay = 1.472 ns ( 60.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 39.84 % ) " "Info: Total interconnect delay = 0.975 ns ( 39.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.447 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.011 ns + Longest register pin " "Info: + Longest register to pin delay is 9.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:count16\|cnt\[15\] 1 REG LCFF_X2_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N7; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 0.657 ns counter:count16\|Equal2~2 2 COMB LCCOMB_X2_Y9_N20 2 " "Info: 2: + IC(0.279 ns) + CELL(0.378 ns) = 0.657 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 2; COMB Node = 'counter:count16\|Equal2~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.272 ns) 1.531 ns counter:count16\|counting~1 3 COMB LCCOMB_X1_Y8_N16 3 " "Info: 3: + IC(0.602 ns) + CELL(0.272 ns) = 1.531 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 3; COMB Node = 'counter:count16\|counting~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { counter:count16|Equal2~2 counter:count16|counting~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.366 ns) 2.258 ns counter:count16\|counting~2 4 COMB LCCOMB_X2_Y8_N16 50 " "Info: 4: + IC(0.361 ns) + CELL(0.366 ns) = 2.258 ns; Loc. = LCCOMB_X2_Y8_N16; Fanout = 50; COMB Node = 'counter:count16\|counting~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { counter:count16|counting~1 counter:count16|counting~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.366 ns) 5.116 ns data_exception~3 5 COMB LCCOMB_X15_Y11_N18 1 " "Info: 5: + IC(2.492 ns) + CELL(0.366 ns) = 5.116 ns; Loc. = LCCOMB_X15_Y11_N18; Fanout = 1; COMB Node = 'data_exception~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { counter:count16|counting~2 data_exception~3 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(1.952 ns) 9.011 ns data_exception 6 PIN PIN_E14 0 " "Info: 6: + IC(1.943 ns) + CELL(1.952 ns) = 9.011 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'data_exception'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.895 ns" { data_exception~3 data_exception } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.334 ns ( 37.00 % ) " "Info: Total cell delay = 3.334 ns ( 37.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.677 ns ( 63.00 % ) " "Info: Total interconnect delay = 5.677 ns ( 63.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.011 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 data_exception~3 data_exception } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.011 ns" { counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} data_exception~3 {} data_exception {} } { 0.000ns 0.279ns 0.602ns 0.361ns 2.492ns 1.943ns } { 0.000ns 0.378ns 0.272ns 0.366ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.447 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.011 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 data_exception~3 data_exception } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.011 ns" { counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} data_exception~3 {} data_exception {} } { 0.000ns 0.279ns 0.602ns 0.361ns 2.492ns 1.943ns } { 0.000ns 0.378ns 0.272ns 0.366ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "product_in\[1\] data_operandA\[0\] clock 3.136 ns register " "Info: th for register \"product_in\[1\]\" (data pin = \"data_operandA\[0\]\", clock pin = \"clock\") is 3.136 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.684 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.712 ns) 2.541 ns counter:count16\|cnt\[15\] 2 REG LCFF_X2_Y9_N7 3 " "Info: 2: + IC(0.975 ns) + CELL(0.712 ns) = 2.541 ns; Loc. = LCFF_X2_Y9_N7; Fanout = 3; REG Node = 'counter:count16\|cnt\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { clock counter:count16|cnt[15] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 3.198 ns counter:count16\|Equal2~2 3 COMB LCCOMB_X2_Y9_N20 2 " "Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 3.198 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 2; COMB Node = 'counter:count16\|Equal2~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { counter:count16|cnt[15] counter:count16|Equal2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.272 ns) 4.072 ns counter:count16\|counting~1 4 COMB LCCOMB_X1_Y8_N16 3 " "Info: 4: + IC(0.602 ns) + CELL(0.272 ns) = 4.072 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 3; COMB Node = 'counter:count16\|counting~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { counter:count16|Equal2~2 counter:count16|counting~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.366 ns) 4.799 ns counter:count16\|counting~2 5 COMB LCCOMB_X2_Y8_N16 50 " "Info: 5: + IC(0.361 ns) + CELL(0.366 ns) = 4.799 ns; Loc. = LCCOMB_X2_Y8_N16; Fanout = 50; COMB Node = 'counter:count16\|counting~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { counter:count16|counting~1 counter:count16|counting~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.053 ns) 6.053 ns product_in\[0\]~2 6 COMB LCCOMB_X15_Y11_N0 1 " "Info: 6: + IC(1.201 ns) + CELL(0.053 ns) = 6.053 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'product_in\[0\]~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { counter:count16|counting~2 product_in[0]~2 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.000 ns) 7.748 ns product_in\[0\]~2clkctrl 7 COMB CLKCTRL_G7 16 " "Info: 7: + IC(1.695 ns) + CELL(0.000 ns) = 7.748 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'product_in\[0\]~2clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { product_in[0]~2 product_in[0]~2clkctrl } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.053 ns) 8.684 ns product_in\[1\] 8 REG LCCOMB_X15_Y13_N26 1 " "Info: 8: + IC(0.883 ns) + CELL(0.053 ns) = 8.684 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 1; REG Node = 'product_in\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { product_in[0]~2clkctrl product_in[1] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.688 ns ( 30.95 % ) " "Info: Total cell delay = 2.688 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.996 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.996 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.684 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 product_in[0]~2 product_in[0]~2clkctrl product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.684 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} product_in[0]~2 {} product_in[0]~2clkctrl {} product_in[1] {} } { 0.000ns 0.000ns 0.975ns 0.279ns 0.602ns 0.361ns 1.201ns 1.695ns 0.883ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.548 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns data_operandA\[0\] 1 PIN PIN_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 6; PIN Node = 'data_operandA\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandA[0] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.212 ns) + CELL(0.053 ns) 5.119 ns product_in\[1\]~5 2 COMB LCCOMB_X15_Y13_N22 1 " "Info: 2: + IC(4.212 ns) + CELL(0.053 ns) = 5.119 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 1; COMB Node = 'product_in\[1\]~5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { data_operandA[0] product_in[1]~5 } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 5.548 ns product_in\[1\] 3 REG LCCOMB_X15_Y13_N26 1 " "Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 5.548 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 1; REG Node = 'product_in\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { product_in[1]~5 product_in[1] } "NODE_NAME" } } { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.132 ns ( 20.40 % ) " "Info: Total cell delay = 1.132 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 79.60 % ) " "Info: Total interconnect delay = 4.416 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { data_operandA[0] product_in[1]~5 product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.548 ns" { data_operandA[0] {} data_operandA[0]~combout {} product_in[1]~5 {} product_in[1] {} } { 0.000ns 0.000ns 4.212ns 0.204ns } { 0.000ns 0.854ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.684 ns" { clock counter:count16|cnt[15] counter:count16|Equal2~2 counter:count16|counting~1 counter:count16|counting~2 product_in[0]~2 product_in[0]~2clkctrl product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.684 ns" { clock {} clock~combout {} counter:count16|cnt[15] {} counter:count16|Equal2~2 {} counter:count16|counting~1 {} counter:count16|counting~2 {} product_in[0]~2 {} product_in[0]~2clkctrl {} product_in[1] {} } { 0.000ns 0.000ns 0.975ns 0.279ns 0.602ns 0.361ns 1.201ns 1.695ns 0.883ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { data_operandA[0] product_in[1]~5 product_in[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.548 ns" { data_operandA[0] {} data_operandA[0]~combout {} product_in[1]~5 {} product_in[1] {} } { 0.000ns 0.000ns 4.212ns 0.204ns } { 0.000ns 0.854ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 87 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 04:20:39 2013 " "Info: Processing ended: Tue Mar 05 04:20:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
