// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_f32_to_bf16_rne (
        ap_ready,
        f,
        ap_return
);


output   ap_ready;
input  [31:0] f;
output  [15:0] ap_return;

wire    tmp_round_float32_to_bf16_ieee_fu_12_ap_ready;
wire   [15:0] tmp_round_float32_to_bf16_ieee_fu_12_ap_return;

activation_accelerator_round_float32_to_bf16_ieee tmp_round_float32_to_bf16_ieee_fu_12(
    .ap_ready(tmp_round_float32_to_bf16_ieee_fu_12_ap_ready),
    .x_in(f),
    .ap_return(tmp_round_float32_to_bf16_ieee_fu_12_ap_return)
);

assign ap_ready = 1'b1;

assign ap_return = tmp_round_float32_to_bf16_ieee_fu_12_ap_return;

endmodule //activation_accelerator_f32_to_bf16_rne
