{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 15:54:35 2024 " "Info: Processing started: Sat Jul 06 15:54:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PUC1-24 -c PUC1-24 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PUC1-24 -c PUC1-24 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[7\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[7\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[6\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[6\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[5\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[5\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[4\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[4\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[3\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[3\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[2\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[2\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[1\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[1\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[0\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[0\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[7\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[7\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[6\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[6\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[5\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[5\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[4\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[4\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[3\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[3\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[2\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[2\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[1\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[1\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[0\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[0\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[3\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[3\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[4\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[4\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[5\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[5\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[6\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[6\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[2\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[2\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[1\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[1\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[7\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[7\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[0\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[0\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 memory rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[5\] register reg_bank:inst10\|mem_reg\[1\]\[2\] 74.99 MHz 13.336 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 74.99 MHz between source memory \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[5\]\" and destination register \"reg_bank:inst10\|mem_reg\[1\]\[2\]\" (period= 13.336 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.102 ns + Longest memory register " "Info: + Longest memory to register delay is 13.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[5\] 1 MEM M4K_X26_Y18 285 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y18; Fanout = 285; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[5\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.437 ns) 1.581 ns ram_256x8:inst11\|Mux5~20 2 COMB LCCOMB_X25_Y19_N30 1 " "Info: 2: + IC(1.056 ns) + CELL(0.437 ns) = 1.581 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux5~20'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] ram_256x8:inst11|Mux5~20 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.150 ns) 2.806 ns ram_256x8:inst11\|Mux5~21 3 COMB LCCOMB_X24_Y12_N16 1 " "Info: 3: + IC(1.075 ns) + CELL(0.150 ns) = 2.806 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux5~21'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { ram_256x8:inst11|Mux5~20 ram_256x8:inst11|Mux5~21 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.437 ns) 4.317 ns ram_256x8:inst11\|Mux5~29 4 COMB LCCOMB_X24_Y18_N14 1 " "Info: 4: + IC(1.074 ns) + CELL(0.437 ns) = 4.317 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux5~29'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { ram_256x8:inst11|Mux5~21 ram_256x8:inst11|Mux5~29 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.275 ns) 5.620 ns ram_256x8:inst11\|Mux5~30 5 COMB LCCOMB_X27_Y15_N12 1 " "Info: 5: + IC(1.028 ns) + CELL(0.275 ns) = 5.620 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux5~30'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ram_256x8:inst11|Mux5~29 ram_256x8:inst11|Mux5~30 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.150 ns) 6.838 ns ram_256x8:inst11\|Mux5~41 6 COMB LCCOMB_X27_Y22_N24 1 " "Info: 6: + IC(1.068 ns) + CELL(0.150 ns) = 6.838 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux5~41'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { ram_256x8:inst11|Mux5~30 ram_256x8:inst11|Mux5~41 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.438 ns) 7.532 ns ram_256x8:inst11\|Mux5~169 7 COMB LCCOMB_X27_Y22_N22 1 " "Info: 7: + IC(0.256 ns) + CELL(0.438 ns) = 7.532 ns; Loc. = LCCOMB_X27_Y22_N22; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux5~169'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { ram_256x8:inst11|Mux5~41 ram_256x8:inst11|Mux5~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.150 ns) 8.424 ns inst6\[2\]~26 8 COMB LCCOMB_X28_Y26_N0 2 " "Info: 8: + IC(0.742 ns) + CELL(0.150 ns) = 8.424 ns; Loc. = LCCOMB_X28_Y26_N0; Fanout = 2; COMB Node = 'inst6\[2\]~26'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ram_256x8:inst11|Mux5~169 inst6[2]~26 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.150 ns) 9.653 ns inst6\[2\]~32 9 COMB LCCOMB_X29_Y18_N14 261 " "Info: 9: + IC(1.079 ns) + CELL(0.150 ns) = 9.653 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 261; COMB Node = 'inst6\[2\]~32'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { inst6[2]~26 inst6[2]~32 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.150 ns) 11.763 ns busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~7 10 COMB LCCOMB_X24_Y28_N2 8 " "Info: 10: + IC(1.960 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X24_Y28_N2; Fanout = 8; COMB Node = 'busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~7'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { inst6[2]~32 busmux:inst1|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~7 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.366 ns) 13.102 ns reg_bank:inst10\|mem_reg\[1\]\[2\] 11 REG LCFF_X29_Y28_N15 2 " "Info: 11: + IC(0.973 ns) + CELL(0.366 ns) = 13.102 ns; Loc. = LCFF_X29_Y28_N15; Fanout = 2; REG Node = 'reg_bank:inst10\|mem_reg\[1\]\[2\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { busmux:inst1|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~7 reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.791 ns ( 21.30 % ) " "Info: Total cell delay = 2.791 ns ( 21.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.311 ns ( 78.70 % ) " "Info: Total interconnect delay = 10.311 ns ( 78.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.102 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] ram_256x8:inst11|Mux5~20 ram_256x8:inst11|Mux5~21 ram_256x8:inst11|Mux5~29 ram_256x8:inst11|Mux5~30 ram_256x8:inst11|Mux5~41 ram_256x8:inst11|Mux5~169 inst6[2]~26 inst6[2]~32 busmux:inst1|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~7 reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.102 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] {} ram_256x8:inst11|Mux5~20 {} ram_256x8:inst11|Mux5~21 {} ram_256x8:inst11|Mux5~29 {} ram_256x8:inst11|Mux5~30 {} ram_256x8:inst11|Mux5~41 {} ram_256x8:inst11|Mux5~169 {} inst6[2]~26 {} inst6[2]~32 {} busmux:inst1|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~7 {} reg_bank:inst10|mem_reg[1][2] {} } { 0.000ns 1.056ns 1.075ns 1.074ns 1.028ns 1.068ns 0.256ns 0.742ns 1.079ns 1.960ns 0.973ns } { 0.088ns 0.437ns 0.150ns 0.437ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.061 ns - Smallest " "Info: - Smallest clock skew is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.666 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2245 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2245; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns reg_bank:inst10\|mem_reg\[1\]\[2\] 3 REG LCFF_X29_Y28_N15 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X29_Y28_N15; Fanout = 2; REG Node = 'reg_bank:inst10\|mem_reg\[1\]\[2\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_50~clkctrl reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk_50 clk_50~clkctrl reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} reg_bank:inst10|mem_reg[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"clk_50\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2245 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2245; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.635 ns) 2.727 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[5\] 3 MEM M4K_X26_Y18 285 " "Info: 3: + IC(0.975 ns) + CELL(0.635 ns) = 2.727 ns; Loc. = M4K_X26_Y18; Fanout = 285; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[5\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.92 % ) " "Info: Total cell delay = 1.634 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 40.08 % ) " "Info: Total interconnect delay = 1.093 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk_50 clk_50~clkctrl reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} reg_bank:inst10|mem_reg[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.102 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] ram_256x8:inst11|Mux5~20 ram_256x8:inst11|Mux5~21 ram_256x8:inst11|Mux5~29 ram_256x8:inst11|Mux5~30 ram_256x8:inst11|Mux5~41 ram_256x8:inst11|Mux5~169 inst6[2]~26 inst6[2]~32 busmux:inst1|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~7 reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.102 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] {} ram_256x8:inst11|Mux5~20 {} ram_256x8:inst11|Mux5~21 {} ram_256x8:inst11|Mux5~29 {} ram_256x8:inst11|Mux5~30 {} ram_256x8:inst11|Mux5~41 {} ram_256x8:inst11|Mux5~169 {} inst6[2]~26 {} inst6[2]~32 {} busmux:inst1|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~7 {} reg_bank:inst10|mem_reg[1][2] {} } { 0.000ns 1.056ns 1.075ns 1.074ns 1.028ns 1.068ns 0.256ns 0.742ns 1.079ns 1.960ns 0.973ns } { 0.088ns 0.437ns 0.150ns 0.437ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk_50 clk_50~clkctrl reg_bank:inst10|mem_reg[1][2] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} reg_bank:inst10|mem_reg[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_50 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"clk_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "port_io:inst13\|port_reg\[4\] port_io:inst13\|port_io\[4\]\$latch clk_50 860 ps " "Info: Found hold time violation between source  pin or register \"port_io:inst13\|port_reg\[4\]\" and destination pin or register \"port_io:inst13\|port_io\[4\]\$latch\" for clock \"clk_50\" (Hold time is 860 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.433 ns + Largest " "Info: + Largest clock skew is 1.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 4.106 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 4.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.787 ns) 3.644 ns port_io:inst13\|dir_reg\[4\] 2 REG LCFF_X28_Y25_N11 2 " "Info: 2: + IC(1.858 ns) + CELL(0.787 ns) = 3.644 ns; Loc. = LCFF_X28_Y25_N11; Fanout = 2; REG Node = 'port_io:inst13\|dir_reg\[4\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { clk_50 port_io:inst13|dir_reg[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 4.106 ns port_io:inst13\|port_io\[4\]\$latch 3 REG LCCOMB_X28_Y25_N20 1 " "Info: 3: + IC(0.312 ns) + CELL(0.150 ns) = 4.106 ns; Loc. = LCCOMB_X28_Y25_N20; Fanout = 1; REG Node = 'port_io:inst13\|port_io\[4\]\$latch'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { port_io:inst13|dir_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 47.15 % ) " "Info: Total cell delay = 1.936 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 52.85 % ) " "Info: Total interconnect delay = 2.170 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.106 ns" { clk_50 port_io:inst13|dir_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.106 ns" { clk_50 {} clk_50~combout {} port_io:inst13|dir_reg[4] {} port_io:inst13|port_io[4]$latch {} } { 0.000ns 0.000ns 1.858ns 0.312ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.673 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2245 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2245; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns port_io:inst13\|port_reg\[4\] 3 REG LCFF_X28_Y25_N21 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X28_Y25_N21; Fanout = 2; REG Node = 'port_io:inst13\|port_reg\[4\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_50~clkctrl port_io:inst13|port_reg[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_50 clk_50~clkctrl port_io:inst13|port_reg[4] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} port_io:inst13|port_reg[4] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.106 ns" { clk_50 port_io:inst13|dir_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.106 ns" { clk_50 {} clk_50~combout {} port_io:inst13|dir_reg[4] {} port_io:inst13|port_io[4]$latch {} } { 0.000ns 0.000ns 1.858ns 0.312ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_50 clk_50~clkctrl port_io:inst13|port_reg[4] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} port_io:inst13|port_reg[4] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst13\|port_reg\[4\] 1 REG LCFF_X28_Y25_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N21; Fanout = 2; REG Node = 'port_io:inst13\|port_reg\[4\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|port_reg[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns port_io:inst13\|port_io\[4\]\$latch 2 REG LCCOMB_X28_Y25_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y25_N20; Fanout = 1; REG Node = 'port_io:inst13\|port_io\[4\]\$latch'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_io:inst13|port_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_io:inst13|port_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { port_io:inst13|port_reg[4] {} port_io:inst13|port_io[4]$latch {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.106 ns" { clk_50 port_io:inst13|dir_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.106 ns" { clk_50 {} clk_50~combout {} port_io:inst13|dir_reg[4] {} port_io:inst13|port_io[4]$latch {} } { 0.000ns 0.000ns 1.858ns 0.312ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_50 clk_50~clkctrl port_io:inst13|port_reg[4] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} port_io:inst13|port_reg[4] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_io:inst13|port_reg[4] port_io:inst13|port_io[4]$latch } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { port_io:inst13|port_reg[4] {} port_io:inst13|port_io[4]$latch {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 dext\[4\] rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[6\] 18.187 ns memory " "Info: tco from clock \"clk_50\" to destination pin \"dext\[4\]\" through memory \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[6\]\" is 18.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.726 ns + Longest memory " "Info: + Longest clock path from clock \"clk_50\" to source memory is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2245 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2245; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.635 ns) 2.726 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[6\] 3 MEM M4K_X26_Y19 311 " "Info: 3: + IC(0.974 ns) + CELL(0.635 ns) = 2.726 ns; Loc. = M4K_X26_Y19; Fanout = 311; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[6\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.94 % ) " "Info: Total cell delay = 1.634 ns ( 59.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 40.06 % ) " "Info: Total interconnect delay = 1.092 ns ( 40.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.252 ns + Longest memory pin " "Info: + Longest memory to pin delay is 15.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[6\] 1 MEM M4K_X26_Y19 311 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y19; Fanout = 311; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[6\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.413 ns) 1.532 ns ram_256x8:inst11\|Mux3~46 2 COMB LCCOMB_X21_Y19_N8 1 " "Info: 2: + IC(1.031 ns) + CELL(0.413 ns) = 1.532 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~46'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] ram_256x8:inst11|Mux3~46 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 3.159 ns ram_256x8:inst11\|Mux3~47 3 COMB LCCOMB_X33_Y18_N0 1 " "Info: 3: + IC(1.477 ns) + CELL(0.150 ns) = 3.159 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~47'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { ram_256x8:inst11|Mux3~46 ram_256x8:inst11|Mux3~47 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.275 ns) 4.396 ns ram_256x8:inst11\|Mux3~48 4 COMB LCCOMB_X29_Y19_N30 1 " "Info: 4: + IC(0.962 ns) + CELL(0.275 ns) = 4.396 ns; Loc. = LCCOMB_X29_Y19_N30; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~48'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { ram_256x8:inst11|Mux3~47 ram_256x8:inst11|Mux3~48 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.416 ns) 5.061 ns ram_256x8:inst11\|Mux3~51 5 COMB LCCOMB_X29_Y19_N16 1 " "Info: 5: + IC(0.249 ns) + CELL(0.416 ns) = 5.061 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~51'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { ram_256x8:inst11|Mux3~48 ram_256x8:inst11|Mux3~51 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.420 ns) 6.390 ns ram_256x8:inst11\|Mux3~83 6 COMB LCCOMB_X35_Y19_N20 1 " "Info: 6: + IC(0.909 ns) + CELL(0.420 ns) = 6.390 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~83'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { ram_256x8:inst11|Mux3~51 ram_256x8:inst11|Mux3~83 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 7.389 ns ram_256x8:inst11\|Mux3~126 7 COMB LCCOMB_X35_Y20_N28 1 " "Info: 7: + IC(0.724 ns) + CELL(0.275 ns) = 7.389 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~126'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ram_256x8:inst11|Mux3~83 ram_256x8:inst11|Mux3~126 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.416 ns) 8.572 ns ram_256x8:inst11\|Mux3~169 8 COMB LCCOMB_X36_Y17_N18 1 " "Info: 8: + IC(0.767 ns) + CELL(0.416 ns) = 8.572 ns; Loc. = LCCOMB_X36_Y17_N18; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~169'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { ram_256x8:inst11|Mux3~126 ram_256x8:inst11|Mux3~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.150 ns) 9.648 ns inst6\[4\]~22 9 COMB LCCOMB_X28_Y17_N20 2 " "Info: 9: + IC(0.926 ns) + CELL(0.150 ns) = 9.648 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 2; COMB Node = 'inst6\[4\]~22'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { ram_256x8:inst11|Mux3~169 inst6[4]~22 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.410 ns) 10.327 ns inst6\[4\]~23 10 COMB LCCOMB_X28_Y17_N8 1 " "Info: 10: + IC(0.269 ns) + CELL(0.410 ns) = 10.327 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 1; COMB Node = 'inst6\[4\]~23'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { inst6[4]~22 inst6[4]~23 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(2.818 ns) 15.252 ns dext\[4\] 11 PIN PIN_J11 0 " "Info: 11: + IC(2.107 ns) + CELL(2.818 ns) = 15.252 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'dext\[4\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.925 ns" { inst6[4]~23 dext[4] } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.831 ns ( 38.23 % ) " "Info: Total cell delay = 5.831 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 9.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.252 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] ram_256x8:inst11|Mux3~46 ram_256x8:inst11|Mux3~47 ram_256x8:inst11|Mux3~48 ram_256x8:inst11|Mux3~51 ram_256x8:inst11|Mux3~83 ram_256x8:inst11|Mux3~126 ram_256x8:inst11|Mux3~169 inst6[4]~22 inst6[4]~23 dext[4] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.252 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] {} ram_256x8:inst11|Mux3~46 {} ram_256x8:inst11|Mux3~47 {} ram_256x8:inst11|Mux3~48 {} ram_256x8:inst11|Mux3~51 {} ram_256x8:inst11|Mux3~83 {} ram_256x8:inst11|Mux3~126 {} ram_256x8:inst11|Mux3~169 {} inst6[4]~22 {} inst6[4]~23 {} dext[4] {} } { 0.000ns 1.031ns 1.477ns 0.962ns 0.249ns 0.909ns 0.724ns 0.767ns 0.926ns 0.269ns 2.107ns } { 0.088ns 0.413ns 0.150ns 0.275ns 0.416ns 0.420ns 0.275ns 0.416ns 0.150ns 0.410ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.252 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] ram_256x8:inst11|Mux3~46 ram_256x8:inst11|Mux3~47 ram_256x8:inst11|Mux3~48 ram_256x8:inst11|Mux3~51 ram_256x8:inst11|Mux3~83 ram_256x8:inst11|Mux3~126 ram_256x8:inst11|Mux3~169 inst6[4]~22 inst6[4]~23 dext[4] } "NODE_NAME" } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.252 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[6] {} ram_256x8:inst11|Mux3~46 {} ram_256x8:inst11|Mux3~47 {} ram_256x8:inst11|Mux3~48 {} ram_256x8:inst11|Mux3~51 {} ram_256x8:inst11|Mux3~83 {} ram_256x8:inst11|Mux3~126 {} ram_256x8:inst11|Mux3~169 {} inst6[4]~22 {} inst6[4]~23 {} dext[4] {} } { 0.000ns 1.031ns 1.477ns 0.962ns 0.249ns 0.909ns 0.724ns 0.767ns 0.926ns 0.269ns 2.107ns } { 0.088ns 0.413ns 0.150ns 0.275ns 0.416ns 0.420ns 0.275ns 0.416ns 0.150ns 0.410ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 15:54:37 2024 " "Info: Processing ended: Sat Jul 06 15:54:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
