

================================================================
== Vitis HLS Report for 'commit_Pipeline_VITIS_LOOP_237_2'
================================================================
* Date:           Wed Aug 14 17:50:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_237_2  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     174|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     115|    -|
|Register         |        -|     -|     216|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     216|     289|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln887_fu_230_p2       |         +|   0|  0|  23|          16|           2|
    |addr_cmp5_fu_161_p2       |      icmp|   0|  0|  29|          64|           1|
    |addr_cmp_fu_197_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1065_16_fu_259_p2  |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1065_fu_254_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1069_fu_175_p2     |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1085_fu_186_p2     |      icmp|   0|  0|  20|          32|          32|
    |commit_entry_V_fu_167_p3  |    select|   0|  0|  16|           1|          16|
    |reuse_select_fu_242_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 174|         227|         153|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  20|          4|    1|          4|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |event_queue_free_head_V_o                  |   9|          2|   16|         32|
    |event_queue_lp_youngest_issued_V_address0  |  14|          3|    2|          6|
    |event_queue_size_V_o                       |   9|          2|   16|         32|
    |reuse_addr_reg2_fu_40                      |   9|          2|   64|        128|
    |reuse_addr_reg_fu_48                       |   9|          2|   64|        128|
    |reuse_reg1_fu_44                           |   9|          2|   16|         32|
    |reuse_reg_fu_52                            |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 115|         25|  198|        400|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |addr_cmp_reg_349             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |commit_entry_V_reg_304       |  16|   0|   16|          0|
    |icmp_ln1069_reg_310          |   1|   0|    1|          0|
    |reuse_addr_reg2_fu_40        |  64|   0|   64|          0|
    |reuse_addr_reg_fu_48         |  64|   0|   64|          0|
    |reuse_reg1_fu_44             |  16|   0|   16|          0|
    |reuse_reg_fu_52              |  16|   0|   16|          0|
    |reuse_reg_load_reg_344       |  16|   0|   16|          0|
    |zext_ln587_reg_314           |  16|   0|   64|         48|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 216|   0|  264|         48|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|      commit_Pipeline_VITIS_LOOP_237_2|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|      commit_Pipeline_VITIS_LOOP_237_2|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|      commit_Pipeline_VITIS_LOOP_237_2|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|      commit_Pipeline_VITIS_LOOP_237_2|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|      commit_Pipeline_VITIS_LOOP_237_2|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|      commit_Pipeline_VITIS_LOOP_237_2|  return value|
|event_queue_lp_tails_V_address0                |  out|    2|   ap_memory|                event_queue_lp_tails_V|         array|
|event_queue_lp_tails_V_ce0                     |  out|    1|   ap_memory|                event_queue_lp_tails_V|         array|
|event_queue_lp_tails_V_we0                     |  out|    1|   ap_memory|                event_queue_lp_tails_V|         array|
|event_queue_lp_tails_V_d0                      |  out|   16|   ap_memory|                event_queue_lp_tails_V|         array|
|event_queue_lp_youngest_issued_V_address0      |  out|    2|   ap_memory|      event_queue_lp_youngest_issued_V|         array|
|event_queue_lp_youngest_issued_V_ce0           |  out|    1|   ap_memory|      event_queue_lp_youngest_issued_V|         array|
|event_queue_lp_youngest_issued_V_we0           |  out|    1|   ap_memory|      event_queue_lp_youngest_issued_V|         array|
|event_queue_lp_youngest_issued_V_d0            |  out|   16|   ap_memory|      event_queue_lp_youngest_issued_V|         array|
|event_queue_lp_youngest_issued_V_q0            |   in|   16|   ap_memory|      event_queue_lp_youngest_issued_V|         array|
|event_queue_lp_heads_V_address0                |  out|    2|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_lp_heads_V_ce0                     |  out|    1|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_lp_heads_V_we0                     |  out|    1|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_lp_heads_V_d0                      |  out|   16|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_lp_heads_V_address1                |  out|    2|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_lp_heads_V_ce1                     |  out|    1|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_lp_heads_V_q1                      |   in|   16|   ap_memory|                event_queue_lp_heads_V|         array|
|event_queue_buffer_next_V_address0             |  out|    7|   ap_memory|             event_queue_buffer_next_V|         array|
|event_queue_buffer_next_V_ce0                  |  out|    1|   ap_memory|             event_queue_buffer_next_V|         array|
|event_queue_buffer_next_V_we0                  |  out|    1|   ap_memory|             event_queue_buffer_next_V|         array|
|event_queue_buffer_next_V_d0                   |  out|   16|   ap_memory|             event_queue_buffer_next_V|         array|
|event_queue_buffer_next_V_q0                   |   in|   16|   ap_memory|             event_queue_buffer_next_V|         array|
|event_queue_buffer_event_recv_time_V_address0  |  out|    7|   ap_memory|  event_queue_buffer_event_recv_time_V|         array|
|event_queue_buffer_event_recv_time_V_ce0       |  out|    1|   ap_memory|  event_queue_buffer_event_recv_time_V|         array|
|event_queue_buffer_event_recv_time_V_q0        |   in|   32|   ap_memory|  event_queue_buffer_event_recv_time_V|         array|
|commit_time                                    |   in|   32|     ap_none|                           commit_time|        scalar|
|event_queue_size_V_i                           |   in|   16|     ap_ovld|                    event_queue_size_V|       pointer|
|event_queue_size_V_o                           |  out|   16|     ap_ovld|                    event_queue_size_V|       pointer|
|event_queue_size_V_o_ap_vld                    |  out|    1|     ap_ovld|                    event_queue_size_V|       pointer|
|event_queue_free_head_V_i                      |   in|   16|     ap_ovld|               event_queue_free_head_V|       pointer|
|event_queue_free_head_V_o                      |  out|   16|     ap_ovld|               event_queue_free_head_V|       pointer|
|event_queue_free_head_V_o_ap_vld               |  out|    1|     ap_ovld|               event_queue_free_head_V|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

