\subsection{arch Architecture Reference}
\label{classdiq2__sampling_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=180pt]{d9/d9c/classdiq2__sampling_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf lms7002\+\_\+ddin}  {\bfseries }  
\item 
{\bf fifo\+\_\+inst}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dddin\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ins2\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+rdepty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lms7002\+\_\+ddin\+\_\+inst1}  {\bfseries lms7002\+\_\+ddin}   
\item 
{\bf inst2}  {\bfseries fifo\+\_\+inst}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 38} of file {\bf diq2\+\_\+sampling.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!dddin\+\_\+data@{dddin\+\_\+data}}
\index{dddin\+\_\+data@{dddin\+\_\+data}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{dddin\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dddin\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_a1be603d0cf3d718ac149b57fe250af75}


Definition at line {\bf 44} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!fifo\+\_\+inst@{fifo\+\_\+inst}}
\index{fifo\+\_\+inst@{fifo\+\_\+inst}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{fifo\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classdiq2__sampling_1_1arch_ad96bb2323ad696436bccbd33dd3a05ed}


Definition at line {\bf 69} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!ins2\+\_\+rdreq@{ins2\+\_\+rdreq}}
\index{ins2\+\_\+rdreq@{ins2\+\_\+rdreq}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{ins2\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ins2\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_a380fb2ab208005d6f2064eeb43c3af4d}


Definition at line {\bf 48} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+h@{inst1\+\_\+data\+\_\+out\+\_\+h}}
\index{inst1\+\_\+data\+\_\+out\+\_\+h@{inst1\+\_\+data\+\_\+out\+\_\+h}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_a2eb3e35cbebc95ae8f8394b71f02386c}


Definition at line {\bf 42} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+l@{inst1\+\_\+data\+\_\+out\+\_\+l}}
\index{inst1\+\_\+data\+\_\+out\+\_\+l@{inst1\+\_\+data\+\_\+out\+\_\+l}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_a676a7edfc138c106c9f01424935d4445}


Definition at line {\bf 42} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst2@{inst2}}
\index{inst2@{inst2}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2__sampling_1_1arch_ae43f22230f04aa7f684e87ce1de41518}


Definition at line {\bf 138} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst2\+\_\+q@{inst2\+\_\+q}}
\index{inst2\+\_\+q@{inst2\+\_\+q}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst2\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_a41209e55abc98f6e6c6ea022a27855c7}


Definition at line {\bf 50} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst2\+\_\+rdepty@{inst2\+\_\+rdepty}}
\index{inst2\+\_\+rdepty@{inst2\+\_\+rdepty}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst2\+\_\+rdepty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+rdepty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_ac7630e665777a921de45ace691992acd}


Definition at line {\bf 51} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst2\+\_\+wreq@{inst2\+\_\+wreq}}
\index{inst2\+\_\+wreq@{inst2\+\_\+wreq}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst2\+\_\+wreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_a78de1d19980be842b31a0c6a5736c468}


Definition at line {\bf 47} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!inst2\+\_\+wrfull@{inst2\+\_\+wrfull}}
\index{inst2\+\_\+wrfull@{inst2\+\_\+wrfull}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{inst2\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2__sampling_1_1arch_aa69e466f3b2462d3755dd120693a0b32}


Definition at line {\bf 49} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{lms7002\+\_\+ddin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+ddin} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classdiq2__sampling_1_1arch_ab676c6cbff8c84895973b39e2de78e96}


Definition at line {\bf 55} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}!lms7002\+\_\+ddin\+\_\+inst1@{lms7002\+\_\+ddin\+\_\+inst1}}
\index{lms7002\+\_\+ddin\+\_\+inst1@{lms7002\+\_\+ddin\+\_\+inst1}!diq2\+\_\+sampling\+::arch@{diq2\+\_\+sampling\+::arch}}
\paragraph[{lms7002\+\_\+ddin\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+ddin\+\_\+inst1} {\bfseries \textcolor{vhdlchar}{lms7002\+\_\+ddin}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2__sampling_1_1arch_a8bc4d6067f9b7bff3cebe7ebf058fdd7}


Definition at line {\bf 111} of file {\bf diq2\+\_\+sampling.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf diq2\+\_\+sampling.\+vhd}\end{DoxyCompactItemize}
