// Seed: 903490841
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = {1, id_1, id_5, id_2} == 1'b0;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_3 = id_4;
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_10 = id_6;
endmodule
module module_3 (
    input wor id_0,
    output uwire id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4
    , id_9,
    input supply0 id_5,
    output tri0 id_6,
    input supply0 id_7
);
  assign id_9 = id_0;
  module_2 modCall_1 (
      id_1,
      id_9,
      id_4,
      id_9,
      id_9
  );
endmodule
