Warning (10268): Verilog HDL information at FSM.sv(16): always construct contains both blocking and non-blocking assignments File: C:/Users/Dima/Desktop/CR_1/lab_3s/FSM.sv Line: 16
Warning (10268): Verilog HDL information at d_rg.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/Dima/Desktop/CR_1/lab_3s/d_rg.sv Line: 13
Warning (10268): Verilog HDL information at cnt_div.sv(17): always construct contains both blocking and non-blocking assignments File: C:/Users/Dima/Desktop/CR_1/lab_3s/cnt_div.sv Line: 17
