################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2020/11/03 14:25:52)
# requested at line 3 in /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

+dvt_skip_compile+$DVT_PROJECT_LOC/src/ch_unit.v
+dvt_skip_compile+$DVT_PROJECT_LOC/src/clk_en_signal.v
+dvt_skip_compile+$DVT_PROJECT_LOC/src/oneshot.sv
+dvt_skip_compile+$DVT_PROJECT_LOC/src/pos_oneshot.v
+dvt_skip_compile+$DVT_PROJECT_LOC/src/ram_ctrl.v

# Available `ifdef / `ifndef controls:
# +define+PAD
# +define+TYPESDEFINED

src/axi_slave.sv
src/ch_unit_tl.v
src/clkUnit.sv
src/errorDetect.sv
src/idComparator.sv
src/interframeDetect.sv
src/playBackUnit.sv
src/playbackUnit.sv
src/syncUnit.sv
testbench/BRAMTester.sv
testbench/clk_en_sig_tb.v
includes/dataSizes.sv
includes/dataTypes.sv
src/sampleDetect_tl.sv
src/bramController.sv

