// Seed: 3035254407
module module_0 (
    output wire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5
    , id_17,
    input supply0 id_6,
    input tri0 id_7
    , id_18,
    input supply1 id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    input wire id_13,
    output uwire id_14,
    input wire id_15
);
  assign id_10 = 1'b0;
  wire id_19;
  wire id_20 = id_19;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input wor id_2,
    input tri0 id_3
    , id_30,
    input wand id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    output wire id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wire id_17,
    output wire id_18,
    output supply0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input wor id_22,
    input supply0 id_23,
    input logic id_24,
    output tri id_25,
    input tri id_26,
    output tri0 id_27,
    input uwire id_28
);
  always begin
    id_1 <= id_24;
  end
  tri1 id_31 = 1;
  module_0(
      id_8,
      id_26,
      id_5,
      id_15,
      id_19,
      id_22,
      id_10,
      id_28,
      id_6,
      id_0,
      id_8,
      id_21,
      id_21,
      id_21,
      id_25,
      id_26
  );
endmodule
