module syn_downcounter(q,clk,reset);
	input clk,reset;
	output reg [3:0] q;
	always @ (posedge clk)
	begin
		if (reset)
        q <= 4'b1111;
    else
        q <= q - 1;
	end	
endmodule
