###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:25:33 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.258
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.217 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.730 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.579 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.082 | 0.063 |   4.258 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.217 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.210 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.210 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.258
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.217 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.731 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.579 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.082 | 0.063 |   4.258 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.217 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.211 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.258
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.217 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.816 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.731 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.579 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.082 | 0.063 |   4.258 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.217 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.211 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.257
= Slack Time                    5.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.218 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.731 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.580 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.082 | 0.062 |   4.257 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.218 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.211 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.373
= Slack Time                    6.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.099 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.904 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.915 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.612 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.461 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.106 | 0.011 |   3.373 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.099 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.277 | 0.005 |   0.005 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.373
= Slack Time                    6.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.099 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.904 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.916 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.613 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.461 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 1.106 | 0.011 |   3.373 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.099 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.277 | 0.005 |   0.005 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.373
= Slack Time                    6.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.100 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.904 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.916 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.613 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.462 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.106 | 0.011 |   3.373 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.277 | 0.005 |   0.005 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.373
= Slack Time                    6.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.100 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.905 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.916 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.613 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.462 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.106 | 0.011 |   3.373 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.277 | 0.006 |   0.006 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.373
= Slack Time                    6.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.100 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.905 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.916 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.613 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.462 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.106 | 0.012 |   3.373 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.277 | 0.006 |   0.006 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.373
= Slack Time                    6.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.100 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.905 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.917 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.614 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.462 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.106 | 0.012 |   3.373 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.006 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.373
= Slack Time                    6.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.100 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.905 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.917 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    8.614 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    9.462 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.106 | 0.011 |   3.373 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.094 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.277 | 0.006 |   0.006 |   -6.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  2.591
= Slack Time                    6.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.884 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    7.688 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    8.700 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 0.963 | 0.077 |   2.591 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.884 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -6.879 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.277 | 0.004 |   0.004 |   -6.879 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  2.589
= Slack Time                    6.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.885 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    7.690 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.816 |    8.701 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    9.398 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 0.961 | 0.076 |   2.589 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.885 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -6.881 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.277 | 0.004 |   0.004 |   -6.881 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.477
- Arrival Time                  2.588
= Slack Time                    6.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.889 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    7.693 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.816 |    8.705 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    9.402 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 0.960 | 0.075 |   2.588 |    9.477 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.889 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.887 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.277 | 0.001 |   0.001 |   -6.887 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  2.591
= Slack Time                    6.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.889 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    7.693 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    8.705 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    9.402 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 0.963 | 0.078 |   2.591 |    9.480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.889 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -6.884 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.277 | 0.004 |   0.004 |   -6.884 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.481
- Arrival Time                  2.591
= Slack Time                    6.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.890 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    7.694 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    8.706 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    9.403 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 0.963 | 0.078 |   2.591 |    9.481 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -6.890 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.884 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.277 | 0.005 |   0.005 |   -6.884 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                        -0.013
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.815
- Arrival Time                  2.582
= Slack Time                    7.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    7.233 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.126 | 0.805 |   0.805 |    8.038 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.373 | 1.012 |   1.816 |    9.050 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M     | 0.900 | 0.697 |   2.513 |    9.747 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.954 | 0.069 |   2.582 |    9.815 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.277 |       |   0.000 |   -7.233 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -7.231 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.277 | 0.002 |   0.003 |   -7.231 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.294
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.123
- Arrival Time                  2.180
= Slack Time                    7.943
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.943 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.276 | 0.921 |   0.921 |    8.864 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.263 | 0.960 |   1.882 |    9.825 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.262 | 0.297 |   2.179 |   10.122 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.262 | 0.001 |   2.180 |   10.123 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.943 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -7.909 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -7.879 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -7.613 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -7.496 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -7.363 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.199 | 0.038 |   0.617 |   -7.326 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.288
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.129
- Arrival Time                  2.180
= Slack Time                    7.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.949 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.276 | 0.921 |   0.921 |    8.871 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.263 | 0.960 |   1.882 |    9.831 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.262 | 0.297 |   2.179 |   10.128 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.262 | 0.001 |   2.180 |   10.129 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.949 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -7.916 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -7.886 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -7.619 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -7.503 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -7.370 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.199 | 0.038 |   0.617 |   -7.332 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.002
- Setup                         0.345
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.458
- Arrival Time                  0.298
= Slack Time                    9.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v    |            | 0.000 |       |   0.000 |    9.160 | 
     | U0_ALU/FE_PHC15_SI_3_  | A v -> Y v | DLY1X1M    | 0.073 | 0.298 |   0.298 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v       | SDFFRHQX1M | 0.073 | 0.000 |   0.298 |    9.458 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.277 |       |   0.000 |   -9.160 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |   -9.157 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.277 | 0.002 |   0.002 |   -9.157 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.347
- Setup                         0.320
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.827
- Arrival Time                  3.338
= Slack Time                   96.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.489 | 
     | U6_mux2X1/FE_PHC10_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.270 | 0.918 |   0.918 |   97.408 | 
     | U6_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.241 | 0.943 |   1.862 |   98.351 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X2M | 1.110 | 0.805 |   2.667 |   99.156 | 
     | FE_OFC4_SYNC_UART_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.829 | 0.584 |   3.251 |   99.740 | 
     | U0_ClkDiv/div_clk_reg       | RN ^       | SDFFRQX2M | 0.905 | 0.087 |   3.338 |   99.827 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.489 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.451 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.021 | 0.034 |   0.073 |  -96.417 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.288 | 0.273 |   0.346 |  -96.144 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.288 | 0.001 |   0.347 |  -96.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.372
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.826
- Arrival Time                  4.285
= Slack Time                   96.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.541 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.345 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.357 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.054 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.903 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.735 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.081 | 0.090 |   4.285 |  100.826 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.541 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.502 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.396 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.288 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.177 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.068 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.961 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.856 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.739 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.434 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.317 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.173 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M  | 0.198 | 0.004 |   1.372 |  -95.169 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.372
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.826
- Arrival Time                  4.285
= Slack Time                   96.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.541 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.345 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.357 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.054 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.903 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.735 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | RN ^       | SDFFRQX2M | 1.081 | 0.090 |   4.285 |  100.826 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.541 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.502 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.396 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.288 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.177 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.068 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.961 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.856 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.739 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.434 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.317 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.173 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | CK ^       | SDFFRQX2M  | 0.198 | 0.004 |   1.372 |  -95.169 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.379
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  4.291
= Slack Time                   96.542
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.542 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.347 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.358 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.055 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.904 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.737 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | RN ^       | SDFFRQX2M | 1.081 | 0.096 |   4.291 |  100.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.542 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.503 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.397 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.289 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.178 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.069 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.701 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.435 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.318 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.174 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | CK ^       | SDFFRQX2M  | 0.199 | 0.011 |   1.379 |  -95.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.379
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  4.291
= Slack Time                   96.542
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.542 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.347 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.359 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.055 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.904 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.737 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | RN ^       | SDFFRQX2M | 1.081 | 0.096 |   4.291 |  100.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.542 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.503 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.397 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.289 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.178 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.069 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.701 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.435 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.319 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.174 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | CK ^       | SDFFRQX2M  | 0.199 | 0.011 |   1.379 |  -95.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.379
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  4.291
= Slack Time                   96.543
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.543 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.347 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.359 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.056 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.905 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.737 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | RN ^       | SDFFRQX2M | 1.081 | 0.096 |   4.291 |  100.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.543 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.504 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.398 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.290 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.179 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.858 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.741 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.702 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.436 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.319 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.175 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.379 |  -95.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                  4.290
= Slack Time                   96.543
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.543 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.348 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.360 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.057 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.905 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.738 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | RN ^       | SDFFRQX2M | 1.081 | 0.096 |   4.290 |  100.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.543 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.505 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.398 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.291 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.179 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.858 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.741 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.703 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.436 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.320 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.175 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.380 |  -95.164 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                  4.290
= Slack Time                   96.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.544 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.348 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.360 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.057 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.905 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.738 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | RN ^       | SDFFRQX2M | 1.081 | 0.095 |   4.290 |  100.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.544 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.505 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.399 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.291 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.180 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.071 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.858 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.741 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.703 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.436 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.320 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.176 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.380 |  -95.164 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                  4.289
= Slack Time                   96.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.544 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.349 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.361 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.058 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.906 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.739 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | RN ^       | SDFFRQX2M | 1.081 | 0.095 |   4.289 |  100.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.544 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.506 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.399 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.292 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.180 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.071 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.965 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.859 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.742 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.704 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.437 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.321 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.176 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.380 |  -95.165 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                  4.289
= Slack Time                   96.545
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.545 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.349 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.361 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.058 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.907 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.739 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | RN ^       | SDFFRQX2M | 1.081 | 0.094 |   4.289 |  100.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.545 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.506 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.400 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.292 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.072 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.965 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.860 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.743 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.704 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.438 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.321 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.177 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.380 |  -95.165 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.288
= Slack Time                   96.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.547 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.364 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.061 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.909 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.742 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | RN ^       | SDFFRQX2M | 1.081 | 0.093 |   4.288 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.547 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.402 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.295 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.183 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.074 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.968 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.862 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.745 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.707 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.324 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.179 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | CK ^       | SDFFRQX2M  | 0.201 | 0.013 |   1.381 |  -95.166 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.378
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  4.284
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.353 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.365 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.062 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.743 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | RN ^       | SDFFRQX2M | 1.081 | 0.089 |   4.284 |  100.832 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.296 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.184 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.075 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.969 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.863 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.746 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.708 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.325 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.180 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | CK ^       | SDFFRQX2M  | 0.199 | 0.010 |   1.378 |  -95.170 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.287
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.353 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.365 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.062 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.743 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] | RN ^       | SDFFRQX2M | 1.081 | 0.092 |   4.287 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.404 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.296 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.185 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.076 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.969 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.863 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.746 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.708 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.325 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.181 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] | CK ^       | SDFFRQX2M  | 0.201 | 0.013 |   1.381 |  -95.167 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.379
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  4.284
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.354 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.366 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.063 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.744 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] | RN ^       | SDFFRQX2M | 1.081 | 0.089 |   4.284 |  100.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.511 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.404 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.297 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.185 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.076 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.970 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.864 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.747 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.709 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.442 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.326 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.181 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.379 |  -95.170 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.286
= Slack Time                   96.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.550 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.354 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.366 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.063 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.744 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] | RN ^       | SDFFRQX2M | 1.081 | 0.091 |   4.286 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.550 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.511 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.405 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.297 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.186 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.077 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.970 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.865 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.748 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.709 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.443 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.326 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.182 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] | CK ^       | SDFFRQX2M  | 0.200 | 0.013 |   1.381 |  -95.169 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                  4.284
= Slack Time                   96.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.550 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.355 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.366 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.063 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.744 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | RN ^       | SDFFRQX2M | 1.081 | 0.089 |   4.284 |  100.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.550 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.511 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.405 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.297 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.186 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.077 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.971 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.865 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.748 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.709 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.443 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.326 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.182 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | CK ^       | SDFFRQX2M  | 0.199 | 0.012 |   1.380 |  -95.170 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.284
= Slack Time                   96.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.550 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.355 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.367 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.064 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.745 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | RN ^       | SDFFRQX2M | 1.081 | 0.090 |   4.284 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.550 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.512 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.405 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.298 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.186 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.077 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.971 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.865 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.748 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.710 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.443 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.327 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.182 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | CK ^       | SDFFRQX2M  | 0.200 | 0.013 |   1.380 |  -95.170 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.284
= Slack Time                   96.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.551 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.356 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.367 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.064 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.913 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.745 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] | RN ^       | SDFFRQX2M | 1.081 | 0.089 |   4.284 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.551 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.512 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.406 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.298 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.187 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.078 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.972 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.866 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.749 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.710 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.444 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.327 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.183 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] | CK ^       | SDFFRQX2M  | 0.200 | 0.013 |   1.381 |  -95.170 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.284
= Slack Time                   96.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.551 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.356 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.368 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.065 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.913 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.746 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] | RN ^       | SDFFRQX2M | 1.081 | 0.089 |   4.284 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.551 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.513 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.406 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.299 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.187 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.078 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.972 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.866 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.749 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.711 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.444 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.328 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.183 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] | CK ^       | SDFFRQX2M  | 0.200 | 0.013 |   1.381 |  -95.170 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.281
= Slack Time                   96.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.554 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.359 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.371 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.068 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.916 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.749 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] | RN ^       | SDFFRQX2M | 1.081 | 0.087 |   4.281 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.554 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.516 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.409 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.302 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.190 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.081 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.975 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.869 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.752 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.714 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.447 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.331 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.186 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] | CK ^       | SDFFRQX2M  | 0.200 | 0.013 |   1.381 |  -95.173 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  4.279
= Slack Time                   96.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.556 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.361 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.373 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.070 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.918 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.751 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] | RN ^       | SDFFRQX2M | 1.081 | 0.084 |   4.279 |  100.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.556 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.518 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.411 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.304 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.192 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.083 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.977 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.871 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.754 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.716 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.449 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.333 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.188 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] | CK ^       | SDFFRQX2M  | 0.201 | 0.013 |   1.381 |  -95.175 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  4.278
= Slack Time                   96.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.558 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.362 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.374 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.071 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.919 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.752 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] | RN ^       | SDFFRQX2M | 1.081 | 0.083 |   4.278 |  100.836 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.558 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.519 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.413 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.305 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.194 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.085 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.978 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.873 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.755 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.717 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.451 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.334 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] | CK ^       | SDFFRQX2M  | 0.201 | 0.013 |   1.381 |  -95.176 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.373
- Setup                         0.358
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.816
- Arrival Time                  4.258
= Slack Time                   96.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   96.558 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.363 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.375 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.072 | 
     | FE_OFC2_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.920 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.753 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[13] | RN ^       | SDFFRX1M  | 1.082 | 0.063 |   4.258 |  100.816 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.558 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.520 | 
     | scan_clk__L2_I1                  | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.413 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.306 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.194 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.085 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.979 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.873 | 
     | scan_clk__L8_I0                  | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.756 | 
     | scan_clk__L9_I0                  | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.718 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.451 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.335 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.190 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[13] | CK ^       | SDFFRX1M   | 0.198 | 0.006 |   1.373 |  -95.185 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.374
- Setup                         0.358
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.816
- Arrival Time                  4.258
= Slack Time                   96.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   96.558 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.363 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.375 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.072 | 
     | FE_OFC2_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.920 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.753 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[14] | RN ^       | SDFFRX1M  | 1.082 | 0.063 |   4.258 |  100.816 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.558 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.520 | 
     | scan_clk__L2_I1                  | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.414 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.306 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.195 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.085 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.979 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.873 | 
     | scan_clk__L8_I0                  | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.756 | 
     | scan_clk__L9_I0                  | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.718 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.451 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.335 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.190 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[14] | CK ^       | SDFFRX1M   | 0.198 | 0.006 |   1.374 |  -95.185 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.378
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  4.273
= Slack Time                   96.559
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.559 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.364 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.375 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.072 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.921 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.754 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | RN ^       | SDFFRQX2M | 1.081 | 0.078 |   4.273 |  100.832 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.559 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.520 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.414 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.306 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.195 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.086 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.980 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.874 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.757 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.718 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.452 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.335 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.191 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | CK ^       | SDFFRQX2M  | 0.199 | 0.010 |   1.378 |  -95.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.378
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  4.273
= Slack Time                   96.559
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.559 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.364 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.376 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.073 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.921 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.754 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 1.081 | 0.078 |   4.273 |  100.832 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.559 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.521 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.415 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.307 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.196 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.086 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.980 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.874 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.757 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.719 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.452 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.336 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.192 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.199 | 0.010 |   1.378 |  -95.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.379
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  4.273
= Slack Time                   96.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.560 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.365 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.376 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.073 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.922 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.755 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | RN ^       | SDFFRQX2M | 1.081 | 0.078 |   4.273 |  100.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.560 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.521 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.415 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.307 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.196 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.087 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.981 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.875 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.758 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.719 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.453 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.336 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.192 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | CK ^       | SDFFRQX2M  | 0.199 | 0.011 |   1.379 |  -95.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.379
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  4.273
= Slack Time                   96.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.560 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.365 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.376 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.073 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.922 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.755 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | RN ^       | SDFFRQX2M | 1.081 | 0.078 |   4.273 |  100.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.560 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.521 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.415 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.307 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.196 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.087 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.981 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.875 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.758 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.719 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.453 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.336 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.192 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | CK ^       | SDFFRQX2M  | 0.199 | 0.011 |   1.379 |  -95.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  4.275
= Slack Time                   96.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.561 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.365 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.377 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.074 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.922 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.755 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] | RN ^       | SDFFRQX2M | 1.081 | 0.080 |   4.275 |  100.836 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.561 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.522 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.416 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.308 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.197 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.088 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.981 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.875 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.758 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.720 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.453 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.224 |  -95.337 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.193 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] | CK ^       | SDFFRQX2M  | 0.201 | 0.013 |   1.381 |  -95.179 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.378
- Setup                         0.346
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  4.269
= Slack Time                   96.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.562 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |   97.367 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |   98.379 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |   99.076 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |   99.924 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |  100.757 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] | RN ^       | SDFFRQX2M | 1.082 | 0.075 |   4.269 |  100.832 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.562 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.046 | 0.039 |   0.039 |  -96.524 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.417 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.108 |   0.253 |  -96.310 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.045 | 0.111 |   0.364 |  -96.198 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.109 |   0.473 |  -96.089 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.106 |   0.579 |  -95.983 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.685 |  -95.877 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.802 |  -95.760 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.038 |   0.841 |  -95.722 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   1.107 |  -95.455 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   1.223 |  -95.339 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   1.368 |  -95.194 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] | CK ^       | SDFFRQX2M  | 0.199 | 0.010 |   1.378 |  -95.185 | 
     +------------------------------------------------------------------------------------------------------------+ 

