$date
	Thu Jan 22 20:25:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var wire 3 # c [2:0] $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module DUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) c [2:0] $end
$scope module FA1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c_in $end
$var wire 1 - c_out $end
$var wire 1 . sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 1 c_in $end
$var wire 1 2 c_out $end
$var wire 1 3 sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 6 c_in $end
$var wire 1 7 c_out $end
$var wire 1 8 sum $end
$upscope $end
$scope module FA4 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; c_in $end
$var wire 1 " c_out $end
$var wire 1 < sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
0,
x+
x*
bx )
bx (
bx '
bx &
bx %
bx $
bx #
x"
bx !
$end
#10
0"
1<
0;
07
13
18
11
06
1-
b1 #
b1 )
02
b1110 !
b1110 (
0.
1+
00
15
0:
1*
0/
04
19
b101 %
b101 '
b1001 $
b1001 &
#20
