// Seed: 804069202
module module_0 #(
    parameter id_1 = 32'd49,
    parameter id_5 = 32'd21,
    parameter id_6 = 32'd62
) (
    input _id_1,
    output reg id_2,
    output logic id_3,
    input logic id_4
    , _id_5,
    inout logic _id_6
);
  always @(posedge id_5[id_1[1] : id_5]) begin
    id_2[1'b0 : id_6] <= (1);
  end
endmodule
