 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 23:42:52 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_0
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_0
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.71       1.71 f
  srstn (in)                                              0.00       1.71 f
  lenet_1/srstn (lenet_mydesign_0)                        0.00       1.71 f
  lenet_1/conv_top/srstn (conv_top_mydesign_0)            0.00       1.71 f
  lenet_1/conv_top/U2/Y (DELLN2X2_HVT)                    0.42       2.13 f
  lenet_1/conv_top/conv_control/srstn (conv_control_mydesign_0)
                                                          0.00       2.13 f
  lenet_1/conv_top/conv_control/U405/Y (NBUFFX4_HVT)      0.09       2.22 f
  lenet_1/conv_top/conv_control/U404/Y (INVX2_HVT)        0.07       2.29 r
  lenet_1/conv_top/conv_control/U256/Y (INVX1_HVT)        0.07       2.35 f
  lenet_1/conv_top/conv_control/U357/Y (NAND2X2_HVT)      0.13       2.48 r
  lenet_1/conv_top/conv_control/U403/Y (AO21X1_HVT)       0.07       2.55 r
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23)
                                                          0.00       2.55 r
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.55 r
  data arrival time                                                  2.55

  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  time borrowed from endpoint                             0.84       2.55
  data required time                                                 2.55
  --------------------------------------------------------------------------
  data required time                                                 2.55
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.71   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         1.60   
  actual time borrow                                      0.84   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_0
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_0
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.71       1.71 f
  srstn (in)                                              0.00       1.71 f
  lenet_1/srstn (lenet_mydesign_0)                        0.00       1.71 f
  lenet_1/conv_top/srstn (conv_top_mydesign_0)            0.00       1.71 f
  lenet_1/conv_top/U2/Y (DELLN2X2_HVT)                    0.42       2.13 f
  lenet_1/conv_top/conv_control/srstn (conv_control_mydesign_0)
                                                          0.00       2.13 f
  lenet_1/conv_top/conv_control/U405/Y (NBUFFX4_HVT)      0.09       2.22 f
  lenet_1/conv_top/conv_control/U404/Y (INVX2_HVT)        0.07       2.29 r
  lenet_1/conv_top/conv_control/U256/Y (INVX1_HVT)        0.07       2.35 f
  lenet_1/conv_top/conv_control/U604/Y (NAND2X0_HVT)      0.14       2.49 r
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_7)
                                                          0.00       2.49 r
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  time borrowed from endpoint                             0.78       2.49
  data required time                                                 2.49
  --------------------------------------------------------------------------
  data required time                                                 2.49
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.71   
  library setup time                                     -0.16   
  --------------------------------------------------------------
  max time borrow                                         1.55   
  actual time borrow                                      0.78   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_0
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_0
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.71       1.71 f
  srstn (in)                                              0.00       1.71 f
  lenet_1/srstn (lenet_mydesign_0)                        0.00       1.71 f
  lenet_1/conv_top/srstn (conv_top_mydesign_0)            0.00       1.71 f
  lenet_1/conv_top/U2/Y (DELLN2X2_HVT)                    0.42       2.13 f
  lenet_1/conv_top/conv_control/srstn (conv_control_mydesign_0)
                                                          0.00       2.13 f
  lenet_1/conv_top/conv_control/U405/Y (NBUFFX4_HVT)      0.09       2.22 f
  lenet_1/conv_top/conv_control/U404/Y (INVX2_HVT)        0.07       2.29 r
  lenet_1/conv_top/conv_control/U256/Y (INVX1_HVT)        0.07       2.35 f
  lenet_1/conv_top/conv_control/U604/Y (NAND2X0_HVT)      0.14       2.49 r
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_6)
                                                          0.00       2.49 r
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  time borrowed from endpoint                             0.78       2.49
  data required time                                                 2.49
  --------------------------------------------------------------------------
  data required time                                                 2.49
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.71   
  library setup time                                     -0.16   
  --------------------------------------------------------------
  max time borrow                                         1.55   
  actual time borrow                                      0.78   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_0
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_0
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.71       1.71 f
  srstn (in)                                              0.00       1.71 f
  lenet_1/srstn (lenet_mydesign_0)                        0.00       1.71 f
  lenet_1/conv_top/srstn (conv_top_mydesign_0)            0.00       1.71 f
  lenet_1/conv_top/U2/Y (DELLN2X2_HVT)                    0.42       2.13 f
  lenet_1/conv_top/conv_control/srstn (conv_control_mydesign_0)
                                                          0.00       2.13 f
  lenet_1/conv_top/conv_control/U405/Y (NBUFFX4_HVT)      0.09       2.22 f
  lenet_1/conv_top/conv_control/U404/Y (INVX2_HVT)        0.07       2.29 r
  lenet_1/conv_top/conv_control/U256/Y (INVX1_HVT)        0.07       2.35 f
  lenet_1/conv_top/conv_control/U604/Y (NAND2X0_HVT)      0.14       2.49 r
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_5)
                                                          0.00       2.49 r
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock clk' (rise edge)                                  1.71       1.71
  clock network delay (ideal)                             0.00       1.71
  lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.71 r
  time borrowed from endpoint                             0.78       2.49
  data required time                                                 2.49
  --------------------------------------------------------------------------
  data required time                                                 2.49
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.71   
  library setup time                                     -0.16   
  --------------------------------------------------------------
  max time borrow                                         1.55   
  actual time borrow                                      0.78   
  --------------------------------------------------------------


1
