#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 28 14:45:04 2023
# Process ID: 22376
# Current directory: D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15108 D:\Programs\Xilinx\Projects\TCL_Test2\Prime_Generation\Prime_Generation.xpr
# Log file: D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/vivado.log
# Journal file: D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation\vivado.jou
# Running On: DESKTOP-URGPKP9, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 34142 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_bd_design "ADC"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property -dict [list \
  CONFIG.AVERAGE_ENABLE_VP_VN {true} \
  CONFIG.CHANNEL_AVERAGING {16} \
  CONFIG.CHANNEL_ENABLE_VP_VN {true} \
  CONFIG.ENABLE_VCCDDRO_ALARM {false} \
  CONFIG.ENABLE_VCCPAUX_ALARM {false} \
  CONFIG.ENABLE_VCCPINT_ALARM {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.OT_ALARM {false} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
  CONFIG.USER_TEMP_ALARM {false} \
  CONFIG.VCCAUX_ALARM {false} \
  CONFIG.VCCINT_ALARM {false} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
open_bd_design {D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/bd/ADC/ADC.bd}
make_wrapper -files [get_files D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/bd/ADC/ADC.bd] -top
add_files -norecurse d:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.gen/sources_1/bd/ADC/hdl/ADC_wrapper.v
update_compile_order -fileset sources_1
