#include <typedefs.h>

#ifdef DBAND
/* Dual BAND use this */
uint16 wl_srom_map_4322[220] = {  
/* BCM4322MP P312 SN408 -SN1222697 */
/* PA values MUST be calibrated and refilled for the your actual EEPROM/SROM-less design */
/* 5GHz PA MAY(MUST) be recalibrated on per board basis */
/* MAC address are zero'ed */
/* CRC here is not recalculated, do not program this to EEPROM/SROM, this is for EEPROM/SROM-less use only */
/* srom[000]: */  0x3001, 0x0000, 0x04a6, 0x14e4, 0x432b, 0x8000, 0x0002, 0x0000,
/* srom[008]: */  0x1730, 0x1800, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[016]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[024]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[032]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[040]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[048]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[056]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[064]: */  0x5372, 0x1312, 0x0a00, 0x0000, 0x0602, 0x0000, 0x0000, 0x0000,
/* srom[072]: */  0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0x0707, 0x0202,
/* srom[080]: */  0xffff, 0x0333, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x0301,
/* srom[088]: */  0x0301, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[096]: */  0x2048, 0xfe83, 0x165b, 0xfa8a, 0x3e40, 0x403c, 0xfe9f, 0x1544,
/* srom[104]: */  0xfac7, 0xfe9b, 0x14fa, 0xfadd, 0xfe8a, 0x1685, 0xfa78, 0x0000,
/* srom[112]: */  0x2048, 0xfe84, 0x1663, 0xfa81, 0x3e40, 0x403c, 0xfea6, 0x1531,
/* srom[120]: */  0xfad1, 0xfea8, 0x1459, 0xfb02, 0xfe8e, 0x165f, 0xfa7e, 0x0000,
/* srom[128]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[136]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[144]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[152]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[160]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[168]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[176]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[184]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[192]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[200]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff,
/* srom[208]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[216]: */  0xffff, 0xffff, 0xffff, 0x2008,                               
};

#else
/* Single BAND use this */
uint16 wl_srom_map_4322[220] = {
/* BCM4322MP2D P207 hardware SN244 upgraded with srom ver209 */
/* PA values MUST be calibrated and refilled for the actual EEPROM/SROM-less design*/
/* 2.4GHz PA does not need to be recalibrated on per board basis */
/* MAC address are zero'ed */
/* CRC here is not recalculated, do not program this to EEPROM/SROM, this is for EEPROM/SROM-less use only */	   
/* srom[000]: */  0x3001, 0x0000, 0x04bc, 0x14e4, 0x432c, 0x8000, 0x0002, 0x0000,
/* srom[008]: */  0x1730, 0x1800, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[016]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[024]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[032]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[040]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[048]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[056]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[064]: */  0x5372, 0x1209, 0x0200, 0x0000, 0x0400, 0x0000, 0x0000, 0x0000,
/* srom[072]: */  0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0x0303, 0x0202,
/* srom[080]: */  0xffff, 0x0033, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x0301,
/* srom[088]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[096]: */  0x2048, 0xfe9a, 0x1571, 0xfabd, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[104]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[112]: */  0x2048, 0xfeb9, 0x159f, 0xfadd, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[120]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[128]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[136]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[144]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[152]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[160]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[168]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[176]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[184]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[192]: */  0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/* srom[200]: */  0x0000, 0x0000, 0x0000, 0x3333, 0x5555, 0xffff, 0xffff, 0xffff,
/* srom[208]: */  0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/* srom[216]: */  0xffff, 0xffff, 0xffff, 0xec08,                               
};

#endif
