<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v</a>
defines: 
time_elapsed: 0.756s
ram usage: 31684 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpy3q63mh0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:1</a>: No timescale set for &#34;ternary&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:1</a>: Compile module &#34;work@ternary&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:1</a>: Top level module &#34;work@ternary&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpy3q63mh0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ternary
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpy3q63mh0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpy3q63mh0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ternary)
 |vpiName:work@ternary
 |uhdmallPackages:
 \_package: builtin, parent:work@ternary
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ternary, file:<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v</a>, line:1, parent:work@ternary
   |vpiDefName:work@ternary
   |vpiFullName:work@ternary
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@ternary
       |vpiStmt:
       \_sys_func_call: ($display), line:11
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:11
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:12
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (a), line:3
     |vpiName:a
     |vpiFullName:work@ternary.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:4
     |vpiName:b
     |vpiFullName:work@ternary.b
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c), line:5
     |vpiName:c
     |vpiFullName:work@ternary.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:7
     |vpiName:d
     |vpiFullName:work@ternary.d
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@ternary (work@ternary), file:<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v</a>, line:1
   |vpiDefName:work@ternary
   |vpiName:work@ternary
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@ternary
     |vpiName:a
     |vpiFullName:work@ternary.a
     |vpiNetType:1
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:4, parent:work@ternary
     |vpiName:b
     |vpiFullName:work@ternary.b
     |vpiNetType:1
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (c), line:5, parent:work@ternary
     |vpiName:c
     |vpiFullName:work@ternary.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:7, parent:work@ternary
     |vpiName:d
     |vpiFullName:work@ternary.d
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_ternary of type 3000
Object: \work_ternary of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 36
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ternary of type 32
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ternary&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28114f0] str=&#39;\work_ternary&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:3</a>.0-3.0&gt; [0x281d860] str=&#39;\a&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:3</a>.0-3.0&gt; [0x281db90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:3</a>.0-3.0&gt; [0x2825f50] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:3</a>.0-3.0&gt; [0x2826260] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:4</a>.0-4.0&gt; [0x2826140] str=&#39;\b&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:4</a>.0-4.0&gt; [0x2826450]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:4</a>.0-4.0&gt; [0x2826790] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:4</a>.0-4.0&gt; [0x2826950] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:5</a>.0-5.0&gt; [0x28265f0] str=&#39;\c&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:7</a>.0-7.0&gt; [0x2826b10] str=&#39;\d&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:7</a>.0-7.0&gt; [0x2826c30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:7</a>.0-7.0&gt; [0x2826f30] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:7</a>.0-7.0&gt; [0x28270d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2827290]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:10</a>.0-10.0&gt; [0x28273b0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:11</a>.0-11.0&gt; [0x2827530] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:11</a>.0-11.0&gt; [0x28279b0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:12</a>.0-12.0&gt; [0x2827770] str=&#39;\$finish&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/bitwidth2.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/bitwidth2.v:12</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>