//

csl_register reg1{
  reg1(){
    set_type(counter);
    set_width(4);
    add_logic(count_direction,up);
    add_logic(serial_output);
  }
};

csl_unit u1{
  csl_port clk(input);
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output,4);
  //csl_port p4(input,4);
  reg1 r2(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p3));
  u1(){
  }
};
