{:input (genetic.crossover/dumb-crossover 1858395443 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_8_9 , wire1_14, wire2_30, \\wire21_:missing_32_33 , \\wire22_:missing_32_34 , wire23_37, wire24_39, wire25_30);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_8_9 ;\n  wire \\wire0_:missing_8_9 ;\n  wire wire10_11_32;\n  wire wire14_30;\n  wire wire17;\n  output wire1_14;\n  wire wire1_14;\n  input \\wire21_:missing_32_33 ;\n  wire \\wire21_:missing_32_33 ;\n  input \\wire22_:missing_32_34 ;\n  wire \\wire22_:missing_32_34 ;\n  input wire23_37;\n  wire wire23_37;\n  output wire24_39;\n  wire wire24_39;\n  output wire25_30;\n  wire wire25_30;\n  wire wire27_32;\n  wire \\wire27_:missing ;\n  wire wire28_33;\n  wire \\wire28_:missing ;\n  wire wire29_35_42;\n  wire wire29_38;\n  output wire2_30;\n  wire wire2_30;\n  wire wire31_30;\n  wire \\wire31_:missing ;\n  wire wire36_11;\n  wire wire36_35;\n  wire wire36_39;\n  wire wire36_41;\n  wire \\wire36_:missing_15_17 ;\n  wire \\wire36_:missing_40 ;\n  wire \\wire36_:missing_8 ;\n  wire \\wire36_:missing_9 ;\n  wire \\wire3_13_16_18_:missing ;\n  wire wire40;\n  wire wire41;\n  wire wire4_8;\n  wire \\wire5_:missing ;\n  wire wire6_10;\n  wire \\wire6_:missing ;\n  wire \\wire7_11_:missing ;\n  wire wire7_19;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_30_20 ;\n  wire \\wire:missing_36_37 ;\n  wire \\wire:missing_36_5 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_8;\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_13_16_18_:missing ;\n  assign \\wire27_:missing  = 2'h1 >> wire27_32;\n  assign \\wire28_:missing  = 2'h1 >> wire28_33;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire29_38 = 2'h1 >> wire29_35_42;\n  assign \\wire:missing_30_20  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_30;\n  assign wire10_11_32 = 4'h8 >> { \\wire22_:missing_32_34 , \\wire21_:missing_32_33  };\n  assign wire28_33 = 4'h8 >> { \\wire:missing_edge , \\wire21_:missing_32_33  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire22_:missing_32_34  };\n  assign wire29_35_42 = 4'h8 >> { wire36_35, wire36_35 };\n  assign \\wire36_:missing_8  = 4'h8 >> { \\wire:missing_36_37 , \\wire:missing_36_5  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_10;\n  assign wire7_19 = 2'h1 >> \\wire7_11_:missing ;\n  assign wire4_8 = 4'h8 >> { \\wire36_:missing_8 , \\wire0_:missing_8_9  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire36_:missing_9 , \\wire0_:missing_8_9  };\n  assign wire6_10 = 4'h6 >> { \\wire:missing_edge , wire10_11_32 };\n  assign \\wire7_11_:missing  = 4'h8 >> { wire10_11_32, wire36_11 };\n  assign \\wire3_13_16_18_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_42  = wire29_35_42;\n  assign wire41 = wire36_41;\n  assign wire40 = \\wire36_:missing_40 ;\n  assign wire24_39 = wire36_39;\n  assign \\wire:missing_edge  = wire29_38;\n  assign \\wire:missing_36_37  = wire23_37;\n  assign \\wire:missing_20  = \\wire:missing_30_20 ;\n  assign \\wire:missing_edge  = wire7_19;\n  assign wire17 = \\wire36_:missing_15_17 ;\n  assign \\wire:missing_edge  = \\wire3_13_16_18_:missing ;\n  assign \\wire:missing_edge  = \\wire36_:missing_15_17 ;\n  assign wire1_14 = wire14_30;\n  assign \\wire:missing_edge  = \\wire3_13_16_18_:missing ;\n  assign \\wire:missing_12  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:3.1-92.10\" *)\nmodule postsynth(\\wire0_:missing_8_9 , wire1_14, wire2_30, \\wire21_:missing_32_33 , \\wire22_:missing_32_34 , wire23_37, wire24_39, wire25_30);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:5.9-5.28\" *)\n  input \\wire0_:missing_8_9 ;\n  wire \\wire0_:missing_8_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:8.8-8.17\" *)\n  wire wire14_30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:9.8-9.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:10.10-10.18\" *)\n  output wire1_14;\n  wire wire1_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:12.9-12.31\" *)\n  input \\wire21_:missing_32_33 ;\n  wire \\wire21_:missing_32_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:14.9-14.31\" *)\n  input \\wire22_:missing_32_34 ;\n  wire \\wire22_:missing_32_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:16.9-16.18\" *)\n  input wire23_37;\n  wire wire23_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:18.10-18.19\" *)\n  output wire24_39;\n  wire wire24_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:20.10-20.19\" *)\n  output wire25_30;\n  wire wire25_30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:27.8-27.17\" *)\n  wire wire29_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:28.10-28.18\" *)\n  output wire2_30;\n  wire wire2_30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:34.8-34.17\" *)\n  wire wire36_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:36.8-36.30\" *)\n  wire \\wire36_:missing_15_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:40.8-40.32\" *)\n  wire \\wire3_13_16_18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:44.8-44.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:48.8-48.16\" *)\n  wire wire7_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:49.8-49.24\" *)\n  wire \\wire:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:50.8-50.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:51.8-51.27\" *)\n  wire \\wire:missing_30_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:52.8-52.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_36_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FC0F212.v:55.8-55.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_30 = 1'hx;\n  assign wire17 = 1'h0;\n  assign wire1_14 = 1'hx;\n  assign wire24_39 = 1'hx;\n  assign wire25_30 = 1'hx;\n  assign wire29_38 = 1'h0;\n  assign wire2_30 = 1'hx;\n  assign wire36_39 = 1'hx;\n  assign \\wire36_:missing_15_17  = 1'h0;\n  assign \\wire3_13_16_18_:missing  = 1'h1;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire7_19 = 1'h0;\n  assign \\wire:missing_12  = 1'h0;\n  assign \\wire:missing_20  = 1'h1;\n  assign \\wire:missing_30_20  = 1'h1;\n  assign \\wire:missing_36_37  = wire23_37;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:03:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q/src/top.v'.\nSBY  3:03:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] Copy '/tmp/fuzzmount2DDF5D8C/2FC0F212.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q/src/2FC0F212.v'.\nSBY  3:03:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] Copy '/tmp/fuzzmount2DDF5D8C/2FC0F212.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q/src/2FC0F212.post.v'.\nSBY  3:03:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: abc pdr\nSBY  3:03:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] base: Warning: Wire presynth.\\wire2_30 is used but has no driver.\nSBY  3:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] base: Warning: Wire presynth.\\wire25_30 is used but has no driver.\nSBY  3:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] base: Warning: Wire presynth.\\wire24_39 is used but has no driver.\nSBY  3:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] base: Warning: Wire presynth.\\wire1_14 is used but has no driver.\nSBY  3:03:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] base: finished (returncode=0)\nSBY  3:03:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:03:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] aig: Warning: Wire presynth.\\wire2_30 is used but has no driver.\nSBY  3:03:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] aig: Warning: Wire presynth.\\wire25_30 is used but has no driver.\nSBY  3:03:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] aig: Warning: Wire presynth.\\wire24_39 is used but has no driver.\nSBY  3:03:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] aig: Warning: Wire presynth.\\wire1_14 is used but has no driver.\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] aig: finished (returncode=0)\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: Warning: The network has no constraints.\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: finished (returncode=0)\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] engine_0: Status returned by engine: FAIL\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q'.\nSBY  3:03:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqo19ug9q] DONE (FAIL, rc=2)\n", :err ""}}}