 
                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

##########################################################################################
# Tool: IC Compiler II
# Script: route_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME                 "counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX              "" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY              "${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY           "${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"     ;# Required; a list of reference libraries for the design library.
;#      for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#              - specify the list of physical source files to be used for library configuration during create_lib
;#      for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;#      for hierarchical designs using ETMs: include the ETM library in the list.
;#              - If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#                in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#                absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES       "${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"   ;# Verilog netlist files;
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE                    ""      ;# A UPF file
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE       ""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.    
set TCL_PARASITIC_SETUP_FILE    ""      ;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE         "${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"    ;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE                   "${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf"       ;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB                    ""      ;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE         "init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR "1000"  ;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE  ""      ;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES         ""      ;# DEF files which contain the floorplan information;
;#      for DP: not required
;#      for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#               initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;#               not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE               "${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"     ;# A scan DEF file for scan chain information;
;#      for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS         {}      ;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}}   
set SITE_DEFAULT                ""      ;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST  ""              ;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER           "li1"   ;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW  false   ;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY                ""      ;# Specify .db files;
;#      for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;#      for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#      for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#              - the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE                "flat"  ;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR: this should set to flat (default)
;#      for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL    ""      ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR and for DP: not used.
set RELEASE_DIR_DP              ""      ;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#      for DP: not used 
set RELEASE_LABEL_NAME_DP       "for_pnr"       
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR             ""      ;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;     
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH         ""      ;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT           "ASCII" ;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR           "./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2      "ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST       "" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST      "" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE            "" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE                   "" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE                "" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE                  "rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE       "" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT "" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE                           "" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO            "" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE           "" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE           "" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST       "" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""   ;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE           "set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script   
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE          "" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST           "" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST      "" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST           "" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST      "" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE               "cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME                   "" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST  "" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER           "" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER           "" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME          "$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME              "" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER      $CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER      $CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY      "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;  
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL         "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY     true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;    
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION           false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING    false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE    "" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#                  at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT       "" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT           "" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT      "" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW                  false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS                 false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS             false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS                true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND            false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT     false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS                     false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO   "" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT      "" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT     "" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE        "" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING          false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING        false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT   "" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT       "" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT  "" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT  "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT      "" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO   "" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE              "" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE           "" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING    false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE    "" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#                  at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO                  false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT      "" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT          "" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT     "" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT       "" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT           "" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT      "" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT          false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND       false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION             false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING           false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE       ""      ;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS           "none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded  
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""     ;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD                  "after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO                       "auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH           "" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH           "" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE              "" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR          "" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT   "" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT  "" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT     "" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT    "" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX     "" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF          "" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO      "" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING        false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT   "" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT  "" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET      "" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR      "z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR                   true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR            "z_adr" ;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR       "z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES         "" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR        "z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR   "z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL            false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR     "z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET     "" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE            "" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE          "" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST "" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT  "" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT "" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE         "" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE                 "default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST         "" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT          "" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT         "" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD       "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE                  "" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE                         "default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR                         "" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE                    "" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS               "" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE                   "" ;# Required. Apache Technology File
set REDHAWK_MACROS                      "" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#                  macro2_name macro2_directory 
;#                  macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES          "" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#                  switch_model_file3"
set REDHAWK_LIB_FILES                   "" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES                   "" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR                   "" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS                    "" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT               "" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS                 false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT                   "" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE                 "" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE     "" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS            false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD   "" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR                          true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER             true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION        true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
        set_host_options -max_cores 8

        ## Enable on-disk operation for copy_block to save block to disk right away
        set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME              "init_design"                   ;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME                "place_opt"                     ;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME            "clock_opt_cts"                 ;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME           "clock_opt_opto"                ;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME               "route_auto"                    ;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME                "route_opt"                     ;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME              "chip_finish"                   ;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME            "icv_in_design"                 ;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME          $ICV_IN_DESIGN_BLOCK_NAME       ;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME               "write_data"                    ;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME      $ROUTE_OPT_BLOCK_NAME           ;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME           "functional_eco"                ;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME              $ROUTE_OPT_BLOCK_NAME           ;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME                   "pt_eco"                        ;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME  $ROUTE_OPT_BLOCK_NAME           ;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME     "pt_eco_incremental_1"          ;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME     "pt_eco_incremental_2"          ;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME       ;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR "./outputs_icc2"        ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR "./rpts_icc2"           ;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                      [list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS            [list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS    false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS        false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR ""        ;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_OPT_BLOCK_NAME
route_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/counter' (FILE-007)
Information: Loading library file '/mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm' (FILE-007)
{counter}
copy_block -from ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Information: Saving block 'counter:counter/route_opt.design'
{counter:counter/route_opt.design}
current_block ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
{counter:counter/route_opt.design}
link_block
Using libraries: counter sky130_fd_sc_hs
Visiting block counter:counter/route_opt.design
Design 'counter' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for route_auto and route_opt are different
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_OPT != $BLOCK_ABSTRACT_FOR_ROUTE_AUTO)} {
                puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_ROUTE_AUTO to $BLOCK_ABSTRACT_FOR_ROUTE_OPT abstracts for all blocks."
                change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_OPT
                report_abstracts
        }
}
if {$ROUTE_OPT_ACTIVE_SCENARIO_LIST != ""} {
        set_scenario_status -active false [get_scenarios -filter active]
        set_scenario_status -active true $ROUTE_OPT_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_opt.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
        set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_OPT_USER_INSTANCE_NAME_PREFIX
        set_app_options -name cts.common.user_instance_name_prefix -value ${ROUTE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
## Enable route_opt CCD for the first route_opt
puts "RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt"
RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt
set_app_options -name route_opt.flow.enable_ccd -value true ;# tool default false
## Enable route_opt power optimization
## The type of power optimization depends on scenario setup (set_scenario_status)
puts "RM-info: Setting route_opt.flow.enable_power to true (tool default false)"
RM-info: Setting route_opt.flow.enable_power to true (tool default false)
set_app_options -name route_opt.flow.enable_power -value true ;# tool default false
## AWP, and CCS receiver for route_opt
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model
## CTS : Clock DRC fixing during route_opt
## Note: this feature affects both CCD and non-CCD route_opt
## - If CCD is enabled (route_opt.flow.enable_ccd = true), with auto (tool and RM default), route_opt will enable the feature.
##   Set ROUTE_OPT_CTO to "always_off" if you want it disabled. 
## - If CCD is not enabled, with auto (tool and RM default), route_opt will not enable the feature.
##   Set ROUTE_OPT_CTO to "always_on" if you want to enable the feature.
puts "RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to $ROUTE_OPT_CTO (tool default auto)"
RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to auto (tool default auto)
set_app_options -name route_opt.flow.enable_ccd_clock_drc_fixing -value $ROUTE_OPT_CTO ;# tool default auto
## ECO route : spreading
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
#  This is to limit spreading which can impact convergence by touching multiple routes.
#       set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
## Incremental reshielding 
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "incremental"} {
        puts "RM-info: Setting route.common.reshield_modified_nets to reshield (tool default off)"
        set_app_options -name route.common.reshield_modified_nets -value reshield
}
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
## This is to limit spreading which can touch multiple routes and impact convergence.
#       set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#       define_user_attribute -type string -class lib_cell threshold_voltage_group
#       set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#       set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#       set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#       set_threshold_voltage_group_type -type low_vt LVt
#       set_threshold_voltage_group_type -type normal_vt RVt
#       set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
        puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
        source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
        puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
        source -echo flavor.area_power_focused.tcl
}
##########################################################################################
## Pre-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]"
        source -echo $TCL_USER_ROUTE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_PRE_SCRIPT != ""} {
        puts "RM-error : TCL_USER_ROUTE_OPT_PRE_SCRIPT($TCL_USER_ROUTE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:35 2023
****************************************
Name                                                   Type       Value       User-value   User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ ------------ -------------- ---------- ---------- -----------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        true         --           false          block      normal     --
clock_opt.flow.enable_clock_power_recovery             string     none        none         --           auto           block      normal     --
clock_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
clock_opt.place.effort                                 enum       high        high         --           medium         block      normal     --
design.on_disk_operation                               bool       true        true         true         false          global     normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
opt.area.effort                                        enum       high        high         --           low            block      normal     --
opt.common.advanced_logic_restructuring_mode           enum       area_timing area_timing  --           none           block      normal     --
opt.port.eliminate_verilog_assign                      bool       true        true         --           false          block      normal     --
place.coarse.enhanced_low_power_effort                 enum       none        none         --           low            block      normal     --
place_opt.final_place.effort                           enum       high        high         --           medium         block      normal     --
place_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
place_opt.place.congestion_effort                      enum       high        high         --           medium         block      normal     --
route.common.post_detail_route_redundant_via_insertion enum       medium      medium       --           off            block      normal     --
route.detail.eco_max_number_of_iterations              integer    10          10           --           -1             block      normal     --
route.detail.timing_driven                             bool       true        true         --           false          block      normal     --
route.global.timing_driven                             bool       true        true         --           false          block      normal     --
route.track.crosstalk_driven                           bool       true        true         --           false          block      normal     --
route.track.timing_driven                              bool       true        true         --           false          block      normal     --
route_opt.flow.enable_ccd                              bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:18
time.delay_calc_waveform_analysis_mode                 enum       full_design full_design  full_design  disabled       block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:27
time.enable_ccs_rcv_cap                                bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:29
time.enable_clock_to_data_analysis                     bool       true        true         --           false          block      normal     --
time.remove_clock_reconvergence_pessimism              bool       true        true         --           false          block      normal     --
------------------------------------------------------ ---------- ----------- ------------ ------------ -------------- ---------- ---------- -----------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
        set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## route_opt flow
##########################################################################################
compute_clock_latency 
Information: Timer using 8 threads
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Advanced waveform propagation is enabled. (PT-040)
Information: PrimeTime context in timer is initialized.
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.2525  0.2525  0.2525  0.2525   mode_norm.slow.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.0948  0.0948  0.0948  0.0948   mode_norm.fast.RCmin_bc

Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
if {[file exists [which $TCL_USER_ROUTE_OPT_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_SCRIPT]"
        source -echo $TCL_USER_ROUTE_OPT_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_SCRIPT != ""} {
        puts "RM-error: TCL_USER_ROUTE_OPT_SCRIPT($TCL_USER_ROUTE_OPT_SCRIPT) is invalid. Please correct it."
} else {

        ##########################################################################
        ## First route_opt (CCD)
        ##########################################################################
        ## Without CLIB, route_opt issues TIM-260 and reverts to native timer, even if search_path includes .db paths. 
        ## Refer to TIM-260 on how to enable library configuration to update reference libraries during open_lib.
        puts "RM-info: Running first route_opt (CCD)."
        route_opt
        #save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_1

        ##########################################################################
        ## Second route_opt (non-CCD)
        ##########################################################################
        ## Turn off route_opt CCD for the second route_opt
        puts "RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt"
        set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
        
        ## Enable path based analysis (PBA) during PrimeTime delay calculation (optional)
        if {$ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA} {
                ## time.pba_optimization_mode enables path-based analysis during route_opt; tool default false;
                ## you can also set it to exhaustive to apply an exhaustive path search algorithm to determine worst pba path to an endpoint;
                ## in report_qor.tcl, script will add -pba_mode with the specified value to report_qor/timing/global_timing commands.
                set_app_options -name time.pba_optimization_mode -value path 
                
                ## Disable CCD when PBA is enabled, if CCD is not already disabled
                if {[get_app_option_value -name route_opt.flow.enable_ccd]} {
                        set_app_options -name route_opt.flow.enable_ccd -value false
                }
        }

        ## Enable StarRC in-design extraction (optional)
        ## Config file is required to set up a proper StarRC run
        if {[file exists [which $ROUTE_OPT_STARRC_CONFIG_FILE]]} {
                set_starrc_in_design -config $ROUTE_OPT_STARRC_CONFIG_FILE ;# example: templates/route_opt.starrc_config_example.txt
        } elseif {$ROUTE_OPT_STARRC_CONFIG_FILE != ""} {
                puts "RM-error: ROUTE_OPT_STARRC_CONFIG_FILE($ROUTE_OPT_STARRC_CONFIG_FILE) is invalid. Please correct it."
        }

        puts "RM-info: Running second route_opt (non-CCD)"
        route_opt
        #save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_2

        ##########################################################################
        ## Third route_opt (non-CCD and size-only) or ECO fusion
        ##########################################################################
        if {$ROUTE_OPT_ECO_OPT_PT_PATH == ""} {
        
                #########################################
                ## Third route_opt (non-CCD and size-only
                #########################################
                ## Turn off route_opt CCD for the third route_opt
                puts "RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt"
                set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
        
                ## Reset power recovery to tool default for the third route_opt
                puts "RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt"
                reset_app_options route_opt.flow.enable_clock_power_recovery ;# tool default auto
        
                ## Reset clock DRC fixing to tool default for the third route_opt
                puts "RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt"
                reset_app_options route_opt.flow.enable_ccd_clock_drc_fixing ;# tool default auto
                
                ## Size-only is recommended for the last route_opt in the flow
                ## Please uncomment and set the app option to a value appropriate to your library models, 
                ## such as footprint, equal, or equal_or_smaller
                puts "RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller"   
                set_app_options -name route_opt.flow.size_only_mode -value equal_or_smaller
                
                puts "RM-info: Running third route_opt (non-CCD and size-only)"
                route_opt
        
        } else {

                #########################################
                ## ECO fusion  
                #########################################
                ## Prerequisites : (1) PT path is specified (2) license found 
                ## Best to use check_pt_qor with ECO fusion for timing/QoR reporting. 
                ## After ECO fusion is completed, any additional ICC-II report_* commands are based on ICC-II's native timer. 
                if {[check_license -quiet "Digital-AF"]} {
                        puts "RM-info: Running ECO fusion"
                        source -echo route_opt.eco_opt.tcl
                } else {
                        puts "RM-error: Unable to find Digital-AF license. ECO fusion is skipped"
                }
        
        }
}
RM-info: Running first route_opt (CCD).
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-09-06 21:12:36 / Session: 0.01 hr / Command: 0.00 hr / Memory: 441 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:     9 s (  0.00 hr )  ELAPSE:    24 s (  0.01 hr )  MEM-PEAK:   441 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Route-opt timing update complete          CPU:     9 s (  0.00 hr )  ELAPSE:    24 s (  0.01 hr )  MEM-PEAK:   441 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario mode_norm.fast.RCmin.
Information: Activity propagation will be performed for scenario mode_norm.fast.RCmin_bc.
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin' and corner 'mode_norm.fast.RCmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin_bc' and corner 'mode_norm.fast.RCmin_bc' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin_bc (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    15 s (  0.00 hr )  ELAPSE:    26 s (  0.01 hr )  MEM-PEAK:   499 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 24 total shapes.
Layer met1: cached 0 shapes out of 132 total shapes.
Layer met2: cached 0 shapes out of 62 total shapes.
Cached 16 vias out of 188 total vias.
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        289.31    22746.54          22              0.01       499

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        289.31    22746.54          22              0.01       499

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       499
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax (Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc      (Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4


register reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.015290, elapsed 0.013258, speed up 1.153266.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 16), data (VR 0, GR 0, DR 200); stage = auto, isPostRoute = TRUE
Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389393, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524321, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0055

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389393, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524321, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389393, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524321, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 0.106289, elapsed 0.054845, speed up 1.937989.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Route-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Route-opt optimization Phase 10 Iter  4         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547


Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547


Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax (Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc      (Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4


register reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Power CCD will be skipped because there is no dynamic power scenario detected !
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.015517, elapsed 0.013051, speed up 1.188951.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 16), data (VR 0, GR 0, DR 200); stage = auto, isPostRoute = TRUE
Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389393, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524321, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389393, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524321, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 0.088178, elapsed 0.051129, speed up 1.724618.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Route-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547

Route-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547
Route-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547

Route-opt optimization complete                 0.00        0.00      0.00         0        289.31    22746.54          22              0.01       547

Route-opt route preserve complete         CPU:    16 s (  0.00 hr )  ELAPSE:    26 s (  0.01 hr )  MEM-PEAK:   547 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 24 total shapes.
Layer met1: cached 0 shapes out of 132 total shapes.
Layer met2: cached 0 shapes out of 62 total shapes.
Cached 16 vias out of 188 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 50 sites
        and the median cell width is 23 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 50 sites
        and the median cell width is 23 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.009-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.009-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.319
Total Legalizer Wall Time: 0.378
----------------------------------------------------------------

Route-opt legalization complete           CPU:    16 s (  0.00 hr )  ELAPSE:    27 s (  0.01 hr )  MEM-PEAK:   547 MB
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:40 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    8  Alloctr    8  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   11  Alloctr   12  Proc 3605 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    8  Alloctr    8  Proc    0 
[ECO: Analysis] Total (MB): Used   11  Alloctr   12  Proc 3605 
Num of eco nets = 34
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[ECO: Init] Total (MB): Used   11  Alloctr   12  Proc 3605 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  963 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4625 

Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4625 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



        There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4625 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc   16 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4642 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc 1037 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4642 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[DR] Stage (MB): Used   42  Alloctr   42  Proc 1037 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4642 

Nets that have been changed:
Net 1 = value_0_
Total number of changed nets = 1 (out of 34)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc 1037 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4642 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[ECO: DR] Stage (MB): Used    8  Alloctr    9  Proc 1037 
[ECO: DR] Total (MB): Used   11  Alloctr   12  Proc 4642 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc 1037 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4642 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:    20 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:  1584 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106844454120  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878522562309  2.191153034625  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703451940089  7.205153443198  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232246997726  1.226298968355  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628316182861  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474622556696  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684980666075  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019205697700  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409737005498  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516917294610  2.764694800463  9.324218138770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.469621388234  3.171292652450  9.815922940044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.946410520847  5.239583852016  4.802181847382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.219037555980  7.505892241496  0.800935186343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.725468068844  8.793242618664  8.918114419113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.097061603808  1.512399301157  7.396894920513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.280804731077  5.817946254036  2.343531322627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.928541814179  3.652852993643  2.538676838167
6.652919918747  4.022495051365  6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.869502619235  8.682363878274  8.902401536848
4.394994489711  1.549020686014  9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.796731904674  0.705479099200  6.012880917343
3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.419864618129  2.209399032732  1.043515781151
9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.782104082351  9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.553537789122  9.521371471785  3.451203480412
3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.124225421230  5.316610900762  7.270112330810  7.170626114934  1.109903782403  3.640425476467
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22

Route-opt command complete                CPU:    20 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:  1584 MB
Route-opt command statistics  CPU=11 sec (0.00 hr) ELAPSED=5 sec (0.00 hr) MEM-PEAK=1.547 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-09-06 21:12:41 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt
RM-info: Running second route_opt (non-CCD)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-09-06 21:12:41 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    20 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:  1584 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Route-opt timing update complete          CPU:    20 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Propagating Switching Activities
Information: Activity for scenario mode_norm.fast.RCmin was cached, no propagation required. (POW-005)
Information: Activity for scenario mode_norm.fast.RCmin_bc was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    20 s (  0.01 hr )  ELAPSE:    29 s (  0.01 hr )  MEM-PEAK:  1584 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 24 total shapes.
Layer met1: cached 0 shapes out of 132 total shapes.
Layer met2: cached 0 shapes out of 62 total shapes.
Cached 16 vias out of 188 total vias.
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584


Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization complete                 0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt route preserve complete         CPU:    20 s (  0.01 hr )  ELAPSE:    29 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 24 total shapes.
Layer met1: cached 0 shapes out of 132 total shapes.
Layer met2: cached 0 shapes out of 62 total shapes.
Cached 16 vias out of 188 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 50 sites
        and the median cell width is 23 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 50 sites
        and the median cell width is 23 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.010-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.010-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.351
Total Legalizer Wall Time: 0.398
----------------------------------------------------------------

Route-opt legalization complete           CPU:    20 s (  0.01 hr )  ELAPSE:    29 s (  0.01 hr )  MEM-PEAK:  1584 MB
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:42 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DbIn With Extraction] Total (MB): Used   11  Alloctr   12  Proc 4642 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Analysis] Total (MB): Used   11  Alloctr   12  Proc 4642 
Num of eco nets = 34
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Init] Total (MB): Used   11  Alloctr   12  Proc 4642 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4642 

Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4642 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



        There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4642 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4642 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4642 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DR] Stage (MB): Used   42  Alloctr   42  Proc    0 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4642 

Nets that have been changed:
Net 1 = value_0_
Total number of changed nets = 1 (out of 34)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4642 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: DR] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DR] Total (MB): Used   11  Alloctr   12  Proc 4642 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   32 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4642 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:    24 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:  1584 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106844454120  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878522562309  2.191153034625  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703451940089  7.205153443198  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232246997726  1.226298968355  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628316182861  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474622556696  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684980666075  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019205697700  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409737005498  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516917294610  2.764694800463  9.324218138770
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22

Route-opt command complete                CPU:    24 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:  1584 MB
Route-opt command statistics  CPU=4 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.547 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-09-06 21:12:43 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt
RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt
RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt
RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller
RM-info: Running third route_opt (non-CCD and size-only)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-09-06 21:12:43 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    24 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:  1584 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Route-opt timing update complete          CPU:    24 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Propagating Switching Activities
Information: Activity for scenario mode_norm.fast.RCmin was cached, no propagation required. (POW-005)
Information: Activity for scenario mode_norm.fast.RCmin_bc was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    24 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:  1584 MB
Info: Running Route-opt flow with size_only mode equal_or_smaller.
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 24 total shapes.
Layer met1: cached 0 shapes out of 132 total shapes.
Layer met2: cached 0 shapes out of 62 total shapes.
Cached 16 vias out of 188 total vias.
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584



Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization complete                 0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt route preserve complete         CPU:    24 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 24 total shapes.
Layer met1: cached 0 shapes out of 132 total shapes.
Layer met2: cached 0 shapes out of 62 total shapes.
Cached 16 vias out of 188 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 50 sites
        and the median cell width is 23 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 50 sites
        and the median cell width is 23 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.011-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.011-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.324
Total Legalizer Wall Time: 0.387
----------------------------------------------------------------

Route-opt legalization complete           CPU:    25 s (  0.01 hr )  ELAPSE:    31 s (  0.01 hr )  MEM-PEAK:  1584 MB
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:44 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DbIn With Extraction] Total (MB): Used   11  Alloctr   12  Proc 4642 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Analysis] Total (MB): Used   11  Alloctr   12  Proc 4642 
Num of eco nets = 34
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Init] Total (MB): Used   11  Alloctr   12  Proc 4642 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4642 

Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4642 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



        There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4642 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4642 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4642 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DR] Stage (MB): Used   42  Alloctr   42  Proc    0 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4642 

Nets that have been changed:
Net 1 = value_0_
Total number of changed nets = 1 (out of 34)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4642 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: DR] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DR] Total (MB): Used   11  Alloctr   12  Proc 4642 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   32 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4642 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:    28 s (  0.01 hr )  ELAPSE:    32 s (  0.01 hr )  MEM-PEAK:  1584 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106844454120  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878522562309  2.191153034625  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703451940089  7.205153443198  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232246997726  1.226298968355  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628316182861  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474622556696  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684980666075  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019205697700  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409737005498  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516917294610  2.764694800463  9.324218138770
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22

Route-opt command complete                CPU:    28 s (  0.01 hr )  ELAPSE:    32 s (  0.01 hr )  MEM-PEAK:  1584 MB
Route-opt command statistics  CPU=4 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.547 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-09-06 21:12:45 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
1
##########################################################################################
## Target endpoint optimization 
##########################################################################################
## To optimize specific endpoints for setup, hold, or max_tran, specify the endpoints in a file 
## by using the -setup_endpoints, -hold_endpoints, or -max_transition options
## For ex, 
##      set_route_opt_target_endpoints -setup_endpoints $your_setup_endpoints_file
##      route_opt
## To adjust the timing at specific endpoints for setup or hold (such as to adjust timing to achieve PT slack), 
## specify the endpoints and slack information in a file by using the -setup_timing or -hold_timing options
## For ex, 
##      set_route_opt_target_endpoints -setup_timing $your_setup_timing_file
##      report_qor -summary ;# generate report with adjusted timing before route_opt
##      route_opt
##      report_qor -summary ;# generate report with adjusted timing after route_opt
##      set_route_opt_target_endpoints -reset ;# remove adjusted timing
##      report_qor -summary ;# generate report without adjusted timing after route_opt
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
        add_redundant_vias
}
##########################################################################################
## Reshield after route_opt
##########################################################################################
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "after_route_opt"} {
        create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
}
##########################################################################################
## Post-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]"
        source -echo $TCL_USER_ROUTE_OPT_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_POST_SCRIPT != ""} {
        puts "RM-error : TCL_USER_ROUTE_OPT_POST_SCRIPT($TCL_USER_ROUTE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## You can use route_detail to reduce routing DRC further
#       check_routes
#       route_detail -incremental true -initial_drc_from_input true
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#set data [open_drc_error_data -name zroute.err]
#open_drc_error_data -name zroute.err
#if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#       set remove_net ""
#       foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter {type_name=="Crossing top-cell boundary"} objects] {
#               set net_type [get_attribute $net net_type]
#               if {$net_type=="signal"} {append_to_collection remove_net $net}
#       }
#       remove_routes -detail_route -nets $remove_net
#       route_eco
#}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
        if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
                puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
                source $TCL_USER_CONNECT_PG_NET_SCRIPT
        } else {
                puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
        }
} else {
        connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:45 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 9.15 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 34 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   11  Alloctr   12  Proc 4578 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.post_detail_route_redundant_via_insertion        :        medium              
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.mode                                             :        balanced            
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4578 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    425 micron
Total Number of Contacts =             162
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           420 micron
Total Number of Routed Contacts =       162
        Layer              li1 :          9 micron
        Layer             met1 :        207 micron
        Layer             met2 :        184 micron
        Layer             met3 :         25 micron
        Layer             met4 :          0 micron
        Layer             met5 :          0 micron
        Via   M2M3_PR(rot)_1x2 :          1
        Via        M2M3_PR_1x2 :          4
        Via        M2M3_PR_2x1 :          1
        Via            M1M2_PR :          4
        Via   M1M2_PR(rot)_2x1 :          5
        Via        M1M2_PR_1x2 :          9
        Via        M1M2_PR_2x1 :         53
        Via            L1M1_PR :         19
        Via       L1M1_PR(rot) :          6
        Via   L1M1_PR(rot)_1x2 :          1
        Via   L1M1_PR(rot)_2x1 :          5
        Via        L1M1_PR_1x2 :         25
        Via        L1M1_PR_2x1 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 94.37% (67     / 71      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.10% (133 / 162 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 94.37% (67     / 71      vias)
        Weight 1     = 94.37% (67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.63% (4       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'counter:counter/route_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}

        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
                if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                        ## Create nested abstract for the intermediate level of physical hierarchy
                        create_abstract -read_only
                } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                        ## Create flattened abstract for the intermediate level of physical hierarchy
                        create_abstract -read_only -preserve_block_instances false
                }
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
        }
}
##########################################################################################
## Report and output
##########################################################################################
## The following is a hack added by Rhett Davis 
## to enable dynamic power analysis with MCMM scenarios read from DC
set_scenario_status mode_norm.fast.RCmin -setup true -hold true -leakage_power true -dynamic_power true
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for setup/hold/leakage_power/dynamic_power analysis.
1
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:46 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.25      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.25      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.fast.RCmin (Setup)           3.99           0.00              0
mode_norm.slow.RCmax (Setup)           2.11           0.00              0
Design             (Setup)             2.11           0.00              0

mode_norm.fast.RCmin (Hold)            0.09           0.00              0
mode_norm.fast.RCmin_bc (Hold)           0.09           0.00              0
Design             (Hold)              0.09           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            289.31
Cell Area (netlist and physical only):          289.31
Nets with DRC Violations:        0
1
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************

No setup violations found.


No hold violations found.


1
RM-info: Analyzing design violations ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 21:12:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/route_opt.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************

START_CMD: analyze_design_violations CPU:     38 s ( 0.01 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:  1584 Mb Wed Sep  6 21:12:53 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Design utilization is 0.517143

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:     39 s ( 0.01 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:  1584 Mb Wed Sep  6 21:12:53 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 21:12:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 21:12:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/route_opt.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************

START_CMD: analyze_design_violations CPU:     39 s ( 0.01 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:  1584 Mb Wed Sep  6 21:12:53 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Design utilization is 0.517143

  Start analyzing HOLD violations.

    No hold violation was found. 

END_CMD: analyze_design_violations CPU:     39 s ( 0.01 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:  1584 Mb Wed Sep  6 21:12:53 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 21:12:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1585 MB (FLW-8100)
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 21:12:53 2023
****************************************
Utilization Ratio:                      0.5171
Utilization options:
 - Area calculation based on:           site_row of block counter/route_opt
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             559.4400
Total Capacity Area:                    559.4400
Total Area of cells:                    289.3104
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                0.0000
 - hard_blockages      :                0.0000

Utilization of site-rows with:
 - Site 'unit':                         0.5171

0.5171
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CMD-105         Warning             0              1            0
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              3            0
CTS-107     Information             0              3            0
CTS-956         Warning             0              3            0
FILE-007    Information             0              2            0
FLW-8000    Information             0              5            0
FLW-8001    Information             0              5            0
FLW-8100    Information             0             10            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-022     Information             0              4            0
NEX-024     Information             0              7            0
NEX-028     Information             0              4            0
NEX-030     Information             0              4            0
OPT-070         Warning             0              9            0
POW-005     Information            10              8            0
POW-009         Warning            10              2            0
POW-024     Information            10              2            0
POW-046         Warning            10              8            0
POW-052     Information            10              2            0
PVT-032     Information             0              4            0
ROPT-002        Warning             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0              4            0
TIM-112     Information             0              4            0
TIM-123     Information             0              3            0
TIM-125     Information             0              7            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
TIM-201     Information             0              4            0
UIC-058         Warning             0              4            0
UNDO-016    Information             0              1            0
ZRT-026         Warning             0              4            0
ZRT-030         Warning             0             88            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              4            0
ZRT-559     Information             0              3            0
ZRT-574     Information             0              3            0
ZRT-613     Information             0              6            0
ZRT-703     Information             0              4            0
ZRT-706     Information             0              4            0
ZRT-707     Information             0              4            0

Diagnostics summary: 148 warnings, 134 informationals
echo [exec date +%s] > route_opt 
exit
Maximum memory usage for this session: 1584.61 MB
Maximum memory usage for this session including child processes: 1916.02 MB
CPU usage for this session:     30 seconds (  0.01 hours)
Elapsed time for this session:     41 seconds (  0.01 hours)
Thank you for using IC Compiler II.

