{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 20:51:09 2017 " "Info: Processing started: Sun Nov 19 20:51:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off d_latch -c d_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off d_latch -c d_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg6\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg6\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg7\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg7\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg6\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg6\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg7\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg7\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg5\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg5\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg5\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg5\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg4\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg4\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg4\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg4\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg3\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg3\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg2\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg2\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg1\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg1\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg0\|d_latch:SRAM1\|Q " "Warning: Node \"MS_ff:FB_reg0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MS_ff:FB_reg0\|d_latch:SRAM0\|Q " "Warning: Node \"MS_ff:FB_reg0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register MS_ff:FB_reg2\|d_latch:SRAM0\|Q register MS_ff:FB_reg2\|d_latch:SRAM1\|Q 207.3 MHz 4.824 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 207.3 MHz between source register \"MS_ff:FB_reg2\|d_latch:SRAM0\|Q\" and destination register \"MS_ff:FB_reg2\|d_latch:SRAM1\|Q\" (period= 4.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.052 ns + Longest register register " "Info: + Longest register to register delay is 1.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MS_ff:FB_reg2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X64_Y27_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y27_N12; Fanout = 1; REG Node = 'MS_ff:FB_reg2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MS_ff:FB_reg2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 1.052 ns MS_ff:FB_reg2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X64_Y27_N28 2 " "Info: 2: + IC(0.632 ns) + CELL(0.420 ns) = 1.052 ns; Loc. = LCCOMB_X64_Y27_N28; Fanout = 2; REG Node = 'MS_ff:FB_reg2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { MS_ff:FB_reg2|d_latch:SRAM0|Q MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 39.92 % ) " "Info: Total cell delay = 0.420 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.632 ns ( 60.08 % ) " "Info: Total interconnect delay = 0.632 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { MS_ff:FB_reg2|d_latch:SRAM0|Q MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.052 ns" { MS_ff:FB_reg2|d_latch:SRAM0|Q {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.632ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 1.914 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 1.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 1.914 ns MS_ff:FB_reg2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X64_Y27_N28 2 " "Info: 2: + IC(0.777 ns) + CELL(0.275 ns) = 1.914 ns; Loc. = LCCOMB_X64_Y27_N28; Fanout = 2; REG Node = 'MS_ff:FB_reg2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 59.40 % ) " "Info: Total cell delay = 1.137 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 40.60 % ) " "Info: Total interconnect delay = 0.777 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 1.910 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 1.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.275 ns) 1.910 ns MS_ff:FB_reg2\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y27_N12 1 " "Info: 2: + IC(0.773 ns) + CELL(0.275 ns) = 1.910 ns; Loc. = LCCOMB_X64_Y27_N12; Fanout = 1; REG Node = 'MS_ff:FB_reg2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 59.53 % ) " "Info: Total cell delay = 1.137 ns ( 59.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 40.47 % ) " "Info: Total interconnect delay = 0.773 ns ( 40.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.910 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.910 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.364 ns + " "Info: + Micro setup delay of destination is 1.364 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { MS_ff:FB_reg2|d_latch:SRAM0|Q MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.052 ns" { MS_ff:FB_reg2|d_latch:SRAM0|Q {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.632ns } { 0.000ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.910 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MS_ff:FB_reg0\|d_latch:SRAM0\|Q A Clk 7.731 ns register " "Info: tsu for register \"MS_ff:FB_reg0\|d_latch:SRAM0\|Q\" (data pin = \"A\", clock pin = \"Clk\") is 7.731 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.651 ns + Longest pin register " "Info: + Longest pin to register delay is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns A 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.988 ns) + CELL(0.420 ns) 8.260 ns input~0 2 COMB LCCOMB_X64_Y27_N0 1 " "Info: 2: + IC(6.988 ns) + CELL(0.420 ns) = 8.260 ns; Loc. = LCCOMB_X64_Y27_N0; Fanout = 1; COMB Node = 'input~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { A input~0 } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 8.651 ns MS_ff:FB_reg0\|d_latch:SRAM0\|Q 3 REG LCCOMB_X64_Y27_N24 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 8.651 ns; Loc. = LCCOMB_X64_Y27_N24; Fanout = 1; REG Node = 'MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { input~0 MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 16.44 % ) " "Info: Total cell delay = 1.422 ns ( 16.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.229 ns ( 83.56 % ) " "Info: Total interconnect delay = 7.229 ns ( 83.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { A input~0 MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { A {} A~combout {} input~0 {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 6.988ns 0.241ns } { 0.000ns 0.852ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.994 ns + " "Info: + Micro setup delay of destination is 0.994 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 1.914 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 1.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 1.914 ns MS_ff:FB_reg0\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y27_N24 1 " "Info: 2: + IC(0.777 ns) + CELL(0.275 ns) = 1.914 ns; Loc. = LCCOMB_X64_Y27_N24; Fanout = 1; REG Node = 'MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Clk MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 59.40 % ) " "Info: Total cell delay = 1.137 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 40.60 % ) " "Info: Total interconnect delay = 0.777 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { A input~0 MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { A {} A~combout {} input~0 {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 6.988ns 0.241ns } { 0.000ns 0.852ns 0.420ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q\[2\] MS_ff:FB_reg2\|d_latch:SRAM1\|Q 5.433 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\[2\]\" through register \"MS_ff:FB_reg2\|d_latch:SRAM1\|Q\" is 5.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 1.914 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 1.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 1.914 ns MS_ff:FB_reg2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X64_Y27_N28 2 " "Info: 2: + IC(0.777 ns) + CELL(0.275 ns) = 1.914 ns; Loc. = LCCOMB_X64_Y27_N28; Fanout = 2; REG Node = 'MS_ff:FB_reg2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 59.40 % ) " "Info: Total cell delay = 1.137 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 40.60 % ) " "Info: Total interconnect delay = 0.777 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.519 ns + Longest register pin " "Info: + Longest register to pin delay is 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MS_ff:FB_reg2\|d_latch:SRAM1\|Q 1 REG LCCOMB_X64_Y27_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y27_N28; Fanout = 2; REG Node = 'MS_ff:FB_reg2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(2.622 ns) 3.519 ns Q\[2\] 2 PIN PIN_K22 0 " "Info: 2: + IC(0.897 ns) + CELL(2.622 ns) = 3.519 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { MS_ff:FB_reg2|d_latch:SRAM1|Q Q[2] } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 74.51 % ) " "Info: Total cell delay = 2.622 ns ( 74.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 25.49 % ) " "Info: Total interconnect delay = 0.897 ns ( 25.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { MS_ff:FB_reg2|d_latch:SRAM1|Q Q[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.519 ns" { MS_ff:FB_reg2|d_latch:SRAM1|Q {} Q[2] {} } { 0.000ns 0.897ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { MS_ff:FB_reg2|d_latch:SRAM1|Q Q[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.519 ns" { MS_ff:FB_reg2|d_latch:SRAM1|Q {} Q[2] {} } { 0.000ns 0.897ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MS_ff:FB_reg0\|d_latch:SRAM0\|Q D Clk -1.164 ns register " "Info: th for register \"MS_ff:FB_reg0\|d_latch:SRAM0\|Q\" (data pin = \"D\", clock pin = \"Clk\") is -1.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 1.914 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 1.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 1.914 ns MS_ff:FB_reg0\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y27_N24 1 " "Info: 2: + IC(0.777 ns) + CELL(0.275 ns) = 1.914 ns; Loc. = LCCOMB_X64_Y27_N24; Fanout = 1; REG Node = 'MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Clk MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 59.40 % ) " "Info: Total cell delay = 1.137 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 40.60 % ) " "Info: Total interconnect delay = 0.777 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.078 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'D'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.438 ns) 2.687 ns input~0 2 COMB LCCOMB_X64_Y27_N0 1 " "Info: 2: + IC(1.250 ns) + CELL(0.438 ns) = 2.687 ns; Loc. = LCCOMB_X64_Y27_N0; Fanout = 1; COMB Node = 'input~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { D input~0 } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 3.078 ns MS_ff:FB_reg0\|d_latch:SRAM0\|Q 3 REG LCCOMB_X64_Y27_N24 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 3.078 ns; Loc. = LCCOMB_X64_Y27_N24; Fanout = 1; REG Node = 'MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { input~0 MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.587 ns ( 51.56 % ) " "Info: Total cell delay = 1.587 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 48.44 % ) " "Info: Total interconnect delay = 1.491 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { D input~0 MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.078 ns" { D {} D~combout {} input~0 {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.250ns 0.241ns } { 0.000ns 0.999ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { Clk MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.914 ns" { Clk {} Clk~combout {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 0.777ns } { 0.000ns 0.862ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { D input~0 MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.078 ns" { D {} D~combout {} input~0 {} MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.250ns 0.241ns } { 0.000ns 0.999ns 0.438ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 20:51:10 2017 " "Info: Processing ended: Sun Nov 19 20:51:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
