-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/IEEE_8021513_TX_src_sync_constellation_scrambler.vhd
-- Created: 2024-10-06 13:51:05
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_TX_src_sync_constellation_scrambler
-- Source Path: HDLTx/full_tx/full_ofdm_modulator/enabled_qam_and_scrambler/sync_constellation_scrambler
-- Hierarchy Level: 3
-- Model version: 4.149
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_TX_src_sync_constellation_scrambler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        valid_in                          :   IN    std_logic;
        init                              :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
        new_ofdm_symbol                   :   IN    std_logic;
        ready_out                         :   IN    std_logic;
        s1                                :   OUT   std_logic;
        s2                                :   OUT   std_logic
        );
END IEEE_8021513_TX_src_sync_constellation_scrambler;


ARCHITECTURE rtl OF IEEE_8021513_TX_src_sync_constellation_scrambler IS

  -- Component Declarations
  COMPONENT IEEE_8021513_TX_src_Synchronous_constellation_scrambler
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          valid_in                        :   IN    std_logic;
          init                            :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
          new_ofdm_symbol                 :   IN    std_logic;
          ready_out                       :   IN    std_logic;
          s1_out                          :   OUT   std_logic;
          s2_out                          :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : IEEE_8021513_TX_src_Synchronous_constellation_scrambler
    USE ENTITY work.IEEE_8021513_TX_src_Synchronous_constellation_scrambler(rtl);

  -- Signals
  SIGNAL enb_1_2_0_gated                  : std_logic;
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL s1_1                             : std_logic;
  SIGNAL s2_1                             : std_logic;
  SIGNAL enb_1_2_0_gated_1                : std_logic;
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL enb_1_2_0_gated_2                : std_logic;
  SIGNAL Delay1_out1                      : std_logic;

BEGIN
  u_Synchronous_constellation_scrambler : IEEE_8021513_TX_src_Synchronous_constellation_scrambler
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              valid_in => Logical_Operator_out1,
              init => init,  -- boolean [13]
              new_ofdm_symbol => new_ofdm_symbol,
              ready_out => ready_out,
              s1_out => s1_1,
              s2_out => s2_1
              );

  enb_1_2_0_gated <= ready_out AND enb_1_2_0;

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_out1 <= '0';
      ELSIF enb_1_2_0_gated = '1' THEN
        Delay2_out1 <= valid_in;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Logical_Operator_out1 <= valid_in OR Delay2_out1;

  enb_1_2_0_gated_1 <= ready_out AND enb_1_2_0;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= '0';
      ELSIF enb_1_2_0_gated_1 = '1' THEN
        Delay_out1 <= s1_1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  enb_1_2_0_gated_2 <= ready_out AND enb_1_2_0;

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1 <= '0';
      ELSIF enb_1_2_0_gated_2 = '1' THEN
        Delay1_out1 <= s2_1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  s1 <= Delay_out1;

  s2 <= Delay1_out1;

END rtl;

