Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Jun  5 17:58:25 2018
| Host         : david-Lenovo-U31-70 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.239        0.000                      0                 9438        0.052        0.000                      0                 9438        3.000        0.000                       0                  3357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 100.000}      200.000         5.000           
  clkfbout_design_1_clk_wiz_1_0                             {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.643        0.000                      0                  222        0.151        0.000                      0                  222       15.686        0.000                       0                   235  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        7.239        0.000                      0                   47        0.823        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  69.853        0.000                      0                 9169        0.052        0.000                      0                 9169       13.360        0.000                       0                  3078  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                              47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.643ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.134%)  route 2.057ns (72.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 20.307 - 16.667 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.816     3.993    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X8Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDCE (Prop_fdce_C_Q)         0.518     4.511 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.302     5.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X3Y195         LUT6 (Prop_lut6_I4_O)        0.124     5.937 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.416     6.353    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X2Y196         LUT5 (Prop_lut5_I0_O)        0.124     6.477 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.339     6.816    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.450    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.541 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.766    20.307    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.389    20.696    
                         clock uncertainty           -0.035    20.661    
    SLICE_X5Y196         FDRE (Setup_fdre_C_CE)      -0.202    20.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                 13.643    

Slack (MET) :             13.828ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.778ns  (logic 0.733ns (26.384%)  route 2.045ns (73.616%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.205    23.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y197        LUT3 (Prop_lut3_I2_O)        0.150    23.516 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.516    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.690    36.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.389    37.287    
                         clock uncertainty           -0.035    37.252    
    SLICE_X10Y197        FDCE (Setup_fdce_C_D)        0.092    37.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                         -23.516    
  -------------------------------------------------------------------
                         slack                                 13.828    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.749ns  (logic 0.707ns (25.717%)  route 2.042ns (74.283%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.202    23.363    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.124    23.487 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.690    36.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.389    37.287    
                         clock uncertainty           -0.035    37.252    
    SLICE_X10Y197        FDCE (Setup_fdce_C_D)        0.081    37.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                         -23.487    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.857ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.775ns  (logic 0.733ns (26.413%)  route 2.042ns (73.587%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.202    23.363    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y197        LUT5 (Prop_lut5_I0_O)        0.150    23.513 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.513    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.690    36.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.389    37.287    
                         clock uncertainty           -0.035    37.252    
    SLICE_X10Y197        FDCE (Setup_fdce_C_D)        0.118    37.370    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                         -23.513    
  -------------------------------------------------------------------
                         slack                                 13.857    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.461ns  (logic 0.707ns (28.726%)  route 1.754ns (71.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.914    23.075    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y197        LUT6 (Prop_lut6_I0_O)        0.124    23.199 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.199    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.690    36.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y197        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.389    37.287    
                         clock uncertainty           -0.035    37.252    
    SLICE_X10Y197        FDCE (Setup_fdce_C_D)        0.079    37.331    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.331    
                         arrival time                         -23.199    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.393ns  (logic 0.707ns (29.540%)  route 1.686ns (70.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.897 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.847    23.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y197         LUT4 (Prop_lut4_I3_O)        0.124    23.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X9Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.689    36.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.389    37.286    
                         clock uncertainty           -0.035    37.251    
    SLICE_X9Y197         FDCE (Setup_fdce_C_D)        0.029    37.280    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                         -23.131    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.387ns  (logic 0.701ns (29.363%)  route 1.686ns (70.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.897 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.847    23.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y197         LUT5 (Prop_lut5_I0_O)        0.118    23.125 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X9Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.689    36.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.389    37.286    
                         clock uncertainty           -0.035    37.251    
    SLICE_X9Y197         FDCE (Setup_fdce_C_D)        0.075    37.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                         -23.125    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.202ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.392ns  (logic 0.707ns (29.558%)  route 1.685ns (70.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.897 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.845    23.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y197         LUT2 (Prop_lut2_I0_O)        0.124    23.129 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X8Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.689    36.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.389    37.286    
                         clock uncertainty           -0.035    37.251    
    SLICE_X8Y197         FDCE (Setup_fdce_C_D)        0.081    37.332    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                         -23.129    
  -------------------------------------------------------------------
                         slack                                 14.202    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.418ns  (logic 0.733ns (30.316%)  route 1.685ns (69.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.897 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    22.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y196         LUT6 (Prop_lut6_I0_O)        0.124    22.160 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.845    23.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y197         LUT3 (Prop_lut3_I0_O)        0.150    23.155 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.155    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X8Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.689    36.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y197         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.389    37.286    
                         clock uncertainty           -0.035    37.251    
    SLICE_X8Y197         FDCE (Setup_fdce_C_D)        0.118    37.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                         -23.155    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.227ns  (logic 0.707ns (31.750%)  route 1.520ns (68.250%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 36.974 - 33.333 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 20.737 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.894    20.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.459    21.196 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    22.031    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X4Y196         LUT6 (Prop_lut6_I4_O)        0.124    22.155 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.685    22.840    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X4Y196         LUT6 (Prop_lut6_I1_O)        0.124    22.964 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.964    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X4Y196         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.766    36.974    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y196         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.408    37.382    
                         clock uncertainty           -0.035    37.347    
    SLICE_X4Y196         FDCE (Setup_fdce_C_D)        0.029    37.376    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.376    
                         arrival time                         -22.964    
  -------------------------------------------------------------------
                         slack                                 14.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.366%)  route 0.295ns (67.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.667     1.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y151        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y151        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.295     1.965    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[17]
    SLICE_X74Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.867     1.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.140     1.724    
    SLICE_X74Y149        FDCE (Hold_fdce_C_D)         0.090     1.814    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.652     1.515    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X21Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y196        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.124     1.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X16Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.928     1.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.373     1.553    
    SLICE_X16Y196        FDCE (Hold_fdce_C_D)         0.075     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.667     1.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y151        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y151        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.247     1.918    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[18]
    SLICE_X70Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.837     1.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.140     1.694    
    SLICE_X70Y149        FDCE (Hold_fdce_C_D)         0.059     1.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.042%)  route 0.159ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.682     1.545    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X0Y193         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDPE (Prop_fdpe_C_Q)         0.141     1.686 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.159     1.844    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y193         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.959     1.957    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X2Y193         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.396     1.561    
    SLICE_X2Y193         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.678    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.682     1.545    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X1Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.110     1.796    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X0Y193         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.959     1.957    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X0Y193         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.399     1.558    
    SLICE_X0Y193         FDPE (Hold_fdpe_C_D)         0.070     1.628    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.666     1.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X75Y159        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.122     1.792    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[12]
    SLICE_X75Y158        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.941     1.939    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X75Y158        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.394     1.545    
    SLICE_X75Y158        FDCE (Hold_fdce_C_D)         0.070     1.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.681     1.544    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X3Y192         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDPE (Prop_fdpe_C_Q)         0.141     1.685 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.166     1.850    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y193         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.959     1.957    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X2Y193         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.396     1.561    
    SLICE_X2Y193         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.670    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.638     1.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y167        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y167        FDCE (Prop_fdce_C_Q)         0.141     1.642 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.124     1.766    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[25]
    SLICE_X61Y168        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.910     1.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y168        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.394     1.514    
    SLICE_X61Y168        FDCE (Hold_fdce_C_D)         0.070     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.372%)  route 0.112ns (37.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.653     1.516    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y196         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.112     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[0]
    SLICE_X9Y195         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.814    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_87_out
    SLICE_X9Y195         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.928     1.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y195         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.394     1.532    
    SLICE_X9Y195         FDCE (Hold_fdce_C_D)         0.092     1.624    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.982%)  route 0.114ns (38.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.676     1.539    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y183         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/Q
                         net (fo=5, routed)           0.114     1.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[3]
    SLICE_X7Y183         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X7Y183         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.951     1.949    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X7Y183         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.396     1.553    
    SLICE_X7Y183         FDCE (Hold_fdce_C_D)         0.092     1.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X8Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X8Y190   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X8Y190   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y196   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y196   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y196   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y196  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y196  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y191   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y191   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X2Y193   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X2Y193   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X2Y193   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y191   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y191   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X2Y193   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X2Y193   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X2Y193   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y191   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y191   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y196   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y196   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y197   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        7.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.225ns  (logic 1.188ns (14.445%)  route 7.037ns (85.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 39.069 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.389    32.244    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X77Y188        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.736    39.069    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X77Y188        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.748    39.817    
                         clock uncertainty           -0.035    39.781    
    SLICE_X77Y188        FDCE (Setup_fdce_C_CE)      -0.298    39.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.483    
                         arrival time                         -32.244    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.875ns  (logic 1.188ns (15.086%)  route 6.687ns (84.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 38.773 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.039    31.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X75Y195        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.440    38.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y195        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.748    39.521    
                         clock uncertainty           -0.035    39.486    
    SLICE_X75Y195        FDCE (Setup_fdce_C_CE)      -0.298    39.188    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -31.894    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.175ns  (logic 1.188ns (14.532%)  route 6.987ns (85.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 39.208 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.339    32.195    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X78Y195        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.875    39.208    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X78Y195        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.748    39.956    
                         clock uncertainty           -0.035    39.921    
    SLICE_X78Y195        FDCE (Setup_fdce_C_CE)      -0.295    39.626    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         39.626    
                         arrival time                         -32.195    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.175ns  (logic 1.188ns (14.532%)  route 6.987ns (85.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 39.208 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.339    32.195    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X78Y195        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.875    39.208    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X78Y195        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.748    39.956    
                         clock uncertainty           -0.035    39.921    
    SLICE_X78Y195        FDCE (Setup_fdce_C_CE)      -0.295    39.626    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         39.626    
                         arrival time                         -32.195    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.035ns  (logic 1.188ns (14.785%)  route 6.847ns (85.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 39.082 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.199    32.055    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X78Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.749    39.082    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X78Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.748    39.830    
                         clock uncertainty           -0.035    39.794    
    SLICE_X78Y196        FDCE (Setup_fdce_C_CE)      -0.295    39.499    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         39.499    
                         arrival time                         -32.055    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.866ns  (logic 1.188ns (15.103%)  route 6.678ns (84.897%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 38.954 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.030    31.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X76Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.621    38.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y196        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.748    39.702    
                         clock uncertainty           -0.035    39.667    
    SLICE_X76Y196        FDCE (Setup_fdce_C_CE)      -0.295    39.372    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         39.372    
                         arrival time                         -31.886    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.695ns  (logic 1.188ns (15.439%)  route 6.507ns (84.561%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 38.787 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.859    31.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X74Y194        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.454    38.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X74Y194        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.748    39.535    
                         clock uncertainty           -0.035    39.500    
    SLICE_X74Y194        FDCE (Setup_fdce_C_CE)      -0.295    39.205    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.205    
                         arrival time                         -31.714    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.265ns  (logic 1.188ns (16.353%)  route 6.077ns (83.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 38.490 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.429    31.284    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y193        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.157    38.490    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y193        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.748    39.238    
                         clock uncertainty           -0.035    39.202    
    SLICE_X66Y193        FDCE (Setup_fdce_C_CE)      -0.295    38.907    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -31.284    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.418ns  (logic 1.188ns (18.509%)  route 5.230ns (81.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 37.725 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.050    28.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I3_O)        0.326    28.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.583    30.438    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y189        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.392    37.725    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y189        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.772    38.497    
                         clock uncertainty           -0.035    38.461    
    SLICE_X44Y189        FDCE (Setup_fdce_C_CE)      -0.298    38.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         38.163    
                         arrival time                         -30.438    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             10.480ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.777ns  (logic 1.188ns (24.870%)  route 3.589ns (75.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 38.649 - 33.333 ) 
    Source Clock Delay      (SCD):    7.353ns = ( 24.019 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.961ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          7.353    24.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDCE (Prop_fdce_C_Q)         0.362    24.381 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.329    25.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X6Y194         LUT3 (Prop_lut3_I2_O)        0.146    25.856 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.269    27.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X9Y194         LUT4 (Prop_lut4_I0_O)        0.354    27.479 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.643    28.122    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X10Y195        LUT5 (Prop_lut5_I4_O)        0.326    28.448 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.348    28.796    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y194         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.316    38.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y194         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.961    39.610    
                         clock uncertainty           -0.035    39.575    
    SLICE_X9Y194         FDCE (Setup_fdce_C_CE)      -0.298    39.277    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.277    
                         arrival time                         -28.796    
  -------------------------------------------------------------------
                         slack                                 10.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.199ns (22.265%)  route 0.695ns (77.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.019     3.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDCE (Prop_fdce_C_Q)         0.099     3.118 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.695     3.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X4Y193         LUT3 (Prop_lut3_I2_O)        0.100     3.913 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X4Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.501     3.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.482     3.019    
    SLICE_X4Y193         FDCE (Hold_fdce_C_D)         0.071     3.090    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.157ns (16.413%)  route 0.800ns (83.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.019     3.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDCE (Prop_fdce_C_Q)         0.112     3.131 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.800     3.931    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y193         LUT3 (Prop_lut3_I2_O)        0.045     3.976 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.976    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.501     3.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y193         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.482     3.019    
    SLICE_X4Y193         FDCE (Hold_fdce_C_D)         0.055     3.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.157ns (15.331%)  route 0.867ns (84.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.892     2.892    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDCE (Prop_fdce_C_Q)         0.112     3.004 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.867     3.871    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X5Y194         LUT3 (Prop_lut3_I2_O)        0.045     3.916 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     3.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X5Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.354     3.354    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.462     2.892    
    SLICE_X5Y194         FDCE (Hold_fdce_C_D)         0.055     2.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.088ns  (logic 0.157ns (14.433%)  route 0.931ns (85.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 19.836 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.169    19.836    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.112    19.948 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.375    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X3Y195         LUT5 (Prop_lut5_I4_O)        0.045    20.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.556    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.457    19.812    
    SLICE_X2Y195         FDCE (Hold_fdce_C_CE)       -0.073    19.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          20.924    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.088ns  (logic 0.157ns (14.433%)  route 0.931ns (85.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 19.836 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.169    19.836    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.112    19.948 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.375    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X3Y195         LUT5 (Prop_lut5_I4_O)        0.045    20.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.556    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.457    19.812    
    SLICE_X2Y195         FDCE (Hold_fdce_C_CE)       -0.073    19.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          20.924    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.088ns  (logic 0.157ns (14.433%)  route 0.931ns (85.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 19.836 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.169    19.836    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.112    19.948 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.375    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X3Y195         LUT5 (Prop_lut5_I4_O)        0.045    20.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.556    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.457    19.812    
    SLICE_X2Y195         FDCE (Hold_fdce_C_CE)       -0.073    19.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          20.924    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.088ns  (logic 0.157ns (14.433%)  route 0.931ns (85.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 19.836 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.169    19.836    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.112    19.948 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.375    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X3Y195         LUT5 (Prop_lut5_I4_O)        0.045    20.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.556    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.457    19.812    
    SLICE_X2Y195         FDCE (Hold_fdce_C_CE)       -0.073    19.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          20.924    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.088ns  (logic 0.157ns (14.433%)  route 0.931ns (85.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 19.836 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.169    19.836    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.112    19.948 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.375    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X3Y195         LUT5 (Prop_lut5_I4_O)        0.045    20.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.556    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.457    19.812    
    SLICE_X2Y195         FDCE (Hold_fdce_C_CE)       -0.073    19.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          20.924    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.088ns  (logic 0.157ns (14.433%)  route 0.931ns (85.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 19.836 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.169    19.836    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y194         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.112    19.948 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.375    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X3Y195         LUT5 (Prop_lut5_I4_O)        0.045    20.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.556    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.457    19.812    
    SLICE_X2Y195         FDCE (Hold_fdce_C_CE)       -0.073    19.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          20.924    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.450ns  (logic 0.157ns (10.826%)  route 1.293ns (89.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.269 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.113    19.779    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDCE (Prop_fdce_C_Q)         0.112    19.891 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.888    20.780    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y195         LUT1 (Prop_lut1_I0_O)        0.045    20.825 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.405    21.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X3Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.603    20.269    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y195         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.490    19.779    
    SLICE_X3Y195         FDCE (Hold_fdce_C_D)         0.034    19.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -19.813    
                         arrival time                          21.230    
  -------------------------------------------------------------------
                         slack                                  1.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X0Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X0Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y194   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y189  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X74Y194  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X78Y195  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X78Y195  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y194   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y193   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y193   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y195   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       69.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.853ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.894ns  (logic 65.980ns (50.795%)  route 63.914ns (49.205%))
  Logic Levels:           327  (CARRY4=297 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 198.647 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.506 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.506    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_0
    SLICE_X55Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.620 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.620    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2_n_0
    SLICE_X55Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.734 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.734    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2_n_0
    SLICE_X55Y186        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.973 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_4/O[2]
                         net (fo=1, routed)           0.770   128.743    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_4_n_5
    SLICE_X50Y190        LUT4 (Prop_lut4_I0_O)        0.302   129.045 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][31]_i_2__2/O
                         net (fo=1, routed)           0.000   129.045    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][31]_i_2__2_n_0
    SLICE_X50Y190        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.667   198.647    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X50Y190        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]/C
                         clock pessimism              0.488   199.135    
                         clock uncertainty           -0.318   198.817    
    SLICE_X50Y190        FDRE (Setup_fdre_C_D)        0.081   198.898    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]
  -------------------------------------------------------------------
                         required time                        198.898    
                         arrival time                        -129.045    
  -------------------------------------------------------------------
                         slack                                 69.853    

Slack (MET) :             69.906ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.793ns  (logic 65.960ns (50.819%)  route 63.833ns (49.181%))
  Logic Levels:           327  (CARRY4=297 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 198.648 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.506 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.506    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_0
    SLICE_X55Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.620 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.620    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2_n_0
    SLICE_X55Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.734 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.734    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2_n_0
    SLICE_X55Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.956 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_4/O[0]
                         net (fo=1, routed)           0.688   128.645    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_4_n_7
    SLICE_X51Y192        LUT4 (Prop_lut4_I0_O)        0.299   128.944 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_1__2/O
                         net (fo=1, routed)           0.000   128.944    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_1__2_n_0
    SLICE_X51Y192        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.668   198.648    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X51Y192        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]/C
                         clock pessimism              0.488   199.136    
                         clock uncertainty           -0.318   198.818    
    SLICE_X51Y192        FDRE (Setup_fdre_C_D)        0.031   198.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]
  -------------------------------------------------------------------
                         required time                        198.849    
                         arrival time                        -128.944    
  -------------------------------------------------------------------
                         slack                                 69.906    

Slack (MET) :             70.062ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.674ns  (logic 65.962ns (50.867%)  route 63.713ns (49.133%))
  Logic Levels:           326  (CARRY4=296 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.638 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.506 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.506    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_0
    SLICE_X55Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.620 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.620    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2_n_0
    SLICE_X55Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.954 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2/O[1]
                         net (fo=1, routed)           0.568   128.522    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2_n_6
    SLICE_X54Y187        LUT4 (Prop_lut4_I0_O)        0.303   128.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_1__2/O
                         net (fo=1, routed)           0.000   128.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_1__2_n_0
    SLICE_X54Y187        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.658   198.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X54Y187        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]/C
                         clock pessimism              0.488   199.126    
                         clock uncertainty           -0.318   198.808    
    SLICE_X54Y187        FDRE (Setup_fdre_C_D)        0.079   198.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]
  -------------------------------------------------------------------
                         required time                        198.887    
                         arrival time                        -128.825    
  -------------------------------------------------------------------
                         slack                                 70.062    

Slack (MET) :             70.069ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.627ns  (logic 65.716ns (50.696%)  route 63.911ns (49.304%))
  Logic Levels:           324  (CARRY4=294 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 198.645 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   127.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/O[3]
                         net (fo=1, routed)           0.766   128.472    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_4
    SLICE_X47Y184        LUT4 (Prop_lut4_I0_O)        0.306   128.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_1__2/O
                         net (fo=1, routed)           0.000   128.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_1__2_n_0
    SLICE_X47Y184        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.665   198.645    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X47Y184        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]/C
                         clock pessimism              0.488   199.133    
                         clock uncertainty           -0.318   198.815    
    SLICE_X47Y184        FDRE (Setup_fdre_C_D)        0.031   198.846    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]
  -------------------------------------------------------------------
                         required time                        198.846    
                         arrival time                        -128.778    
  -------------------------------------------------------------------
                         slack                                 70.069    

Slack (MET) :             70.097ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.646ns  (logic 65.504ns (50.525%)  route 64.142ns (49.475%))
  Logic Levels:           323  (CARRY4=293 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 198.647 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.500 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/O[0]
                         net (fo=1, routed)           0.997   128.498    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_7
    SLICE_X50Y190        LUT4 (Prop_lut4_I0_O)        0.299   128.797 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_1__2/O
                         net (fo=1, routed)           0.000   128.797    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_1__2_n_0
    SLICE_X50Y190        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.667   198.647    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X50Y190        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]/C
                         clock pessimism              0.488   199.135    
                         clock uncertainty           -0.318   198.817    
    SLICE_X50Y190        FDRE (Setup_fdre_C_D)        0.077   198.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                        -128.797    
  -------------------------------------------------------------------
                         slack                                 70.097    

Slack (MET) :             70.130ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.604ns  (logic 65.848ns (50.807%)  route 63.756ns (49.193%))
  Logic Levels:           325  (CARRY4=295 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.638 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.506 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.506    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_0
    SLICE_X55Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.840 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2/O[1]
                         net (fo=1, routed)           0.611   128.452    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2_n_6
    SLICE_X54Y187        LUT4 (Prop_lut4_I0_O)        0.303   128.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_1__2/O
                         net (fo=1, routed)           0.000   128.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_1__2_n_0
    SLICE_X54Y187        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.658   198.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X54Y187        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]/C
                         clock pessimism              0.488   199.126    
                         clock uncertainty           -0.318   198.808    
    SLICE_X54Y187        FDRE (Setup_fdre_C_D)        0.077   198.885    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]
  -------------------------------------------------------------------
                         required time                        198.885    
                         arrival time                        -128.755    
  -------------------------------------------------------------------
                         slack                                 70.130    

Slack (MET) :             70.139ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.605ns  (logic 65.620ns (50.631%)  route 63.985ns (49.369%))
  Logic Levels:           323  (CARRY4=293 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 198.644 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/O[1]
                         net (fo=1, routed)           0.840   128.453    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_6
    SLICE_X46Y183        LUT4 (Prop_lut4_I0_O)        0.303   128.756 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_1__2/O
                         net (fo=1, routed)           0.000   128.756    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_1__2_n_0
    SLICE_X46Y183        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.664   198.644    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X46Y183        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]/C
                         clock pessimism              0.488   199.132    
                         clock uncertainty           -0.318   198.814    
    SLICE_X46Y183        FDRE (Setup_fdre_C_D)        0.081   198.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                        -128.756    
  -------------------------------------------------------------------
                         slack                                 70.139    

Slack (MET) :             70.200ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.536ns  (logic 66.076ns (51.010%)  route 63.461ns (48.991%))
  Logic Levels:           327  (CARRY4=297 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.638 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.506 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.506    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_0
    SLICE_X55Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.620 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.620    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2_n_0
    SLICE_X55Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.734 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.734    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2_n_0
    SLICE_X55Y186        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   128.068 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_4/O[1]
                         net (fo=1, routed)           0.316   128.384    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_4_n_6
    SLICE_X54Y187        LUT4 (Prop_lut4_I0_O)        0.303   128.687 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_1__2/O
                         net (fo=1, routed)           0.000   128.687    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_1__2_n_0
    SLICE_X54Y187        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.658   198.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X54Y187        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]/C
                         clock pessimism              0.488   199.126    
                         clock uncertainty           -0.318   198.808    
    SLICE_X54Y187        FDRE (Setup_fdre_C_D)        0.079   198.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]
  -------------------------------------------------------------------
                         required time                        198.887    
                         arrival time                        -128.687    
  -------------------------------------------------------------------
                         slack                                 70.200    

Slack (MET) :             70.217ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.518ns  (logic 65.944ns (50.915%)  route 63.574ns (49.085%))
  Logic Levels:           326  (CARRY4=296 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 198.637 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.506 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.506    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_0
    SLICE_X55Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.620 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.620    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_2_n_0
    SLICE_X55Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   127.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2/O[3]
                         net (fo=1, routed)           0.430   128.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_2_n_4
    SLICE_X54Y185        LUT4 (Prop_lut4_I0_O)        0.306   128.669 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_1__2/O
                         net (fo=1, routed)           0.000   128.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_1__2_n_0
    SLICE_X54Y185        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.657   198.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X54Y185        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]/C
                         clock pessimism              0.488   199.125    
                         clock uncertainty           -0.318   198.807    
    SLICE_X54Y185        FDRE (Setup_fdre_C_D)        0.079   198.886    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]
  -------------------------------------------------------------------
                         required time                        198.886    
                         arrival time                        -128.669    
  -------------------------------------------------------------------
                         slack                                 70.217    

Slack (MET) :             70.232ns  (required time - arrival time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@200.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        129.464ns  (logic 65.638ns (50.700%)  route 63.826ns (49.300%))
  Logic Levels:           324  (CARRY4=294 LUT1=1 LUT2=1 LUT4=3 LUT5=24 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 198.648 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.691    -0.849    design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/s00_axis_aclk
    SLICE_X72Y133        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/buffer_exec/output_reg[0][13]/Q
                         net (fo=4, routed)           2.976     2.583    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/output_reg[0][30][13]
    SLICE_X57Y167        LUT2 (Prop_lut2_I1_O)        0.124     2.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13/O
                         net (fo=1, routed)           0.000     2.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output[15]_i_13_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.257 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.257    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[15]_i_10_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.371 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.371    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[19]_i_10_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.485 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.485    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[23]_i_10_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10/O[1]
                         net (fo=9, routed)           1.202     5.021    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].s_output_reg[27]_i_10_n_6
    SLICE_X59Y172        LUT4 (Prop_lut4_I2_O)        0.303     5.324 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0/O
                         net (fo=1, routed)           0.000     5.324    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_44__0_n_0
    SLICE_X59Y172        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.904 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0/O[2]
                         net (fo=3, routed)           1.138     7.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_11__0_n_5
    SLICE_X57Y174        LUT5 (Prop_lut5_I0_O)        0.330     7.372 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6/O
                         net (fo=3, routed)           1.045     8.417    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_56__6_n_0
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.326     8.743 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6/O
                         net (fo=1, routed)           0.569     9.311    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_26__6_n_0
    SLICE_X60Y171        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.831 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.831    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_6__0_n_0
    SLICE_X60Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2/O[0]
                         net (fo=62, routed)          3.171    13.221    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_2__2_n_7
    SLICE_X71Y189        LUT4 (Prop_lut4_I2_O)        0.295    13.516 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6/O
                         net (fo=1, routed)           0.000    13.516    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___6_n_0
    SLICE_X71Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000    14.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_96__2_n_0
    SLICE_X71Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000    14.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_87__2_n_0
    SLICE_X71Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000    14.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_78__2_n_0
    SLICE_X71Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000    14.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_69__2_n_0
    SLICE_X71Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_52__2_n_0
    SLICE_X71Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000    14.618    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_34__2_n_0
    SLICE_X71Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2/CO[3]
                         net (fo=1, routed)           0.000    14.732    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_18__2_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.846 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2/CO[3]
                         net (fo=36, routed)          1.679    16.525    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][31]_i_5__2_n_0
    SLICE_X72Y189        LUT5 (Prop_lut5_I0_O)        0.124    16.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2/O
                         net (fo=1, routed)           0.000    16.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][30]_i_43__2_n_0
    SLICE_X72Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.199 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    17.199    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_35__2_n_0
    SLICE_X72Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    17.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_30__2_n_0
    SLICE_X72Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    17.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_25__2_n_0
    SLICE_X72Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    17.541    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_20__2_n_0
    SLICE_X72Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.655    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_15__2_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.769 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    17.769    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_10__2_n_0
    SLICE_X72Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    17.883    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_5__2_n_0
    SLICE_X72Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.997    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_3__2_n_0
    SLICE_X72Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.268 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_i_2__2/CO[0]
                         net (fo=36, routed)          2.096    20.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][30]_0[0]
    SLICE_X70Y188        LUT5 (Prop_lut5_I0_O)        0.373    20.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2/O
                         net (fo=1, routed)           0.000    20.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][29]_i_42__2_n_0
    SLICE_X70Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.117 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    21.117    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_35__2_n_0
    SLICE_X70Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    21.234    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_30__2_n_0
    SLICE_X70Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_25__2_n_0
    SLICE_X70Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    21.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_20__2_n_0
    SLICE_X70Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.585 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_15__2_n_0
    SLICE_X70Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_10__2_n_0
    SLICE_X70Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_5__2_n_0
    SLICE_X70Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_3__2_n_0
    SLICE_X70Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.190 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_i_2__2/CO[0]
                         net (fo=36, routed)          1.271    23.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][29]_1[0]
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.367    23.827 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2/O
                         net (fo=1, routed)           0.000    23.827    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][28]_i_48__2_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.377 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    24.377    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_40__2_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    24.491    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_35__2_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    24.605    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_30__2_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.719 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_25__2_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    24.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_20__2_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.947 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_15__2_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_10__2_n_0
    SLICE_X69Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_8__2_n_0
    SLICE_X69Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.446 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_i_3__2/CO[0]
                         net (fo=36, routed)          1.301    26.747    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][28]_1[0]
    SLICE_X68Y188        LUT5 (Prop_lut5_I0_O)        0.373    27.120 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2/O
                         net (fo=1, routed)           0.000    27.120    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][27]_i_41__2_n_0
    SLICE_X68Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    27.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_35__2_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.635 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    27.635    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_30__2_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.749 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    27.749    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_25__2_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    27.863    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_20__2_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.977 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    27.977    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_15__2_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.091 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_10__2_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.205 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    28.205    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_5__2_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.319 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    28.319    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_3__2_n_0
    SLICE_X68Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.590 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_i_2__2/CO[0]
                         net (fo=36, routed)          1.338    29.928    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][27]_1[0]
    SLICE_X67Y188        LUT5 (Prop_lut5_I0_O)        0.373    30.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2/O
                         net (fo=1, routed)           0.000    30.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][26]_i_43__2_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    30.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_35__2_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_30__2_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    31.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_25__2_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    31.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_20__2_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    31.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_15__2_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    31.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_10__2_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    31.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_5__2_n_0
    SLICE_X67Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_3__2_n_0
    SLICE_X67Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_i_2__2/CO[0]
                         net (fo=36, routed)          1.045    32.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][26]_1[0]
    SLICE_X65Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    33.794 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    33.794    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_35__2_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.908 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    33.908    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_30__2_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    34.022    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_25__2_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_20__2_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    34.250    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_15__2_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    34.364    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_10__2_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    34.478    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_5__2_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    34.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_3__2_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.863 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_i_2__2/CO[0]
                         net (fo=36, routed)          1.225    36.088    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][25]_1[0]
    SLICE_X64Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.917 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_40__2_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_35__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_30__2_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_25__2_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_20__2_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_15__2_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    37.601    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_10__2_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    37.715    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_8__2_n_0
    SLICE_X64Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.986 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_i_3__2/CO[0]
                         net (fo=36, routed)          1.807    39.793    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][24]_1[0]
    SLICE_X63Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.622 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    40.622    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_35__2_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    40.736    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_30__2_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    40.850    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_25__2_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    40.964    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_20__2_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    41.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_15__2_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    41.192    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_10__2_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    41.306    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_5__2_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    41.420    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_3__2_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.691 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_i_2__2/CO[0]
                         net (fo=36, routed)          1.598    43.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][23]_1[0]
    SLICE_X62Y190        LUT5 (Prop_lut5_I0_O)        0.373    43.662 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2/O
                         net (fo=1, routed)           0.000    43.662    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][22]_i_34__2_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.175 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    44.175    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_25__2_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.292 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    44.292    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_20__2_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.409 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    44.409    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_15__2_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.526 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    44.526    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_10__2_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.643 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    44.643    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_5__2_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.760 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    44.760    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_3__2_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.014 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_i_2__2/CO[0]
                         net (fo=36, routed)          1.356    46.370    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][22]_1[0]
    SLICE_X61Y191        LUT5 (Prop_lut5_I0_O)        0.367    46.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2/O
                         net (fo=1, routed)           0.000    46.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][21]_i_42__2_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.135 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_35__2_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.249 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    47.249    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_30__2_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    47.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_25__2_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    47.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_20__2_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    47.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_15__2_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    47.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_10__2_n_0
    SLICE_X61Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    47.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_5__2_n_0
    SLICE_X61Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    47.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_3__2_n_0
    SLICE_X61Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_i_2__2/CO[0]
                         net (fo=36, routed)          1.182    49.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][21]_1[0]
    SLICE_X59Y191        LUT5 (Prop_lut5_I0_O)        0.373    49.759 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2/O
                         net (fo=1, routed)           0.000    49.759    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][20]_i_46__2_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    50.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_40__2_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.274 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    50.274    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_35__2_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.388 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    50.388    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_30__2_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.502 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    50.502    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_25__2_n_0
    SLICE_X59Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.616 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    50.616    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_20__2_n_0
    SLICE_X59Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.730 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    50.730    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_15__2_n_0
    SLICE_X59Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    50.844    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_10__2_n_0
    SLICE_X59Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    50.958    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_8__2_n_0
    SLICE_X59Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.229 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_3__2/CO[0]
                         net (fo=36, routed)          1.697    52.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_1[0]
    SLICE_X55Y188        LUT5 (Prop_lut5_I0_O)        0.373    53.298 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2/O
                         net (fo=1, routed)           0.000    53.298    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_42__2_n_0
    SLICE_X55Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    53.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_35__2_n_0
    SLICE_X55Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    53.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_30__2_n_0
    SLICE_X55Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    53.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_25__2_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    54.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_20__2_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    54.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_15__2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    54.266    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_10__2_n_0
    SLICE_X55Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    54.380    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_5__2_n_0
    SLICE_X55Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    54.494    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_3__2_n_0
    SLICE_X55Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.765 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_i_2__2/CO[0]
                         net (fo=36, routed)          1.289    56.055    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]_1[0]
    SLICE_X54Y188        LUT5 (Prop_lut5_I0_O)        0.373    56.428 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2/O
                         net (fo=1, routed)           0.000    56.428    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][18]_i_42__2_n_0
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.808 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    56.808    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_35__2_n_0
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.925 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    56.925    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_30__2_n_0
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    57.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_25__2_n_0
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.159 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    57.159    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_20__2_n_0
    SLICE_X54Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    57.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_15__2_n_0
    SLICE_X54Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.393 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    57.393    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_10__2_n_0
    SLICE_X54Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.510 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    57.510    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_5__2_n_0
    SLICE_X54Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.627 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    57.627    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_3__2_n_0
    SLICE_X54Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.881 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_i_2__2/CO[0]
                         net (fo=36, routed)          1.650    59.531    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][18]_1[0]
    SLICE_X48Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    60.354 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    60.354    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_35__2_n_0
    SLICE_X48Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.468 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    60.468    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_30__2_n_0
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.582 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    60.582    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_25__2_n_0
    SLICE_X48Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.696 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    60.696    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_20__2_n_0
    SLICE_X48Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.810 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    60.810    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_15__2_n_0
    SLICE_X48Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.924 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    60.924    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_10__2_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.038 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    61.038    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_5__2_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    61.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_3__2_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.423 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_i_2__2/CO[0]
                         net (fo=36, routed)          1.386    62.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][17]_1[0]
    SLICE_X45Y188        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    63.638 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    63.638    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_40__2_n_0
    SLICE_X45Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    63.752    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_35__2_n_0
    SLICE_X45Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    63.866    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_30__2_n_0
    SLICE_X45Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_25__2_n_0
    SLICE_X45Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    64.094    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_20__2_n_0
    SLICE_X45Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    64.208    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_15__2_n_0
    SLICE_X45Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    64.322    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_10__2_n_0
    SLICE_X45Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    64.436    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_8__2_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_3__2/CO[0]
                         net (fo=36, routed)          1.107    65.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_1[0]
    SLICE_X50Y191        LUT5 (Prop_lut5_I0_O)        0.373    66.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2/O
                         net (fo=1, routed)           0.000    66.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][15]_i_42__2_n_0
    SLICE_X50Y191        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.567 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    66.567    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_35__2_n_0
    SLICE_X50Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.684 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    66.684    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_30__2_n_0
    SLICE_X50Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.801 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    66.801    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_25__2_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.918 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    66.918    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_20__2_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.035 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    67.035    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_15__2_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.152 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    67.152    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_10__2_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.269 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    67.269    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_5__2_n_0
    SLICE_X50Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.386 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    67.386    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_3__2_n_0
    SLICE_X50Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.640 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_i_2__2/CO[0]
                         net (fo=36, routed)          1.443    69.083    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][15]_1[0]
    SLICE_X53Y189        LUT5 (Prop_lut5_I0_O)        0.367    69.450 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2/O
                         net (fo=1, routed)           0.000    69.450    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][14]_i_41__2_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.851 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    69.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_35__2_n_0
    SLICE_X53Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.965 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    69.965    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_30__2_n_0
    SLICE_X53Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.079 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    70.079    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_25__2_n_0
    SLICE_X53Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.193 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    70.193    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_20__2_n_0
    SLICE_X53Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.307 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    70.307    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_15__2_n_0
    SLICE_X53Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.421 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    70.421    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_10__2_n_0
    SLICE_X53Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.535 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    70.535    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_5__2_n_0
    SLICE_X53Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.649 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    70.649    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_3__2_n_0
    SLICE_X53Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.920 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_i_2__2/CO[0]
                         net (fo=36, routed)          1.694    72.614    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][14]_1[0]
    SLICE_X60Y190        LUT5 (Prop_lut5_I0_O)        0.373    72.987 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2/O
                         net (fo=1, routed)           0.000    72.987    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][13]_i_43__2_n_0
    SLICE_X60Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.520 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    73.520    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_35__2_n_0
    SLICE_X60Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.637 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    73.637    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_30__2_n_0
    SLICE_X60Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.754 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    73.754    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_25__2_n_0
    SLICE_X60Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.871 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    73.871    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_20__2_n_0
    SLICE_X60Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.988 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    73.988    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_15__2_n_0
    SLICE_X60Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.105 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    74.105    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_10__2_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.222 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    74.222    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_5__2_n_0
    SLICE_X60Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.339 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    74.339    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_3__2_n_0
    SLICE_X60Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_i_2__2/CO[0]
                         net (fo=36, routed)          1.316    75.909    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][13]_1[0]
    SLICE_X58Y189        LUT5 (Prop_lut5_I0_O)        0.367    76.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2/O
                         net (fo=1, routed)           0.000    76.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][12]_i_48__2_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.809 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000    76.809    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_40__2_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.926 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    76.926    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_35__2_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.043 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    77.043    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_30__2_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    77.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_25__2_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    77.277    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_20__2_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    77.394    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_15__2_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    77.511    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_10__2_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    77.628    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_8__2_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.882 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_3__2/CO[0]
                         net (fo=36, routed)          1.932    79.814    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_1[0]
    SLICE_X52Y185        LUT5 (Prop_lut5_I0_O)        0.367    80.181 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2/O
                         net (fo=1, routed)           0.000    80.181    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][11]_i_43__2_n_0
    SLICE_X52Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.731 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    80.731    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_35__2_n_0
    SLICE_X52Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.845 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    80.845    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_30__2_n_0
    SLICE_X52Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.959 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    80.959    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_25__2_n_0
    SLICE_X52Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.073 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    81.073    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_20__2_n_0
    SLICE_X52Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.187 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    81.187    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_15__2_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    81.301    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_10__2_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.415 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    81.415    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_5__2_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    81.529    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_3__2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.800 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_i_2__2/CO[0]
                         net (fo=36, routed)          1.310    83.110    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][11]_1[0]
    SLICE_X51Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    83.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_35__2_n_0
    SLICE_X51Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    84.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_30__2_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.167 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    84.167    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_25__2_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.281 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    84.281    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_20__2_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.395 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    84.395    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_15__2_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.509 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    84.509    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_10__2_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.623 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    84.623    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_5__2_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.737 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    84.737    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_3__2_n_0
    SLICE_X51Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.008 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_i_2__2/CO[0]
                         net (fo=36, routed)          1.779    86.787    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][10]_1[0]
    SLICE_X50Y181        LUT5 (Prop_lut5_I0_O)        0.373    87.160 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2/O
                         net (fo=1, routed)           0.000    87.160    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][9]_i_41__2_n_0
    SLICE_X50Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.536 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    87.536    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_35__2_n_0
    SLICE_X50Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    87.653    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_30__2_n_0
    SLICE_X50Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    87.770    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_25__2_n_0
    SLICE_X50Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    87.887    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_20__2_n_0
    SLICE_X50Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    88.004    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_15__2_n_0
    SLICE_X50Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    88.121    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_10__2_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    88.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_5__2_n_0
    SLICE_X50Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    88.355    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_3__2_n_0
    SLICE_X50Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.609 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_i_2__2/CO[0]
                         net (fo=36, routed)          2.545    91.154    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][9]_1[0]
    SLICE_X79Y187        LUT5 (Prop_lut5_I0_O)        0.367    91.521 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2/O
                         net (fo=1, routed)           0.000    91.521    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_295__2_n_0
    SLICE_X79Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2/CO[3]
                         net (fo=1, routed)           0.000    92.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_254__2_n_0
    SLICE_X79Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.185 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000    92.185    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_35__2_n_0
    SLICE_X79Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.299 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    92.299    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_30__2_n_0
    SLICE_X79Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.413 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    92.413    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_25__2_n_0
    SLICE_X79Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.527 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    92.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_20__2_n_0
    SLICE_X79Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.641 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    92.641    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_15__2_n_0
    SLICE_X79Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.755 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    92.755    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_10__2_n_0
    SLICE_X79Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.869 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000    92.869    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_8__2_n_0
    SLICE_X79Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.140 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_3__2/CO[0]
                         net (fo=36, routed)          3.300    96.440    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_1[0]
    SLICE_X57Y182        LUT5 (Prop_lut5_I0_O)        0.373    96.813 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2/O
                         net (fo=1, routed)           0.000    96.813    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_291__2_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.363 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000    97.363    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_249__2_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.477 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2/CO[3]
                         net (fo=1, routed)           0.000    97.477    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_209__2_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.591 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2/CO[3]
                         net (fo=1, routed)           0.000    97.591    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_25__2_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.705 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000    97.705    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_20__2_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.819 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000    97.819    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_15__2_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.933 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    97.933    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_10__2_n_0
    SLICE_X57Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    98.047    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_5__2_n_0
    SLICE_X57Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    98.161    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_3__2_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    98.432 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_i_2__2/CO[0]
                         net (fo=36, routed)          1.237    99.669    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][7]_1[0]
    SLICE_X49Y182        LUT5 (Prop_lut5_I0_O)        0.373   100.042 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2/O
                         net (fo=1, routed)           0.000   100.042    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_287__2_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.592 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2/CO[3]
                         net (fo=1, routed)           0.000   100.592    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_244__2_n_0
    SLICE_X49Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.706 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000   100.706    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_204__2_n_0
    SLICE_X49Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.820 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2/CO[3]
                         net (fo=1, routed)           0.000   100.820    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_160__2_n_0
    SLICE_X49Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.934 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000   100.934    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_20__2_n_0
    SLICE_X49Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.048 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   101.048    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_15__2_n_0
    SLICE_X49Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.162 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   101.162    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_10__2_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.276 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   101.276    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_5__2_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   101.390    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_3__2_n_0
    SLICE_X49Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_i_2__2/CO[0]
                         net (fo=36, routed)          1.781   103.442    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][6]_1[0]
    SLICE_X48Y176        LUT5 (Prop_lut5_I0_O)        0.373   103.815 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2/O
                         net (fo=1, routed)           0.000   103.815    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_283__2_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2/CO[3]
                         net (fo=1, routed)           0.000   104.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_239__2_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.479 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2/CO[3]
                         net (fo=1, routed)           0.000   104.479    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_199__2_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.593 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2/CO[3]
                         net (fo=1, routed)           0.000   104.593    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_155__2_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.707 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2/CO[3]
                         net (fo=1, routed)           0.000   104.707    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_115__2_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.821 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000   104.821    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_15__2_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.935 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000   104.935    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_10__2_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.049 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   105.049    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_5__2_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   105.163    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_3__2_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.434 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_i_2__2/CO[0]
                         net (fo=36, routed)          1.261   106.695    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][5]_1[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   107.539 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2/CO[3]
                         net (fo=1, routed)           0.000   107.539    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_234__2_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.656 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2/CO[3]
                         net (fo=1, routed)           0.000   107.656    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_194__2_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.773 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000   107.773    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_150__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.890 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2/CO[3]
                         net (fo=1, routed)           0.000   107.890    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_110__2_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.007 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2/CO[3]
                         net (fo=1, routed)           0.000   108.007    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_75__2_n_0
    SLICE_X54Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.124 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2/CO[3]
                         net (fo=1, routed)           0.000   108.124    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_16__2_n_0
    SLICE_X54Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.241 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000   108.241    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_11__2_n_0
    SLICE_X54Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.358 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   108.358    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_9__2_n_0
    SLICE_X54Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   108.612 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_3__2/CO[0]
                         net (fo=36, routed)          0.914   109.527    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_1[0]
    SLICE_X58Y180        LUT5 (Prop_lut5_I0_O)        0.367   109.894 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2/O
                         net (fo=1, routed)           0.000   109.894    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_237__2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.427 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2/CO[3]
                         net (fo=1, routed)           0.000   110.427    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_185__2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.544 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2/CO[3]
                         net (fo=1, routed)           0.000   110.544    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_141__2_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.661 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2/CO[3]
                         net (fo=1, routed)           0.000   110.661    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_101__2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.778 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2/CO[3]
                         net (fo=1, routed)           0.000   110.778    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_66__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.895 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2/CO[3]
                         net (fo=1, routed)           0.000   110.895    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_34__2_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.012 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000   111.012    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_5__2_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.129 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   111.129    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_3__2_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   111.383 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_i_2__2/CO[0]
                         net (fo=36, routed)          1.199   112.581    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][3]_1[0]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.367   112.948 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2/O
                         net (fo=1, routed)           0.000   112.948    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][0]_i_227__2_n_0
    SLICE_X61Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   113.346 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2/CO[3]
                         net (fo=1, routed)           0.000   113.346    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_179__2_n_0
    SLICE_X61Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.460 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2/CO[3]
                         net (fo=1, routed)           0.000   113.460    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_135__2_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.574 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2/CO[3]
                         net (fo=1, routed)           0.000   113.574    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_95__2_n_0
    SLICE_X61Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.688 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000   113.688    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_60__2_n_0
    SLICE_X61Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.802 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2/CO[3]
                         net (fo=1, routed)           0.000   113.802    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_28__2_n_0
    SLICE_X61Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.916 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2/CO[3]
                         net (fo=1, routed)           0.000   113.916    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_14__2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.030 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   114.030    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_3__2_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   114.301 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2/CO[0]
                         net (fo=36, routed)          1.986   116.287    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][2]_i_2__2_n_3
    SLICE_X78Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   117.131 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2/CO[3]
                         net (fo=1, routed)           0.000   117.131    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_214__2_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.248 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2/CO[3]
                         net (fo=1, routed)           0.000   117.248    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_174__2_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.365 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2/CO[3]
                         net (fo=1, routed)           0.000   117.365    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_130__2_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.482 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2/CO[3]
                         net (fo=1, routed)           0.000   117.482    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_90__2_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.599 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2/CO[3]
                         net (fo=1, routed)           0.000   117.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_55__2_n_0
    SLICE_X78Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.716 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2/CO[3]
                         net (fo=1, routed)           0.000   117.716    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_23__2_n_0
    SLICE_X78Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.833 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2/CO[3]
                         net (fo=1, routed)           0.000   117.833    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_9__2_n_0
    SLICE_X78Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.950 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000   117.950    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_3__2_n_0
    SLICE_X78Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   118.204 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18/CO[0]
                         net (fo=36, routed)          2.769   120.973    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i__i_1__18_n_3
    SLICE_X57Y178        LUT5 (Prop_lut5_I0_O)        0.367   121.340 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3/O
                         net (fo=1, routed)           1.259   122.599    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/i___3_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   123.255 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2/CO[3]
                         net (fo=1, routed)           0.000   123.255    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_173__2_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.369 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2/CO[3]
                         net (fo=1, routed)           0.000   123.369    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_129__2_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.483 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2/CO[3]
                         net (fo=1, routed)           0.000   123.483    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_89__2_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.597 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2/CO[3]
                         net (fo=1, routed)           0.000   123.597    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_54__2_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.711 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000   123.711    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_22__2_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.825 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   123.825    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_8__2_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.939 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000   123.939    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_2__2_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.053 f  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2/CO[3]
                         net (fo=2, routed)           1.799   125.851    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][0]_i_1__2_n_0
    SLICE_X57Y180        LUT1 (Prop_lut1_I0_O)        0.124   125.975 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2/O
                         net (fo=1, routed)           0.495   126.470    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][4]_i_4__2_n_0
    SLICE_X55Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   127.050 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.050    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][4]_i_2_n_0
    SLICE_X55Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.164 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.164    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][8]_i_2_n_0
    SLICE_X55Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.278 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.278    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][12]_i_2_n_0
    SLICE_X55Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.392 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   127.392    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][16]_i_2_n_0
    SLICE_X55Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.631 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2/O[2]
                         net (fo=1, routed)           0.681   128.313    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][20]_i_2_n_5
    SLICE_X51Y192        LUT4 (Prop_lut4_I0_O)        0.302   128.615 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_1__2/O
                         net (fo=1, routed)           0.000   128.615    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output[0][19]_i_1__2_n_0
    SLICE_X51Y192        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        1.668   198.648    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/s00_axis_aclk
    SLICE_X51Y192        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]/C
                         clock pessimism              0.488   199.136    
                         clock uncertainty           -0.318   198.818    
    SLICE_X51Y192        FDRE (Setup_fdre_C_D)        0.029   198.847    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[3].parallel_sum_x/SumGen[0].output_reg[0][19]
  -------------------------------------------------------------------
                         required time                        198.847    
                         arrival time                        -128.615    
  -------------------------------------------------------------------
                         slack                                 70.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.340ns (66.803%)  route 0.169ns (33.197%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y149        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/Q
                         net (fo=9, routed)           0.168    -0.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_output[26]
    SLICE_X31Y149        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0_n_0
    SLICE_X31Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.144 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.143    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1_n_0
    SLICE_X31Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1_n_7
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[28]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X31Y150        FDRE (Hold_fdre_C_D)         0.105    -0.141    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[28]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y148        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_count[22]
    SLICE_X32Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.176 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.082 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2/O[0]
                         net (fo=39, routed)          0.000    -0.082    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2_n_7
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[28]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X32Y150        FDRE (Hold_fdre_C_D)         0.102    -0.144    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.351ns (67.506%)  route 0.169ns (32.494%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y149        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/Q
                         net (fo=9, routed)           0.168    -0.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_output[26]
    SLICE_X31Y149        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0_n_0
    SLICE_X31Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.144 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.143    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1_n_0
    SLICE_X31Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1_n_5
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[30]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X31Y150        FDRE (Hold_fdre_C_D)         0.105    -0.141    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[30]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y148        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_count[22]
    SLICE_X32Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.176 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.071 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2/O[2]
                         net (fo=39, routed)          0.000    -0.071    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2_n_5
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[30]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X32Y150        FDRE (Hold_fdre_C_D)         0.102    -0.144    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.376ns (68.996%)  route 0.169ns (31.004%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y149        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/Q
                         net (fo=9, routed)           0.168    -0.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_output[26]
    SLICE_X31Y149        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0_n_0
    SLICE_X31Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.144 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.143    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1_n_0
    SLICE_X31Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1_n_6
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[29]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X31Y150        FDRE (Hold_fdre_C_D)         0.105    -0.141    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.376ns (68.996%)  route 0.169ns (31.004%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y149        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[26]/Q
                         net (fo=9, routed)           0.168    -0.289    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_output[26]
    SLICE_X31Y149        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output[27]_i_3__0_n_0
    SLICE_X31Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.144 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.143    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[27]_i_1_n_0
    SLICE_X31Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.053 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.053    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]_i_1_n_4
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X31Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X31Y150        FDRE (Hold_fdre_C_D)         0.105    -0.141    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_output_reg[31]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.207ns (36.502%)  route 0.360ns (63.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.595    -0.569    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X78Y149        FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/Q
                         net (fo=1, routed)           0.360    -0.045    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[21]
    SLICE_X78Y150        LUT3 (Prop_lut3_I1_O)        0.043    -0.002 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X78Y150        FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.942    -0.731    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X78Y150        FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.131    -0.096    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.788%)  route 0.211ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.666    -0.498    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X78Y150        FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=2, routed)           0.211    -0.123    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/M_AXI_IP_RDATA[14]
    SLICE_X76Y149        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.865    -0.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/Clk
    SLICE_X76Y149        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[17]/C
                         clock pessimism              0.504    -0.304    
    SLICE_X76Y149        FDRE (Hold_fdre_C_D)         0.085    -0.219    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y148        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_count[22]
    SLICE_X32Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.176 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.046 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2/O[1]
                         net (fo=39, routed)          0.000    -0.046    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2_n_6
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[29]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X32Y150        FDRE (Hold_fdre_C_D)         0.102    -0.144    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.566    -0.598    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y148        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[22]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s_count[22]
    SLICE_X32Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.176 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[23]_i_1_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[27]_i_1_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.046 r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2/O[3]
                         net (fo=36, routed)          0.000    -0.046    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]_i_2_n_4
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3076, routed)        0.923    -0.750    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/s00_axis_aclk
    SLICE_X32Y150        FDRE                                         r  design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X32Y150        FDRE (Hold_fdre_C_D)         0.102    -0.144    design_1_i/ComputeNewCentroids_0/U0/TopLevel/parallel_sum_gen[1].parallel_sum_x/SumGen[1].s_count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y27     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y27     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y26     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y26     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y35     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y35     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y36     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y36     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y27     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y27     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X56Y180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X56Y180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y177    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X70Y177    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



