#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  4 11:18:48 2021
# Process ID: 9318
# Current directory: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski
# Command line: vivado
# Log file: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/vivado.log
# Journal file: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/vivado.jou
#-----------------------------------------------------------
start_gui
create_project regfile /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_language VHDL [current_project]
add_files {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/my_package-body.vhd /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/ieee_2008/math_real.vhdl /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/ieee_2008/math_real-body.vhdl /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/my_package.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
add_files -fileset sim_1 -norecurse /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  4 12:05:48 2021...
