
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1

# Written on Wed Nov  9 16:06:26 2022

##### DESIGN INFO #######################################################

Top View:                "top_level"
Constraint File(s):      "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/designer/top_level/synthesis.fdc"
                         "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.sdc"




##### SUMMARY ############################################################

Found 1 issues in 1 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                             Ending                                               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                               System                                               |     10.000           |     No paths         |     No paths         |     No paths                         
System                                               ident_coreinst.comm_block_INST.dr2_tck               |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                               jtag_interface_x|identify_clk_int_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
System                                               jtag_interface_x|b10_8Kz_rKlrtX                      |     10.000           |     No paths         |     No paths         |     No paths                         
System                                               jtag_interface_x|b9_nv_oQwfYF                        |     10.000           |     No paths         |     No paths         |     No paths                         
clk_main                                             System                                               |     20.000           |     No paths         |     No paths         |     No paths                         
clk_main                                             clk_main                                             |     20.000           |     No paths         |     No paths         |     No paths                         
clk_main                                             jtag_interface_x|identify_clk_int_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck               System                                               |     1000.000         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck               ident_coreinst.comm_block_INST.dr2_tck               |     1000.000         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck               jtag_interface_x|b10_8Kz_rKlrtX                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock     System                                               |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock     clk_main                                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock     jtag_interface_x|identify_clk_int_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock     jtag_interface_x|b9_nv_oQwfYF                        |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                      System                                               |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                      jtag_interface_x|identify_clk_int_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                      jtag_interface_x|b9_nv_oQwfYF                        |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b9_nv_oQwfYF                        clk_main                                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b9_nv_oQwfYF                        jtag_interface_x|identify_clk_int_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b9_nv_oQwfYF                        jtag_interface_x|b9_nv_oQwfYF                        |     10.000           |     No paths         |     No paths         |     No paths                         
=====================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LED1
p:LED2
p:LED3
p:LED4
p:atck
p:atdi
p:atdo
p:atms
p:atrstb
p:button1
p:button2
p:data_out[0]
p:data_out[1]
p:data_out[2]
p:data_out[3]
p:data_out[4]
p:data_out[5]
p:data_out[6]
p:data_out[7]
p:framing_err_out
p:overflow_err_out
p:parity_err_out
p:rstn
p:rx
p:rxrdy_out
p:tx
p:txrdy_out


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

create_clock -name ident_coreinst.comm_block_INST.dr2_tck n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -waveform {0 500.0}
	@W:Z241:"/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc":2:0:2:0|Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
