// Seed: 2917124523
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5
);
  wire id_7;
  xor primCall (id_0, id_5, id_3, id_8, id_7, id_4);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  assign module_0.type_1 = 0;
endmodule
