Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:10:16 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
| Design       : fpga
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 14430 |     0 |          0 |    203128 |  7.10 |
|   LUT as Logic             | 11596 |     0 |          0 |    203128 |  5.71 |
|   LUT as Memory            |  2834 |     0 |          0 |    112800 |  2.51 |
|     LUT as Distributed RAM |  2834 |     0 |            |           |       |
|     LUT as Shift Register  |     0 |     0 |            |           |       |
| CLB Registers              | 15925 |     0 |          0 |    406256 |  3.92 |
|   Register as Flip Flop    | 15925 |     0 |          0 |    406256 |  3.92 |
|   Register as Latch        |     0 |     0 |          0 |    406256 |  0.00 |
| CARRY8                     |   194 |     0 |          0 |     30300 |  0.64 |
| F7 Muxes                   |   290 |     0 |          0 |    121200 |  0.24 |
| F8 Muxes                   |    21 |     0 |          0 |     60600 |  0.03 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 35    |          Yes |         Set |            - |
| 15890 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   26 |     0 |          0 |       540 |  4.81 |
|   RAMB36/FIFO*    |   26 |     0 |          0 |       540 |  4.81 |
|     RAMB36E2 only |   26 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1080 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1700 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    7 |     0 |          0 |       312 |  2.24 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       240 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       120 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV  |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV |    0 |     0 |          0 |        10 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |          0 |         8 | 12.50 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         2 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+-------------+-------+---------------------+
|   Ref Name  |  Used | Functional Category |
+-------------+-------+---------------------+
| FDRE        | 15890 |            Register |
| LUT6        |  5076 |                 CLB |
| LUT3        |  3187 |                 CLB |
| LUT5        |  2839 |                 CLB |
| RAMD64E     |  1910 |                 CLB |
| RAMD32      |  1574 |                 CLB |
| LUT4        |  1522 |                 CLB |
| LUT2        |  1117 |                 CLB |
| MUXF7       |   290 |                 CLB |
| RAMS32      |   226 |                 CLB |
| CARRY8      |   194 |                 CLB |
| LUT1        |   185 |                 CLB |
| FDSE        |    35 |            Register |
| RAMB36E2    |    26 |            BLOCKRAM |
| MUXF8       |    21 |                 CLB |
| OBUF        |     6 |                 I/O |
| RAMS64E     |     4 |                 CLB |
| INBUF       |     1 |                 I/O |
| IBUFDS_GTE3 |     1 |            Advanced |
| IBUFCTRL    |     1 |              Others |
+-------------+-------+---------------------+


9. Black Boxes
--------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| pcie3_ultrascale_0 |    1 |
+--------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


