; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: %opt %s -S -passes=test-vector-codegen,adce,simplifycfg -rdx-to-pack=add.3.lcssa.lcssa -p i,i1,i2,i3 | FileCheck %s
; ModuleID = 'sum-2d.ll'
source_filename = "sum-2d.c"
target datalayout = "e-m:o-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx10.15.0"

; CHECK-LABEL: @sum(
; CHECK-NEXT:  [[ENTRY:.*]]:
; CHECK-NEXT:    br label %[[HEADER:.*]]
; CHECK:       [[HEADER]]:
; CHECK-DAG:     [[DOTMU_VEC:%.*]] = phi <4 x i32> [ zeroinitializer, %[[ENTRY:.*]] ], [ [[REC_RDX_VEC6:%.*]], %[[EXIT3:.*]] ]
; CHECK-DAG:     [[INDVARS_IV20:%.*]] = phi i64 [ 0, %[[ENTRY]] ], [ [[INDVARS_IV_NEXT21:%.*]], %[[EXIT3]] ]
; CHECK-NEXT:    br label %[[HEADER1:.*]]
; CHECK:       [[EXIT:.*]]:
; CHECK-NEXT:    [[TMP0:%.*]] = call i32 @llvm.vector.reduce.add.v4i32(<4 x i32> [[REC_RDX_VEC6]])
; CHECK-NEXT:    ret i32 [[TMP0]]
; CHECK:       [[HEADER1]]:
; CHECK-DAG:     [[DOTMU_VEC5:%.*]] = phi <4 x i32> [ zeroinitializer, %[[HEADER]] ], [ [[REC_RDX_VEC:%.*]], %[[HEADER1]] ]
; CHECK-DAG:     [[INDVARS_IV:%.*]] = phi i64 [ 0, %[[HEADER]] ], [ [[INDVARS_IV_NEXT_3:%.*]], %[[HEADER1]] ]
; CHECK-NEXT:    [[ARRAYIDX6:%.*]] = getelementptr inbounds [256 x i32], ptr [[A:%.*]], i64 [[INDVARS_IV20]], i64 [[INDVARS_IV]]
; CHECK-NEXT:    [[I1_VEC:%.*]] = load <4 x i32>, ptr [[ARRAYIDX6]], align 4
; CHECK-NEXT:    [[INDVARS_IV_NEXT_3]] = add nuw nsw i64 [[INDVARS_IV]], 4
; CHECK-NEXT:    [[EXITCOND_3_NOT:%.*]] = icmp eq i64 [[INDVARS_IV_NEXT_3]], 256
; CHECK-NEXT:    [[REC_RDX_VEC]] = add <4 x i32> [[DOTMU_VEC5]], [[I1_VEC]]
; CHECK-NEXT:    [[DOT:%.*]] = select i1 [[EXITCOND_3_NOT]], i1 false, i1 true
; CHECK-NEXT:    br i1 [[DOT]], label %[[HEADER1]], label %[[EXIT3]]
; CHECK:       [[EXIT3]]:
; CHECK-NEXT:    [[INDVARS_IV_NEXT21]] = add nuw nsw i64 [[INDVARS_IV20]], 1
; CHECK-NEXT:    [[EXITCOND_NOT:%.*]] = icmp eq i64 [[INDVARS_IV_NEXT21]], 256
; CHECK-NEXT:    [[REC_RDX_VEC6]] = add <4 x i32> [[DOTMU_VEC]], [[REC_RDX_VEC]]
; CHECK-NEXT:    [[DOT8:%.*]] = select i1 [[EXITCOND_NOT]], i1 false, i1 true
; CHECK-NEXT:    br i1 [[DOT8]], label %[[HEADER]], label %[[EXIT]]

; Function Attrs: argmemonly nofree norecurse nosync nounwind readonly ssp uwtable
define i32 @sum(i32 noundef %n, ptr nocapture noundef readonly %a) local_unnamed_addr #0 {
entry:
  br label %for.cond1.preheader

for.cond1.preheader:                              ; preds = %for.cond.cleanup3, %entry
  %indvars.iv20 = phi i64 [ 0, %entry ], [ %indvars.iv.next21, %for.cond.cleanup3 ]
  %s.017 = phi i32 [ 0, %entry ], [ %add.3.lcssa, %for.cond.cleanup3 ]
  br label %for.body4

for.cond.cleanup:                                 ; preds = %for.cond.cleanup3
  %add.3.lcssa.lcssa = phi i32 [ %add.3.lcssa, %for.cond.cleanup3 ]
  ret i32 %add.3.lcssa.lcssa

for.cond.cleanup3:                                ; preds = %for.body4
  %add.3.lcssa = phi i32 [ %add.3, %for.body4 ]
  %indvars.iv.next21 = add nuw nsw i64 %indvars.iv20, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next21, 256
  br i1 %exitcond.not, label %for.cond.cleanup, label %for.cond1.preheader, !llvm.loop !5

for.body4:                                        ; preds = %for.body4, %for.cond1.preheader
  %indvars.iv = phi i64 [ 0, %for.cond1.preheader ], [ %indvars.iv.next.3, %for.body4 ]
  %s.115 = phi i32 [ %s.017, %for.cond1.preheader ], [ %add.3, %for.body4 ]
  %arrayidx6 = getelementptr inbounds [256 x i32], ptr %a, i64 %indvars.iv20, i64 %indvars.iv
  %i = load i32, ptr %arrayidx6, align 4, !tbaa !8
  %add = add nsw i32 %i, %s.115
  %indvars.iv.next = or i64 %indvars.iv, 1
  %arrayidx6.1 = getelementptr inbounds [256 x i32], ptr %a, i64 %indvars.iv20, i64 %indvars.iv.next
  %i1 = load i32, ptr %arrayidx6.1, align 4, !tbaa !8
  %add.1 = add nsw i32 %i1, %add
  %indvars.iv.next.1 = or i64 %indvars.iv, 2
  %arrayidx6.2 = getelementptr inbounds [256 x i32], ptr %a, i64 %indvars.iv20, i64 %indvars.iv.next.1
  %i2 = load i32, ptr %arrayidx6.2, align 4, !tbaa !8
  %add.2 = add nsw i32 %i2, %add.1
  %indvars.iv.next.2 = or i64 %indvars.iv, 3
  %arrayidx6.3 = getelementptr inbounds [256 x i32], ptr %a, i64 %indvars.iv20, i64 %indvars.iv.next.2
  %i3 = load i32, ptr %arrayidx6.3, align 4, !tbaa !8
  %add.3 = add nsw i32 %i3, %add.2
  %indvars.iv.next.3 = add nuw nsw i64 %indvars.iv, 4
  %exitcond.3.not = icmp eq i64 %indvars.iv.next.3, 256
  br i1 %exitcond.3.not, label %for.cond.cleanup3, label %for.body4, !llvm.loop !12
}

attributes #0 = { argmemonly nofree norecurse nosync nounwind readonly ssp uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="penryn" "target-features"="+cx16,+cx8,+fxsr,+mmx,+sahf,+sse,+sse2,+sse3,+sse4.1,+ssse3,+x87" "tune-cpu"="generic" }

!llvm.module.flags = !{!0, !1, !2, !3}
!llvm.ident = !{!4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
!2 = !{i32 7, !"uwtable", i32 2}
!3 = !{i32 7, !"frame-pointer", i32 2}
!4 = !{!"clang version 15.0.0 (https://github.com/llvm/llvm-project 12f9c7b27063a4a487621f48c167e4f88de6d297)"}
!5 = distinct !{!5, !6, !7}
!6 = !{!"llvm.loop.mustprogress"}
!7 = !{!"llvm.loop.unroll.disable"}
!8 = !{!9, !9, i64 0}
!9 = !{!"int", !10, i64 0}
!10 = !{!"omnipotent char", !11, i64 0}
!11 = !{!"Simple C/C++ TBAA"}
!12 = distinct !{!12, !6, !7}
