
# To recompile and run the verilog, you can modify required test at test_info
cd ~/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/build/iverilog_WB_MAX_imc_IPIC_1_TCM_0_VIRQ_1_TRACE_0

iverilog -g2005-sv -DWFDUMP -DFUNCTIONAL -DSIM -I /opt/pdk/sky130A \
-I /home/dinesha/workarea/efabless/MPW-4/caravel/verilog/dv/caravel -I /home/dinesha/workarea/efabless/MPW-4/caravel/verilog/rtl \
-I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../model    -I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog/rtl -I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog \
-I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../agents    \
-I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog/rtl/syntacore/scr1/src/includes    -I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog/rtl/sdram_ctrl/src/defs -I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog/rtl/i2cm/src/includes \
-I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog/rtl/usb1_host/src/includes -I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress/../../../verilog/rtl/mbist/include -I /home/dinesha/workarea/opencore/git/yifive_a2/verilog/dv/riscv_regress \
../../user_risc_regress_tb.v \
-o user_risc_regress_tb.vvp

vvp  -M. -msystem  user_risc_regress_tb.vvp +test_info=./test_info +test_results=./test_results.txt | tee sim_results.txt
