Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 18 15:28:04 2024
| Host         : eecs-digital-44 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 display/letter_letter3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display/letter_sprite/image_addr_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 3.537ns (54.797%)  route 2.918ns (45.203%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 10.890 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=38, unplaced)        0.584    -3.108    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -4.587 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_hdmi/clkout1_buf/O
                         net (fo=255, unplaced)       0.800    -2.892    display/clk_pixel
                         FDRE                                         r  display/letter_letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.436 r  display/letter_letter3_reg[2]/Q
                         net (fo=25, unplaced)        0.871    -1.565    display/letter_sprite/tmds_out_reg[2][2]
                         LUT5 (Prop_lut5_I0_O)        0.323    -1.242 r  display/letter_sprite/image_addr3_carry_i_3/O
                         net (fo=1, unplaced)         0.000    -1.242    display/letter_sprite/image_addr3_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.641    -0.601 r  display/letter_sprite/image_addr3_carry/O[3]
                         net (fo=1, unplaced)         0.618     0.017    display/letter_sprite/image_addr3_carry_n_4
                         LUT2 (Prop_lut2_I1_O)        0.307     0.324 r  display/letter_sprite/i___8_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     0.324    display/letter_sprite/i___8_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.964 r  display/letter_sprite/i___8_carry__0_i_1/O[3]
                         net (fo=2, unplaced)         0.629     1.593    display/letter_sprite/PCOUT[7]
                         LUT5 (Prop_lut5_I4_O)        0.307     1.900 r  display/letter_sprite/i___8_carry__0_i_2/O
                         net (fo=1, unplaced)         0.000     1.900    display/letter_sprite/i___8_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.301 r  display/letter_sprite/image_addr2_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.301    display/letter_sprite/image_addr2_inferred__0/i___8_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  display/letter_sprite/image_addr2_inferred__0/i___8_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.415    display/letter_sprite/image_addr2_inferred__0/i___8_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.763 r  display/letter_sprite/image_addr2_inferred__0/i___8_carry__2/O[1]
                         net (fo=1, unplaced)         0.800     3.563    display/letter_sprite/image_addr2_inferred__0/i___8_carry__2_n_6
                         DSP48E1                                      r  display/letter_sprite/image_addr_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     9.384 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_migcam/clkout1_buf/O
                         net (fo=38, unplaced)        0.439    10.674    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.384 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_hdmi/clkout1_buf/O
                         net (fo=255, unplaced)       0.655    10.890    display/letter_sprite/clk_pixel
                         DSP48E1                                      r  display/letter_sprite/image_addr_reg/CLK
                         clock pessimism             -0.459    10.431    
                         clock uncertainty           -0.210    10.221    
                         DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.901     6.320    display/letter_sprite/image_addr_reg
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                  2.758    




