---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/spirvtargetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SPIRVTargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::SPIRVTargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/SPIRV/SPIRVISelLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a></>}>
This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively. <a href="/docs/api/classes/llvm/targetlowering/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#af1351821179467af346577d6a3b481d1">SPIRVTargetLowering</a> (const TargetMachine &amp;TM, const SPIRVSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5bbd28445a7dbf98194070cd179da430">areJTsAllowed</a> (const Function &#42;) const override</>}>
Return true if lowering to a jump table is allowed. <a href="#a5bbd28445a7dbf98194070cd179da430">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab0b7a641c5208a3cd348ac5ea98e59b6">finalizeLowering</a> (MachineFunction &amp;MF) const override</>}>
Execute target specific actions to finalize target lowering. <a href="#ab0b7a641c5208a3cd348ac5ea98e59b6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a812a3facaedadecc7f0215f4283dca3e">getNumRegisters</a> (LLVMContext &amp;Context, EVT VT, std::optional&lt; MVT &gt; RegisterVT=std::nullopt) const override</>}>
Return the number of registers that this <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> will eventually require. <a href="#a812a3facaedadecc7f0215f4283dca3e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9869cb9330f243cad6d20c176de62d19">getNumRegistersForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Certain targets require unusual breakdowns of certain types. <a href="#a9869cb9330f243cad6d20c176de62d19">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a1d2667ec9f866e346e4bd6b85380bf67">getPreferredSwitchConditionType</a> (LLVMContext &amp;Context, EVT ConditionVT) const override</>}>
Returns preferred type for switch condition. <a href="#a1d2667ec9f866e346e4bd6b85380bf67">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#ae9f8d60c452f2f26ca84f0bde2b530ad">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const override</>}>
Given a physical register constraint (e.g. <a href="#ae9f8d60c452f2f26ca84f0bde2b530ad">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#aa3b5623e42a15bdd63bfea603699d01d">getRegisterTypeForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations. <a href="#aa3b5623e42a15bdd63bfea603699d01d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa61639a28e9d9e650a2e6eaa7ec59c16">getTgtMemIntrinsic</a> (IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</>}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). <a href="#aa61639a28e9d9e650a2e6eaa7ec59c16">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a921b5e32e1c838394acefbdc1d7be3fe">getVectorIdxTy</a> (const DataLayout &amp;DL) const override</>}>
Returns the type to be used for the index operand of: <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT&#95;VECTOR&#95;ELT</a>, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT&#95;VECTOR&#95;ELT</a>, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT&#95;SUBVECTOR</a>, and <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT&#95;SUBVECTOR</a>. <a href="#a921b5e32e1c838394acefbdc1d7be3fe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af06ed7aa196e53b5e14db2eeb3e553e3">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, EVT) const override</>}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#af06ed7aa196e53b5e14db2eeb3e553e3">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>std::set&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; &gt;</>}
  name={<><a href="#a684f40e01ac3e7895db968c2614c82d3">ProcessedMF</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/spirvsubtarget">SPIRVSubtarget</a> &amp;</>}
  name={<><a href="#a792eda8e5ee1f24f785662ac8b7a15c9">STI</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 24 of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.

<SectionDefinition>

## Public Constructors

### SPIRVTargetLowering() {#af1351821179467af346577d6a3b481d1}

<MemberDefinition
  prototype={<>llvm::SPIRVTargetLowering::SPIRVTargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; TM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/spirvsubtarget">SPIRVSubtarget</a> &amp; ST)</>}
  labels = {["inline", "explicit"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00031">31</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### areJTsAllowed() {#a5bbd28445a7dbf98194070cd179da430}

<MemberDefinition
  prototype={<>bool llvm::SPIRVTargetLowering::areJTsAllowed (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &#42; Fn) const</>}
  labels = {["inline", "virtual"]}>
Return true if lowering to a jump table is allowed.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00042">42</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

### finalizeLowering() {#ab0b7a641c5208a3cd348ac5ea98e59b6}

<MemberDefinition
  prototype={<>void SPIRVTargetLowering::finalizeLowering (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Execute target specific actions to finalize target lowering.

This is used to set extra flags in MachineFrameInformation and freezing the set of reserved registers. The default implementation just freezes the set of reserved registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp/#l00343">343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp">SPIRVISelLowering.cpp</a>.
</MemberDefinition>

### getNumRegisters() {#a812a3facaedadecc7f0215f4283dca3e}

<MemberDefinition
  prototype={<>unsigned llvm::SPIRVTargetLowering::getNumRegisters (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, std::optional&lt; <a href="/docs/api/classes/llvm/mvt">MVT</a> &gt; RegisterVT=std::nullopt) const</>}
  labels = {["inline", "virtual"]}>
Return the number of registers that this <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> will eventually require.

This is one for any types promoted to live in larger registers, but may be more than one for types (like i64) that are split into pieces. For types like i140, which are first promoted then expanded, it is the number of registers needed to hold all the bits of the original type. For an i140 on a 32 bit machine this means 5 registers.

RegisterVT may be passed as a way to override the default settings, for instance with i128 inline assembly operands on <a href="/docs/api/namespaces/llvm/systemz">SystemZ</a>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00062">62</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

### getNumRegistersForCallingConv() {#a9869cb9330f243cad6d20c176de62d19}

<MemberDefinition
  prototype={<>unsigned SPIRVTargetLowering::getNumRegistersForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Certain targets require unusual breakdowns of certain types.

For MIPS, this occurs when a vector type is used, as vector are passed through the integer register set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp/#l00028">28</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp">SPIRVISelLowering.cpp</a>.
</MemberDefinition>

### getPreferredSwitchConditionType() {#a1d2667ec9f866e346e4bd6b85380bf67}

<MemberDefinition
  prototype={<>MVT llvm::SPIRVTargetLowering::getPreferredSwitchConditionType (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> ConditionVT) const</>}
  labels = {["inline", "virtual"]}>
Returns preferred type for switch condition.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00072">72</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#ae9f8d60c452f2f26ca84f0bde2b530ad}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, const TargetRegisterClass &#42; &gt; SPIRVTargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register.

Given a register class constraint, like &#39;r&#39;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.

This should only be used for C&#95;Register constraints. On error, this returns a register number of 0 and a null register class pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00059">59</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp/#l00086">86</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp">SPIRVISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterTypeForCallingConv() {#aa3b5623e42a15bdd63bfea603699d01d}

<MemberDefinition
  prototype={<>MVT SPIRVTargetLowering::getRegisterTypeForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations.

For MIPS all vector types must be passed through the integer register set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00052">52</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp/#l00042">42</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp">SPIRVISelLowering.cpp</a>.
</MemberDefinition>

### getTgtMemIntrinsic() {#aa61639a28e9d9e650a2e6eaa7ec59c16}

<MemberDefinition
  prototype={<>bool SPIRVTargetLowering::getTgtMemIntrinsic (<a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp;, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, unsigned) const</>}
  labels = {["virtual"]}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).

If this is the case, it returns true and store the intrinsic information into the <a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> that was passed to the function.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00054">54</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp/#l00057">57</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp">SPIRVISelLowering.cpp</a>.
</MemberDefinition>

### getVectorIdxTy() {#a921b5e32e1c838394acefbdc1d7be3fe}

<MemberDefinition
  prototype={<>MVT llvm::SPIRVTargetLowering::getVectorIdxTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["inline", "virtual"]}>
Returns the type to be used for the index operand of: <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT&#95;VECTOR&#95;ELT</a>, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT&#95;VECTOR&#95;ELT</a>, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT&#95;SUBVECTOR</a>, and <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT&#95;SUBVECTOR</a>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00046">46</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#af06ed7aa196e53b5e14db2eeb3e553e3}

<MemberDefinition
  prototype={<>bool llvm::SPIRVTargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions)

Targets that care about soft float support should return false when soft float code is being generated (i.e. use-soft-float).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00036">36</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### ProcessedMF {#a684f40e01ac3e7895db968c2614c82d3}

<MemberDefinition
  prototype={<>std::set&lt;const MachineFunction &#42;&gt; llvm::SPIRVTargetLowering::ProcessedMF</>}
  labels = {["mutable"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00028">28</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

### STI {#a792eda8e5ee1f24f785662ac8b7a15c9}

<MemberDefinition
  prototype={<>const SPIRVSubtarget&amp; llvm::SPIRVTargetLowering::STI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h/#l00025">25</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-cpp">SPIRVISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvisellowering-h">SPIRVISelLowering.h</a></li>
</ul>

</DoxygenPage>
