{
  "module_name": "mb862xx_reg.h",
  "hash_id": "b18859c840abb847b380940676f6ddade27624cb7e7e7a523c177857cbab9c59",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/mb862xx/mb862xx_reg.h",
  "human_readable_source": " \n \n\n#ifndef _MB862XX_REG_H\n#define _MB862XX_REG_H\n\n#define MB862XX_MMIO_BASE\t0x01fc0000\n#define MB862XX_MMIO_HIGH_BASE\t0x03fc0000\n#define MB862XX_I2C_BASE\t0x0000c000\n#define MB862XX_DISP_BASE\t0x00010000\n#define MB862XX_CAP_BASE\t0x00018000\n#define MB862XX_DRAW_BASE\t0x00030000\n#define MB862XX_GEO_BASE\t0x00038000\n#define MB862XX_PIO_BASE\t0x00038000\n#define MB862XX_MMIO_SIZE\t0x40000\n\n \n#define GC_IST\t\t\t0x00000020\n#define GC_IMASK\t\t0x00000024\n#define GC_SRST\t\t\t0x0000002c\n#define GC_CCF\t\t\t0x00000038\n#define GC_RSW\t\t\t0x0000005c\n#define GC_CID\t\t\t0x000000f0\n#define GC_REVISION\t\t0x00000084\n\n#define GC_CCF_CGE_100\t\t0x00000000\n#define GC_CCF_CGE_133\t\t0x00040000\n#define GC_CCF_CGE_166\t\t0x00080000\n#define GC_CCF_COT_100\t\t0x00000000\n#define GC_CCF_COT_133\t\t0x00010000\n#define GC_CID_CNAME_MSK\t0x0000ff00\n#define GC_CID_VERSION_MSK\t0x000000ff\n\n \n#define GC_INT_EN\t\t0x00000000\n\n \n#define GC_MMR\t\t\t0x0000fffc\n\n \n#define GC_DCM0\t\t\t0x00000000\n#define GC_HTP\t\t\t0x00000004\n#define GC_HDB_HDP\t\t0x00000008\n#define GC_VSW_HSW_HSP\t\t0x0000000c\n#define GC_VTR\t\t\t0x00000010\n#define GC_VDP_VSP\t\t0x00000014\n#define GC_WY_WX\t\t0x00000018\n#define GC_WH_WW\t\t0x0000001c\n#define GC_L0M\t\t\t0x00000020\n#define GC_L0OA0\t\t0x00000024\n#define GC_L0DA0\t\t0x00000028\n#define GC_L0DY_L0DX\t\t0x0000002c\n#define GC_L1M\t\t\t0x00000030\n#define GC_L1DA\t\t\t0x00000034\n#define GC_DCM1\t\t\t0x00000100\n#define GC_L0EM\t\t\t0x00000110\n#define GC_L0WY_L0WX\t\t0x00000114\n#define GC_L0WH_L0WW\t\t0x00000118\n#define GC_L1EM\t\t\t0x00000120\n#define GC_L1WY_L1WX\t\t0x00000124\n#define GC_L1WH_L1WW\t\t0x00000128\n#define GC_DLS\t\t\t0x00000180\n#define GC_DCM2\t\t\t0x00000104\n#define GC_DCM3\t\t\t0x00000108\n#define GC_CPM_CUTC\t\t0x000000a0\n#define GC_CUOA0\t\t0x000000a4\n#define GC_CUY0_CUX0\t\t0x000000a8\n#define GC_CUOA1\t\t0x000000ac\n#define GC_CUY1_CUX1\t\t0x000000b0\n#define GC_L0PAL0\t\t0x00000400\n\n#define GC_CPM_CEN0\t\t0x00100000\n#define GC_CPM_CEN1\t\t0x00200000\n#define GC_DCM1_DEN\t\t0x80000000\n#define GC_DCM1_L1E\t\t0x00020000\n#define GC_L1M_16\t\t0x80000000\n#define GC_L1M_YC\t\t0x40000000\n#define GC_L1M_CS\t\t0x20000000\n\n#define GC_DCM01_ESY\t\t0x00000004\n#define GC_DCM01_SC\t\t0x00003f00\n#define GC_DCM01_RESV\t\t0x00004000\n#define GC_DCM01_CKS\t\t0x00008000\n#define GC_DCM01_L0E\t\t0x00010000\n#define GC_DCM01_DEN\t\t0x80000000\n#define GC_L0M_L0C_8\t\t0x00000000\n#define GC_L0M_L0C_16\t\t0x80000000\n#define GC_L0EM_L0EC_24\t\t0x40000000\n#define GC_L0M_L0W_UNIT\t\t64\n#define GC_L1EM_DM\t\t0x02000000\n\n#define GC_DISP_REFCLK_400\t400\n\n \n#define GC_I2C_BSR\t\t0x00000000\t \n#define GC_I2C_BCR\t\t0x00000004\t \n#define GC_I2C_CCR\t\t0x00000008\t \n#define GC_I2C_ADR\t\t0x0000000C\t \n#define GC_I2C_DAR\t\t0x00000010\t \n\n#define I2C_DISABLE\t\t0x00000000\n#define I2C_STOP\t\t0x00000000\n#define I2C_START\t\t0x00000010\n#define I2C_REPEATED_START\t0x00000030\n#define I2C_CLOCK_AND_ENABLE\t0x0000003f\n#define I2C_READY\t\t0x01\n#define I2C_INT\t\t\t0x01\n#define I2C_INTE\t\t0x02\n#define I2C_ACK\t\t\t0x08\n#define I2C_BER\t\t\t0x80\n#define I2C_BEIE\t\t0x40\n#define I2C_TRX\t\t\t0x80\n#define I2C_LRB\t\t\t0x10\n\n \n#define GC_CAP_VCM\t\t0x00000000\n#define GC_CAP_CSC\t\t0x00000004\n#define GC_CAP_VCS\t\t0x00000008\n#define GC_CAP_CBM\t\t0x00000010\n#define GC_CAP_CBOA\t\t0x00000014\n#define GC_CAP_CBLA\t\t0x00000018\n#define GC_CAP_IMG_START\t0x0000001C\n#define GC_CAP_IMG_END\t\t0x00000020\n#define GC_CAP_CMSS\t\t0x00000048\n#define GC_CAP_CMDS\t\t0x0000004C\n\n#define GC_VCM_VIE\t\t0x80000000\n#define GC_VCM_CM\t\t0x03000000\n#define GC_VCM_VS_PAL\t\t0x00000002\n#define GC_CBM_OO\t\t0x80000000\n#define GC_CBM_HRV\t\t0x00000010\n#define GC_CBM_CBST\t\t0x00000001\n\n \n#define MB86297_DRAW_BASE\t\t0x00020000\n#define MB86297_DISP0_BASE\t\t0x00100000\n#define MB86297_DISP1_BASE\t\t0x00140000\n#define MB86297_WRBACK_BASE\t\t0x00180000\n#define MB86297_CAP0_BASE\t\t0x00200000\n#define MB86297_CAP1_BASE\t\t0x00280000\n#define MB86297_DRAMCTRL_BASE\t\t0x00300000\n#define MB86297_CTRL_BASE\t\t0x00400000\n#define MB86297_I2C_BASE\t\t0x00500000\n\n#define GC_CTRL_STATUS\t\t\t0x00000000\n#define GC_CTRL_INT_MASK\t\t0x00000004\n#define GC_CTRL_CLK_ENABLE\t\t0x0000000c\n#define GC_CTRL_SOFT_RST\t\t0x00000010\n\n#define GC_CTRL_CLK_EN_DRAM\t\t0x00000001\n#define GC_CTRL_CLK_EN_2D3D\t\t0x00000002\n#define GC_CTRL_CLK_EN_DISP0\t\t0x00000020\n#define GC_CTRL_CLK_EN_DISP1\t\t0x00000040\n\n#define GC_2D3D_REV\t\t\t0x000004b4\n#define GC_RE_REVISION\t\t\t0x24240200\n\n \n#define GC_CARMINE_INT_EN\t\t0x00000004\n\n \n#define GC_DCTL_MODE_ADD\t\t0x00000000\n#define GC_DCTL_SETTIME1_EMODE\t\t0x00000004\n#define GC_DCTL_REFRESH_SETTIME2\t0x00000008\n#define GC_DCTL_RSV0_STATES\t\t0x0000000C\n#define GC_DCTL_RSV2_RSV1\t\t0x00000010\n#define GC_DCTL_DDRIF2_DDRIF1\t\t0x00000014\n#define GC_DCTL_IOCONT1_IOCONT0\t\t0x00000024\n\n#define GC_DCTL_STATES_MSK\t\t0x0000000f\n#define GC_DCTL_INIT_WAIT_CNT\t\t3000\n#define GC_DCTL_INIT_WAIT_INTERVAL\t1\n\n \n#define GC_EVB_DCTL_MODE_ADD\t\t0x012105c3\n#define GC_EVB_DCTL_MODE_ADD_AFT_RST\t0x002105c3\n#define GC_EVB_DCTL_SETTIME1_EMODE\t0x47498000\n#define GC_EVB_DCTL_REFRESH_SETTIME2\t0x00422a22\n#define GC_EVB_DCTL_RSV0_STATES\t\t0x00200003\n#define GC_EVB_DCTL_RSV0_STATES_AFT_RST\t0x00200002\n#define GC_EVB_DCTL_RSV2_RSV1\t\t0x0000000f\n#define GC_EVB_DCTL_DDRIF2_DDRIF1\t0x00556646\n#define GC_EVB_DCTL_IOCONT1_IOCONT0\t0x05550555\n\n#define GC_DISP_REFCLK_533\t\t533\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}