

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Tue Dec 29 12:29:55 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      271|      271| 2.710 us | 2.710 us |   36|   36| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |FFT054_U0                |FFT054                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT055_U0                |FFT055                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT056_U0                |FFT056                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT053_U0                |FFT053                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT057_U0                |FFT057                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |Block_codeRepl113_pr_U0  |Block_codeRepl113_pr   |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
        |Block_codeRepl11320_U0   |Block_codeRepl11320_s  |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
        |bitreverse_U0            |bitreverse             |       35|       35| 0.350 us | 0.350 us |   35|   35|   none  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     86|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       28|    120|   14276|  22406|    -|
|Memory           |       26|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|      14|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       54|    120|   14290|  22618|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       19|     54|      13|     42|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |Block_codeRepl11320_U0   |Block_codeRepl11320_s  |        0|      0|    34|   760|    0|
    |Block_codeRepl113_pr_U0  |Block_codeRepl113_pr   |        0|      0|    34|   760|    0|
    |FFT053_U0                |FFT053                 |        4|     24|  2764|  4084|    0|
    |FFT054_U0                |FFT054                 |        4|     24|  2764|  4102|    0|
    |FFT055_U0                |FFT055                 |        4|     24|  2764|  4102|    0|
    |FFT056_U0                |FFT056                 |        4|     24|  2764|  4102|    0|
    |FFT057_U0                |FFT057                 |        4|     24|  2764|  4084|    0|
    |FFT_AXILiteS_s_axi_U     |FFT_AXILiteS_s_axi     |        8|      0|   356|   320|    0|
    |bitreverse_U0            |bitreverse             |        0|      0|    32|    92|    0|
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                    |                       |       28|    120| 14276| 22406|    0|
    +-------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_OUT0_M_real_U  |FFT_data_OUT0_M_reOg  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT0_M_imag_U  |FFT_data_OUT0_M_reOg  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT1_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT1_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT2_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT2_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT3_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT3_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT4_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT4_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |xin_M_imag_U        |FFT_xin_M_imag        |        1|  0|   0|    0|    32|   32|     2|         2048|
    |xin_M_real_U        |FFT_xin_M_imag        |        1|  0|   0|    0|    32|   32|     2|         2048|
    |xout_M_real_U       |FFT_xout_M_real       |        2|  0|   0|    0|    32|   32|     2|         2048|
    |xout_M_imag_U       |FFT_xout_M_real       |        2|  0|   0|    0|    32|   32|     2|         2048|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |       26|  0|   0|    0|   448|  448|    28|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Block_codeRepl11320_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |Block_codeRepl113_pr_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |FFT053_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT053_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT054_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT054_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT055_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT055_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT056_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT056_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT057_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT057_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT0_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT0_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT1_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT1_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT2_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT2_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT3_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT3_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT4_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT4_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xin_M_imag              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xin_M_real              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xout_M_imag             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xout_M_real             |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                 |    and   |      0|  0|   2|           1|           1|
    |bitreverse_U0_ap_continue               |    and   |      0|  0|   2|           1|           1|
    |bitreverse_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT0_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT0_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT1_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT1_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT2_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT2_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT3_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT3_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT4_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT4_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xin_M_imag        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xin_M_real        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xout_M_imag       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xout_M_real       |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  86|          43|          43|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data_OUT0_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT0_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT1_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT1_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT2_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT2_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT3_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT3_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT4_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT4_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xin_M_imag        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xin_M_real        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xout_M_imag       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xout_M_real       |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 126|         28|   14|         28|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data_OUT0_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT0_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT1_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT1_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT2_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT2_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT3_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT3_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT4_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT4_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xin_M_imag        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xin_M_real        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xout_M_imag       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xout_M_real       |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 14|   0|   14|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      FFT     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      FFT     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

