// Seed: 3436359865
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  wor  id_3
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1#(
        .id_15(1'b0),
        .id_16(1),
        .id_17(1'b0)
    ),
    output tri1 id_2,
    input wor id_3,
    input wand id_4,
    output tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13
    , id_18
);
  assign id_9 = id_0;
  module_0(
      id_5, id_11, id_6, id_4
  );
endmodule
