t effect delay model peak power estim vlsi sequenti circuit a previou work shown maximum switch densiti given node extrem sensit slight chang delay node howev estim peak power entir circuit power estim must sensit slight variat inaccuraci assum gate delay comput exact gate delay everi gate circuit simul expens thu would like use simplest delay model possibl reduc execut time estim power make sure provid accur estim ie peak power estim vari due variat gate delay result four delay model report isca combin benchmark circuit isca sequenti benchmark circuit sever synthes circuit b introduct continu decreas featur size increas chip densiti recent year give rise concern excess power dissip vlsi chip point larg instantan power dissip caus overh lo cal hot spot failur rate compon roughli doubl everi increas oper temperatur knowledg peak power dissip help determin thermal electr limit design power dissip cmo logic circuit complex function gate delay clock frequenc process param eter circuit topolog structur input vector appli process structur paramet fix measur power dissip domin switch activ toggl count circuit shown that due uneven circuit delay path multipl switch event intern node result power estim extrem sensit differ gate delay comput upper bound maximum transit or switch densiti individu intern node combin circuit via propag uncertainti waveform across circuit howev measur cannot use comput tight upper bound overal power dissip entir circuit although maximum switch densiti given intern node extrem sensit delay model use unclear whether peak power dissip entir circuit also equal sensit delay model sinc research conduct univers illinoi support part semiconductor research corpor contract src dp part darpa contract dabtc hewlettpackard equip grant glitch hazard taken account zerodelay framework power dissip measur zerodelay model may differ greatli actual power peak power vastli differ among variou nonzero delay model where glitch hazard account for sequenti circuit moreov delay use intern gate simul mere estim actual gate delay still confid peak power estim use delay measur consid actual delay gate circuit may differ sinc comput exact gate delay everi gate circuit simul expens exist simpl delay model execut time estim power reduc accur peak power estim obtain ie peak power estim vari due variat gate delay sever approach measur maximum power cmo vlsi circuit report unlik averag power estim signal switch probabl suffici comput averag power peak power associ specif start circuit state specif sequenc vector seq produc power two issu address paper first given s gener peak power delay model dm possibl obtain anoth tupl s gener equal higher dissip differ delay model dm j second s peak power delay model dm also produc near peak power differ delay model dm j four differ delay model studi work zero delay unit delay type variabl delay type variabl delay three delay model use first three delay model work measur peak power dissip estim four delay model variou time period genet algorithm ga chosen optim tool problem ga use find vector sequenc accur estim peak power variou delay model well variou time durat estim obtain delay model compar estim randomlygener sequenc result combin circuit compar automat test gener atg base techniqu well gabas estim shown achiev much higher peak power dissip short execut time compar random simul remaind paper organ follow section explain delay model section discuss peak power measur variou time period ga framework power estim describ section experiment result effect variou delay model discuss section section conclud paper delay model zero delay unit delay two type variabl delay model studi here zero delay model assum delay associ gate glitch hazard occur model unit delay model assign ident delay everi gate circuit independ gate size number fanin fanout type variabl delay model assign delay given gate proport number fanout output gate model accur unit delay model howev fanout feed bigger gate taken ac count inaccuraci may result fourth model differ variabl delay model base number fanout well size successor gate gate delay data variou type size gate obtain vlsi librari differ type variabl delay model typic gate illustr figur figur output capacit gate type variabl g delay gate g unit delay drive input type variabl delay g delay drive input unit figur variabl delay model g estim the number fanout type delay model delay calcul use variabl delay model proport delay associ drive successor gate g g simpli sinc type variabl delay model consid size succeed gate delay calcul may less accur peak power measur three type peak power use context sequenti circuit compar effect delay model automat procedur implement variou delay model obtain measur gener actual input vector attain them describ peak singlecycl power peak ncycl power peak sustain power cover time durat one clock cy cle sever consecut clock cycl infinit number cycl respect unit power use throughout paper energi per clock cycl simpli refer power typic sequenti circuit switch activ larg control state vector less influenc input vector number flipflop far outweigh number primari input three case power dissip combin portion sequenti circuit comput dd theta cycl period theta gate g togglesg theta cg summat perform gate g togglesg number time gate g switch vice versa within given clock cycl cg repres output capacit gate g work made assumpt output capacit gate equal number fanout four delay model howev assign gate output capacit handl optim techniqu well peak singlecycl switch activ gener occur greatest number capacit node toggl two consecut vector combin circuit task search pair vector v v gener gate transit sequenti circuit hand activ depend initi state well primari input vector estim peak power dissip use lowerbound worstcas power dissip circuit given time frame goal work find compar bound peak power dissip circuit differ delay assumpt peak ncycl switch activ measur peak averag power dissip contigu sequenc n vector measur serv upperbound peak sustain power measur peak averag power sustain indefinit measur consid sequenti circuit ncycl power dissip vari sequenc length n n equal power dissip peak singlecycl power dissip n increas averag power expect decreas peak singlecycl power dissip cannot sustain n vector sequenc comput peak sustain power find synchron sequenc circuit produc greatest power unlik approach propos symbol transit count base binari decis diagram bdd use comput maximum power cycl state transit diagram need approach ba sical method use find maxim averag length cycl state transit graph edg weight stg indic power dissip combin portion circuit two adjac state howev huge size stg bdd larg circuit make approach infeas impracti cal approach restrict search peak power loop synchron sequenc therebi limit search subset loop result peak power may tight lower bound howev experi shown approach still yield peak higher extens random search ga framework power estim ga framework use work similar simpl ga describ goldberg ga contain popul string also call chromosom individu individu repres sequenc vector peak ncycl power estim requir search n tupl s v vn maxim power dissip n tupl encod singl binari string illustr figur popul size use function string length depend number primari input number flipflop vector sequenc length n larger popul need accommod longer vector sequenc order maintain divers figur encod individu popul size set equal theta sequenc length number primari input less theta sequenc length number primari input greater equal individu associ fit measur qualiti vector sequenc term switch activ indic total number capacit node toggl individu delay model amount capacitivenod switch taken account evolutionari process ga via fit function fit function simpl count function measur power dissip term amount capacitivenod switch given time period popul first initi random string variabledelay logic simul use comput fit individu evolutionari process se lection crossov mutat use gener entir new popul exist popul process continu gener best individu gener chosen solut use tournament select without replac uniform crossov mutat done simpli flip bit tournament select without replac two individu randomli chosen remov popul best select two individu replac origin popul individu also remov thu take two pass parent popul complet fill new popul uniform crossov bit two parent swap probabl string posit gener two offspr crossov probabl use ie two parent alway cross gener two offspr sinc major time spent ga fit evalu parallel among individu exploit parallelpattern simul use speed process candid sequenc popul simul simultan valu bitpack bit word experiment result peak power four differ delay model estim isca combin benchmark circuit isca sequenti benchmark circuit sever synthes circuit function synthes circuit follow bit microprogram sequenc mult bit two complement shiftandadd multipli div bit divid use repeat subtract proc bit microprocessor flipflop tabl list total number gate capacit node circuit total number capacit node circuit comput total number gate input comput perform hp j mb ram gabas power estim compar best estim obtain randomli gener vector se quenc power express peak switch frequenc per node psf averag frequenc peak switch activ node ratio tabl number capacit node circuit circuit gate cap circuit gate cap node node c number transit node total number capacit node circuit notic nonzero delay model psf greater possibl due repeat switch intern node within one clock cycl previous shown estim made gabas techniqu inde good estim peak power randombas method achiev similar level peak power estim execut time sever order magnitud higher gabas techniqu peak power estim result present variou delay model correl delay model discuss effect four delay model isca combin circuit tabl compar gabas result randomlygener sequenc well report circuit result four delay model report estim obtain best randomlygener vectorpair atgbas approach gabas techniqu shown atgbas approach use attempt optim total number node switch expand combin circuit result compar best random simul work hand number random simul depend ga popul size function number primari input circuit typic number random simul exce gabas estim highest circuit delay model except one zerodelay estim c lower power obtain averag improv made gabas techniqu random simul four delay model respect sinc estim power expand circuit backtrac use zerodelay techniqu use consequ hazard captur zerowidth puls taken account nonzero delay model reason gabas estim higher estim obtain furthermor result suggest peak power estim unitdelay model consist gave higher valu zerodelay type variabledelay estim see consist result tabl estim power random simul show trend either nevertheless observ peak power tabl peak singlecycl power isca combin circuit circuit zero unit type variabl type variabl rnd ga rnd ga rnd ga rnd ga c impr impr averag improv best random estim circuit sensit underli delay model instanc circuit c peak power estim zero unit type variabl type variabl delay model result sequenti circuit use four delay model shown tabl length sequenc case set ncycl sustain power estim result best random simul shown howev averag improv made gabas estim shown bottom tabl number random simul also number simul requir gabas techniqu small circuit number simul around gabas estim surpass best random estim circuit three peak power measur four delay model averag improv gabas estim delay model shown bottom row tabl improv obtain averag peak ncycl power across four delay model estim made zerodelay model consist gave significantli lower power sinc glitch hazard account for howev clear trend three delay model consist give peak near peak power esti mate circuit s s am peak power sensit delay model increas power dissip result differ delay model use circuit s s s s peak power estim quit insensit underli delay model less differ estim observ three delay model execut time need zerodelay estim typic smaller sinc event need evalu execut time three delay model compar tabl show execut time ga optim techniqu unitdelay model execut time directli proport number event gener circuit cours estim reason peak ncycl power estim take time much comput peak singlecycl power sinc amount activ across cycl time peak singl cycl circuit peak power estim differ significantli among variou delay model comput cost also differ significantli accord number activ event execut time requir random simul close gabas techniqu sinc ident number simul perform crosseffect delay model although peak power sensit underli delay model would interest studi vector optim one delay model produc peak nearpeak power delay model find delay model deriv sequenc consist gener near peak power delay model conclud that although peak power estim sensit underli delay model exist delay model optim sequenc gener high power regardless delay model use experi therefor carri studi crosseffect delay model tabl show result combin circuit circuit previous optim peak power measur variou delay model the tabl shown opt column power produc appli vector optim given delay model three delay model list adjac eff column exampl circuit c zerodelay model upperleft quadrant ta ble origin peak singlecycl switch frequenc per node psf unitdelay model opt how ever vector optim zerodelay model simul use unitdelay model measur psf eff eff measur exceed optim opt measur italic bottom tabl dev show averag amount eff valu deviat averag opt valu instanc optim vector unitdelay model simul use zerodelay assumpt averag deviat result gaoptim zerodelay power averag eff peak power deviat optim valu delay model indic dev valu howev vector optim zerodelay model produc significantli lower power simul nonzero delay environ drop observ gaoptim power indic dev metric vector optim remain three delay model hand deviat less significantli simul use nonzero delay model less deviat sequenti circuit first look vector optim zerodelay assumpt tabl show result opt eff valu defin way befor exampl circuit s peak singlecycl switch frequenc per node psf unit delay howev vector sequenc optim zerodelay model simul use unitdelay model tabl gabas power estim isca sequenti circuit circuit singl cycl ncycl sustain z u v v z u v v z u v v impr z zero u unit v type variabl v type variabl impr averag improv best random estim tabl execut time gabas techniqu second circuit singl n sustain circuit singl n sustain circuit singl n sustain cycl cycl abl cycl cycl abl cycl cycl abl measur psf similar format use ncycl sustain power averag deviat valu dev also display bottom tabl averag eff peak power deviat significantli power optim ga unit type variabl delay model indic dev row examin result circuit individu none singlecycl vector deriv zerodelay model exceed previous optim peak power unit type variabl delay model howev sever occas slightli higher peak ncycl sustain power obtain zerodelayoptim vector difficulti find optimum huge search space ntupl need peak ncycl sustain power nevertheless number occas quit small small circuit s result show zerodelayoptim vector produc peak nearpeak power unit type variabl delay model well one plausibl explan phenomenon peak switch frequenc psf circuit small typic less indic node circuit toggl multipl time singl clock cycl circuit especi circuit high psf obtain vector obtain gener high peak power zerodelay assumpt provid peak power nonzero delay assumpt last four synthes circuit am mult div proc show widen gap effect type variabl delay similar type variabl delay similarli vector optim nonzerodelay model simul use delay model result shown tabl type variabl delay trend unitdelay type variabl delay model similar seen type variabl delay model result compar zerodelay model here sinc trend similar combin circuit larg deviat exist optim power great ie psf greater greater deviat observ case seen circuit s s am div instanc optim peak singlecycl unitdelay power power produc appli vector optim type variabl delay model contrari less signific deviat observ circuit smaller psf obtain ncycl sustain pow er although deviat still exist compar gaoptim vector shown dev small devi ation furthermor deviat type type delay model smaller compar unitdelay model suggest two variabl delay model correl conclus estim peak power one delay model crucial confid estim vari significantli actual delay circuit differ tabl effect variou delay model isca combin circuit effect zerodelay vector on effect unitdelay vector on circuit unit type var type var zero type var type var opt eff opt eff opt eff opt eff opt eff opt eff c c c c effect type vardelay vector on effect type vardelay vector on circuit zero unit type var zero unit type var opt eff opt eff opt eff opt eff opt eff opt eff c dev averag deviat eff opt delay model assum peak power estim four differ delay model singlecycl ncycl sustain power dissip present circuit vector sequenc optim zerodelay assumpt produc peak nearpeak power simul nonzero delay model similarli vector optim nonzero delay model produc peak nearpeak zerodelay power howev vector sequenc optim nonzero delay model provid good measur nonzero delay model slight deviat combin circuit sequenti circuit small deviat observ optim peak power small optim peak power larg ie node switch multipl time singl cycl averag estim peak power sensit underli delay model r shrink devic put squeez system packag ing extrem delay sensit worstcas switch activ vlsi circuit estim maximum transit count intern node cmo vlsi circuit estim power dissip cmo combin circuit use boolean function manipul worst case voltag drop power ground buss cmo vlsi circuit resolv signal correl estim maximum current cmo combin circuit comput maximum power cycl sequenti circuit maximum power estim sequenti circuit use test gener base techniqu maxim weight switch activ combin cmo circuit variabl delay model k estim peak sustain power vlsi circuit estim averag switch activ combin sequenti circuit a survey power estim techniqu vlsi circuit statist estim sequenti circuit activ accur power estim cmo sequenti circuit switch activ analysi use boolean approxim method power estim method sequenti logic circuit power estim sequenti circuit genet algorithm search digit system test testabl design the am complet bit microprogram sequenc control tr estim averag switch activ combin sequenti circuit resolv signal correl estim maximum current cmo combin circuit worst case voltag drop power ground buse cmo vlsi circuit survey power estim techniqu vlsi circuit power estim method sequenti logic circuit comput maximum power cycl sequenti circuit extrem delay sensit worstcas switch activ vlsi circuit power estim sequenti circuit switch activ analysi use boolean approxim method statist estim sequenti circuit activ estim maximum transit count intern node cmo vlsi circuit accur power estim cmo sequenti circuit k genet algorithm search optim machin learn maxim weight switch activ combin cmo circuit variabl delay model ctr chiachien weng chingshang yang shiyu huang rtlevel vector select realist peak power simul proceed th great lake symposium great lake symposium vlsi march stresalago maggior itali hratch mangassarian andrea veneri sean safarpour farid n najm magdi s abadir maximum circuit activ estim use pseudoboolean satisfi proceed confer design autom test europ april nice franc nicola nicolici bashir m alhashimi scan latch partit multipl scan chain power minim full scan sequenti circuit proceed confer design autom test europ p march pari franc v r devanathan c p ravikumar v kamakoti interact present powerprofil pattern gener powersaf scan test proceed confer design autom test europ april nice franc michael s hsiao peak power estim use genet spot optim larg vlsi circuit proceed confer design autom test europ pe januari munich germani nicola nicolici bashir m alhashimi multipl scan chain power minim test applic sequenti circuit ieee transact comput v n p june