
Warning-[RT_UO] Unsupported option
  Unsupported option '-debug_access+all' is ignored


Warning-[RT_UO] Unsupported option
  Unsupported option '-full64' is ignored

Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr  3 23:54 2019
*Verdi3* Loading libsscore_vcs201403.so
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_I-2014.03, Linux x86_64/64bit, 02/10/2014
(C) 1996 - 2014 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi3* : Create FSDB file 'tb_cmsdk_mcu.fsdb'
*Verdi3* : Begin traversing the scope (tb_cmsdk_mcu), layer (0).
*Verdi3* : Enable +mda dumping.
*Verdi3* : End of traversing.
141910 ns UART: Hello world
170650 ns UART: ** TEST PASSED **
173610 ns UART: Test Ended
$stop at time 173610 ns Scope: tb_cmsdk_mcu.u_cmsdk_uart_capture.p_sim_end File: ../verilog/cmsdk_uart_capture.v Line: 209
ucli%            V C S   S i m u l a t i o n   R e p o r t 
Time: 173610000 ps
CPU Time:      2.000 seconds;       Data structure size:   0.5Mb
Wed Apr  3 23:55:00 2019
