
---------- Begin Simulation Statistics ----------
sim_seconds                                  7.524614                       # Number of seconds simulated
sim_ticks                                7524613686000                       # Number of ticks simulated
final_tick                               7524613686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 588553                       # Simulator instruction rate (inst/s)
host_op_rate                                  1475808                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            26903664291                       # Simulator tick rate (ticks/s)
host_mem_usage                                1212872                       # Number of bytes of host memory used
host_seconds                                   279.69                       # Real time elapsed on the host
sim_insts                                   164610778                       # Number of instructions simulated
sim_ops                                     412764680                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          3003                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker       152320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker        66240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst         9646336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17662272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     41854720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pc.south_bridge.ide        36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           69418752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      9646336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9646336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54157632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54157632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker         2380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker         1035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst           150724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           275973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       653980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pc.south_bridge.ide          576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1084668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        846213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             846213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker        20243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker         8803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst            1281971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2347266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       5562375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pc.south_bridge.ide         4899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9225557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1281971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1281971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7197397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7197397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7197397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker        20243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker         8803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1281971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2347266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      5562375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide         4899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16422954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1084668                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     846213                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1084668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   846213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               69343744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   75008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54157632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                69418752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54157632                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             69938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             75148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             76356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             69629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            76527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            73050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            60864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             52111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             51044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             52158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             51343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            51776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            52260                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  7424651354000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1084668                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               846213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  844734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   19134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  17518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  53597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       373902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.304133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.126244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.132656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143212     38.30%     38.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        90931     24.32%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24808      6.63%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14554      3.89%     73.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15014      4.02%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13730      3.67%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7211      1.93%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10392      2.78%     85.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        54050     14.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       373902                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.480253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.935326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         44252     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44260                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.119137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.748956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.214409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         13694     30.94%     30.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         21763     49.17%     80.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           986      2.23%     82.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           793      1.79%     84.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          2559      5.78%     89.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27          1335      3.02%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29           241      0.54%     93.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31          2354      5.32%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           478      1.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             7      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            12      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51            14      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44260                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  37060709894                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             57376259894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5417480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34204.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52954.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         9.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   867301                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  688506                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3845214.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1351530600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                718355550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3912855660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2227290480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33289517040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24383429790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1701295680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     89290032600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     41694545760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1723485428790                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1922064822480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            255.437010                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         7466688374202                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2610501592                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14134276000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 7162296374000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 108579425328                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   41180534206                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 195812574874                       # Time in different power states
system.mem_ctrls_1.actEnergy               1318129680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                700602540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3823305780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2189941380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32718516480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24489668100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1608446880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     88994007660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     40954939200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     1723751444175                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1920561898305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            255.237275                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         7466692367680                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2389082565                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13889250000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 7164875139750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 106653550242                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   41642985755                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 195163677688                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                3180                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1590                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     3943292654.847170                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    364367476.983218                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1590    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      8873826                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   3986214000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1590                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    1254778364793                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 6269835321207                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       7524605360                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.committedInsts                   164610778                       # Number of instructions committed
system.cpu.committedOps                     412764680                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             379581064                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  22384                       # Number of float alu accesses
system.cpu.num_func_calls                     3273694                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     51280657                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    379581064                       # number of integer instructions
system.cpu.num_fp_insts                         22384                       # number of float instructions
system.cpu.num_int_register_reads           705474257                       # number of times the integer registers were read
system.cpu.num_int_register_writes          301842014                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                14064                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                8320                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            310898268                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           137977676                       # number of times the CC registers were written
system.cpu.num_mem_refs                      66549156                       # number of memory refs
system.cpu.num_load_insts                    31882142                       # Number of load instructions
system.cpu.num_store_insts                   34667014                       # Number of store instructions
system.cpu.num_idle_cycles               6269828383.620922                       # Number of idle cycles
system.cpu.num_busy_cycles               1254776976.379079                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.166757                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.833243                       # Percentage of idle cycles
system.cpu.Branches                          65959648                       # Number of branches fetched
system.cpu.op_class::No_OpClass              21737264      5.27%      5.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 323751111     78.43%     83.70% # Class of executed instruction
system.cpu.op_class::IntMult                   152847      0.04%     83.74% # Class of executed instruction
system.cpu.op_class::IntDiv                    570412      0.14%     83.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1664      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                    4688      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.88% # Class of executed instruction
system.cpu.op_class::MemRead                 31875486      7.72%     91.60% # Class of executed instruction
system.cpu.op_class::MemWrite                34657638      8.40%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                6656      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               9376      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  412767142                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1532641                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.994234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64879981                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1533153                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.318008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         135047000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.994234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134492024                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134492024                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     30851887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30851887                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     33971828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33971828                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data        20429                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         20429                       # number of SoftPFReq hits
system.cpu.dcache.LockedRMWReadReq_hits::cpu.data        13341                       # number of LockedRMWReadReq hits
system.cpu.dcache.LockedRMWReadReq_hits::total        13341                       # number of LockedRMWReadReq hits
system.cpu.dcache.LockedRMWWriteReq_hits::cpu.data        14575                       # number of LockedRMWWriteReq hits
system.cpu.dcache.LockedRMWWriteReq_hits::total        14575                       # number of LockedRMWWriteReq hits
system.cpu.dcache.demand_hits::cpu.data      64823715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64823715                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     64844144                       # number of overall hits
system.cpu.dcache.overall_hits::total        64844144                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       788289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        788289                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       654494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       654494                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data       163352                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       163352                       # number of SoftPFReq misses
system.cpu.dcache.LockedRMWReadReq_misses::cpu.data         1234                       # number of LockedRMWReadReq misses
system.cpu.dcache.LockedRMWReadReq_misses::total         1234                       # number of LockedRMWReadReq misses
system.cpu.dcache.demand_misses::cpu.data      1442783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1442783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1606135                       # number of overall misses
system.cpu.dcache.overall_misses::total       1606135                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  32475593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32475593000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19778277989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19778277989                       # number of WriteReq miss cycles
system.cpu.dcache.LockedRMWReadReq_miss_latency::cpu.data     37406000                       # number of LockedRMWReadReq miss cycles
system.cpu.dcache.LockedRMWReadReq_miss_latency::total     37406000                       # number of LockedRMWReadReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  52253870989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52253870989                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  52253870989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52253870989                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31640176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31640176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     34626322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     34626322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       183781                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       183781                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LockedRMWReadReq_accesses::cpu.data        14575                       # number of LockedRMWReadReq accesses(hits+misses)
system.cpu.dcache.LockedRMWReadReq_accesses::total        14575                       # number of LockedRMWReadReq accesses(hits+misses)
system.cpu.dcache.LockedRMWWriteReq_accesses::cpu.data        14575                       # number of LockedRMWWriteReq accesses(hits+misses)
system.cpu.dcache.LockedRMWWriteReq_accesses::total        14575                       # number of LockedRMWWriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     66266498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     66266498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     66450279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     66450279                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024914                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.018902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018902                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.888841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.888841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LockedRMWReadReq_miss_rate::cpu.data     0.084666                       # miss rate for LockedRMWReadReq accesses
system.cpu.dcache.LockedRMWReadReq_miss_rate::total     0.084666                       # miss rate for LockedRMWReadReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.021772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.024170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024170                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41197.572210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41197.572210                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30219.189158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30219.189158                       # average WriteReq miss latency
system.cpu.dcache.LockedRMWReadReq_avg_miss_latency::cpu.data 30312.803890                       # average LockedRMWReadReq miss latency
system.cpu.dcache.LockedRMWReadReq_avg_miss_latency::total 30312.803890                       # average LockedRMWReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36217.415224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36217.415224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32533.922111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32533.922111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1680                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                84                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1281331                       # number of writebacks
system.cpu.dcache.writebacks::total           1281331                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        66215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66215                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           67                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        66282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        66282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66282                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       722074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       722074                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       654427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       654427                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data       163352                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       163352                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LockedRMWReadReq_mshr_misses::cpu.data         1234                       # number of LockedRMWReadReq MSHR misses
system.cpu.dcache.LockedRMWReadReq_mshr_misses::total         1234                       # number of LockedRMWReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1376501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1376501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1539853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1539853                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data        44285                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        44285                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        21045                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        21045                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        65330                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        65330                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  25808199000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25808199000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17145094989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17145094989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data  18662204000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  18662204000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LockedRMWReadReq_mshr_miss_latency::cpu.data    123240000                       # number of LockedRMWReadReq MSHR miss cycles
system.cpu.dcache.LockedRMWReadReq_mshr_miss_latency::total    123240000                       # number of LockedRMWReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  42953293989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42953293989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  61615497989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61615497989                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data  12604470000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  12604470000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  12604470000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  12604470000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.022821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.888841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.888841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LockedRMWReadReq_mshr_miss_rate::cpu.data     0.084666                       # mshr miss rate for LockedRMWReadReq accesses
system.cpu.dcache.LockedRMWReadReq_mshr_miss_rate::total     0.084666                       # mshr miss rate for LockedRMWReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.023173                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023173                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35741.764694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35741.764694                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26198.636348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26198.636348                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 114245.335227                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114245.335227                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LockedRMWReadReq_avg_mshr_miss_latency::cpu.data 99870.340357                       # average LockedRMWReadReq mshr miss latency
system.cpu.dcache.LockedRMWReadReq_avg_mshr_miss_latency::total 99870.340357                       # average LockedRMWReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31204.695085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31204.695085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40013.883136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40013.883136                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 284621.655188                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 284621.655188                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 192935.404868                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 192935.404868                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements        42752                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.598672                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        33205                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs        42768                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     0.776398                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 335674773000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker    15.598672                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker     0.974917                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.974917                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses       215474                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses       215474                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker        33205                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        33205                       # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker        33205                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        33205                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker        33205                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        33205                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker        49688                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total        49688                       # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker        49688                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total        49688                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker        49688                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total        49688                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker   1223983000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total   1223983000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker   1223983000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total   1223983000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker   1223983000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total   1223983000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker        82893                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        82893                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker        82893                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        82893                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker        82893                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        82893                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.599423                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.599423                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.599423                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.599423                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.599423                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.599423                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 24633.372243                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 24633.372243                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 24633.372243                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 24633.372243                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 24633.372243                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 24633.372243                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks         6262                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total         6262                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker        49688                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total        49688                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker        49688                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total        49688                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker        49688                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total        49688                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker   1124607000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1124607000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker   1124607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total   1124607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker   1124607000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total   1124607000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.599423                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.599423                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker     0.599423                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.599423                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker     0.599423                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.599423                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 22633.372243                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 22633.372243                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 22633.372243                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 22633.372243                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 22633.372243                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 22633.372243                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            956856                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.054951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           221050357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            957368                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            230.893822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      305802008000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.054951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         444972935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        444972935                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    221050357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       221050357                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     221050357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        221050357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    221050357                       # number of overall hits
system.cpu.icache.overall_hits::total       221050357                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       957407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        957407                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       957407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         957407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       957407                       # number of overall misses
system.cpu.icache.overall_misses::total        957407                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  38250219000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38250219000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  38250219000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38250219000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  38250219000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38250219000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    222007764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    222007764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    222007764                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    222007764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    222007764                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    222007764                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004312                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004312                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 39951.889844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39951.889844                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 39951.889844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39951.889844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 39951.889844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39951.889844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       956856                       # number of writebacks
system.cpu.icache.writebacks::total            956856                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       957407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       957407                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       957407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       957407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       957407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       957407                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  34420591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34420591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  34420591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34420591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  34420591000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34420591000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004312                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35951.889844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35951.889844                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35951.889844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35951.889844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35951.889844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35951.889844                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements         9568                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    14.297833                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs        14896                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs         9584                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.554257                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 1210366318000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker    14.297833                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker     0.893615                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.893615                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses        61952                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses        61952                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker        14894                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total        14894                       # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker        14896                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total        14896                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker        14896                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total        14896                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker        10720                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total        10720                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker        10720                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total        10720                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker        10720                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total        10720                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker    308859000                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total    308859000                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker    308859000                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total    308859000                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker    308859000                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total    308859000                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker        25614                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total        25614                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker        25616                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total        25616                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker        25616                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total        25616                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker     0.418521                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.418521                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker     0.418488                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.418488                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker     0.418488                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.418488                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 28811.473881                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 28811.473881                       # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 28811.473881                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 28811.473881                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 28811.473881                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 28811.473881                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks         1810                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total         1810                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker        10720                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total        10720                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker        10720                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total        10720                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker        10720                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total        10720                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker    287419000                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total    287419000                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker    287419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total    287419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker    287419000                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total    287419000                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.418521                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.418521                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker     0.418488                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.418488                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker     0.418488                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.418488                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 26811.473881                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 26811.473881                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 26811.473881                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 26811.473881                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 26811.473881                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 26811.473881                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                45235                       # Transaction distribution
system.iobus.trans_dist::ReadResp               45235                       # Transaction distribution
system.iobus.trans_dist::WriteReq               51984                       # Transaction distribution
system.iobus.trans_dist::WriteResp              51984                       # Transaction distribution
system.iobus.trans_dist::MessageReq              5784                       # Transaction distribution
system.iobus.trans_dist::MessageResp             5784                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio        14396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio          272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio        33958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio          898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio        72088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pci_host.pio          356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       122212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        72226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        72226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave        11568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total        11568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  206006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         9469                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio           25                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio        16979                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio         1796                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        36044                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pci_host.pio          450                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        64996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2286984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2286984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave        23136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total        23136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2375116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             44591114                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               112844                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy             41219607                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy               724923                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               361147                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy               187013                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy             69764628                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy                12063                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy              3235049                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               47111                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy                8760                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy           193500441                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy               39077                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy               39981                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy               38893                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           550222245                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy              874186                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           429488694                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           117050934                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy            17369352                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                36056                       # number of replacements
system.iocache.tags.tagsinuse               13.726646                       # Cycle average of tags in use
system.iocache.tags.total_refs                     14                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                36072                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000388                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1061725466802                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide    13.726646                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.857915                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.857915                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               325003                       # Number of tag accesses
system.iocache.tags.data_accesses              325003                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::pc.south_bridge.ide           10                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total            10                       # number of WriteLineReq hits
system.iocache.demand_hits::pc.south_bridge.ide           10                       # number of demand (read+write) hits
system.iocache.demand_hits::total                  10                       # number of demand (read+write) hits
system.iocache.overall_hits::pc.south_bridge.ide           10                       # number of overall hits
system.iocache.overall_hits::total                 10                       # number of overall hits
system.iocache.ReadReq_misses::pc.south_bridge.ide         1041                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1041                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        35062                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        35062                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        36103                       # number of demand (read+write) misses
system.iocache.demand_misses::total             36103                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        36103                       # number of overall misses
system.iocache.overall_misses::total            36103                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide    572088879                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    572088879                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide  12304808727                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  12304808727                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide  12876897606                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  12876897606                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide  12876897606                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  12876897606                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide         1041                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1041                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        35072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        35072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        36113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           36113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        36113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          36113                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide     0.999715                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999715                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide     0.999723                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999723                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide     0.999723                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999723                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 549557.040346                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 549557.040346                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 350944.290885                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 350944.290885                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 356671.124449                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 356671.124449                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 356671.124449                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 356671.124449                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2417                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   96                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.177083                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           35033                       # number of writebacks
system.iocache.writebacks::total                35033                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide         1041                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1041                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        35062                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        35062                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        36103                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        36103                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        36103                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        36103                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide    415782729                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total    415782729                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   7031541679                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   7031541679                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   7447324408                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   7447324408                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   7447324408                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   7447324408                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide     0.999715                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999715                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide     0.999723                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999723                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide     0.999723                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999723                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 399407.040346                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 399407.040346                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 200545.938024                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 200545.938024                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 206279.932637                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 206279.932637                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 206279.932637                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 206279.932637                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          8745827                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             8745895                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   64                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1494025                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1080474                       # number of replacements
system.l2.tags.tagsinuse                  8190.419683                       # Cycle average of tags in use
system.l2.tags.total_refs                     4617949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1088666                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.241842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                7631791167                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      140.605716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.dtb.walker    63.493337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.itb.walker    29.958534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3866.466388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2261.632960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  1828.262748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.dtb.walker     0.007751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.itb.walker     0.003657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.471981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.276078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.223177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999807                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1087                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.132690                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.867310                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41516339                       # Number of tag accesses
system.l2.tags.data_accesses                 41516339                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1289403                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1289403                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       956826                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           956826                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              6604                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6604                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             611073                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                611073                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          806673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             806673                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.dtb.walker        37103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.itb.walker         7528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.data         643361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            687992                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.dtb.walker           37103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.itb.walker            7528                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.inst                806673                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1254434                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2105738                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.dtb.walker          37103                       # number of overall hits
system.l2.overall_hits::cpu.itb.walker           7528                       # number of overall hits
system.l2.overall_hits::cpu.inst               806673                       # number of overall hits
system.l2.overall_hits::cpu.data              1254434                       # number of overall hits
system.l2.overall_hits::total                 2105738                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 33                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            36647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36647                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        150726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           150726                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.dtb.walker         2380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.itb.walker         1035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data       239816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          243231                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.dtb.walker          2380                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.itb.walker          1035                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst              150726                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              276463                       # number of demand (read+write) misses
system.l2.demand_misses::total                 430604                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.dtb.walker         2380                       # number of overall misses
system.l2.overall_misses::cpu.itb.walker         1035                       # number of overall misses
system.l2.overall_misses::cpu.inst             150726                       # number of overall misses
system.l2.overall_misses::cpu.data             276463                       # number of overall misses
system.l2.overall_misses::total                430604                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data      1919000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1919000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   5850406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5850406000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  19146589000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19146589000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.dtb.walker    361341000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.itb.walker    136212000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  31667927000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32165480000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.dtb.walker    361341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.itb.walker    136212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.inst   19146589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   37518333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57162475000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.dtb.walker    361341000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.itb.walker    136212000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.inst  19146589000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  37518333000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57162475000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1289403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1289403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       956826                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       956826                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          6637                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6637                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         647720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            647720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       957399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         957399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.dtb.walker        39483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.itb.walker         8563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       883177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        931223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.dtb.walker        39483                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.itb.walker         8563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst            957399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1530897                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2536342                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.dtb.walker        39483                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.itb.walker         8563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst           957399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1530897                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2536342                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.004972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004972                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.056578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.056578                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.157433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157433                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.dtb.walker     0.060279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.itb.walker     0.120869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.271538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261195                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.dtb.walker     0.060279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.itb.walker     0.120869                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst         0.157433                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.180589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169774                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.dtb.walker     0.060279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.itb.walker     0.120869                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.157433                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.180589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169774                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 58151.515152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 58151.515152                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 159642.153519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 159642.153519                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 127029.105795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 127029.105795                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.dtb.walker 151823.949580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.itb.walker 131605.797101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 132050.934883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132242.518429                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.dtb.walker 151823.949580                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.itb.walker 131605.797101                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.inst 127029.105795                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 135708.333484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132749.521602                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.dtb.walker 151823.949580                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.itb.walker 131605.797101                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 127029.105795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 135708.333484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132749.521602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     18241                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               811180                       # number of writebacks
system.l2.writebacks::total                    811180                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data             9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                9                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          617                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           617                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       654572                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         654572                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            33                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        36638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36638                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       150726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       150726                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.dtb.walker         2380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.itb.walker         1035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       239816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       243231                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.dtb.walker         2380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.itb.walker         1035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.inst         150726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         276454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            430595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.dtb.walker         2380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.itb.walker         1035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.inst        150726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        276454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       654572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1085167                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data        44285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        44285                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        21045                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        21045                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        65330                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        65330                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  84519178512                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  84519178512                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      1505220                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1505220                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5391009395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5391009395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  17262452668                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17262452668                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.dtb.walker    331597604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.itb.walker    123272028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  28670458293                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29125327925                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.dtb.walker    331597604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.itb.walker    123272028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  17262452668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  34061467688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51778789988                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.dtb.walker    331597604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.itb.walker    123272028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  17262452668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  34061467688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  84519178512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 136297968500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data  11652156848                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  11652156848                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data  11652156848                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  11652156848                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.004972                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004972                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.056565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.056565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.157433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.dtb.walker     0.060279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.itb.walker     0.120869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.271538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261195                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.dtb.walker     0.060279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.itb.walker     0.120869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.157433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.180583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.dtb.walker     0.060279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.itb.walker     0.120869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.157433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.180583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427847                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 129121.286141                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 129121.286141                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 45612.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 45612.727273                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 147142.567689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 147142.567689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 114528.698884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 114528.698884                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.dtb.walker 139326.724370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.itb.walker 119103.408696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 119551.899344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119743.486336                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.dtb.walker 139326.724370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.itb.walker 119103.408696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 114528.698884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 123208.445846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120249.399059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.dtb.walker 139326.724370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.itb.walker 119103.408696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 114528.698884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 123208.445846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 129121.286141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125600.915343                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 263117.462978                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 263117.462978                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 178358.439431                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178358.439431                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       2234642                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1114379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1279                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               44285                       # Transaction distribution
system.membus.trans_dist::ReadResp            1093822                       # Transaction distribution
system.membus.trans_dist::WriteReq              21045                       # Transaction distribution
system.membus.trans_dist::WriteResp             21045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       846213                       # Transaction distribution
system.membus.trans_dist::CleanEvict           265875                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1583                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36376                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1049537                       # Transaction distribution
system.membus.trans_dist::MessageReq             5784                       # Transaction distribution
system.membus.trans_dist::MessageResp            5784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         35058                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave        11568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total        11568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        72735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        72735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       122212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu.interrupts.pio         8448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3246575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3377235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3461538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave        23136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total        23136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2278976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2278976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        64996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu.interrupts.pio        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    121297408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    121379300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123681412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2554                       # Total snoops (count)
system.membus.snoopTraffic                      79680                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1193668                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001658                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040684                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1191689     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                    1979      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1193668                       # Request fanout histogram
system.membus.reqLayer0.occupancy           341812604                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31146134                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            42255646                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy         20225893328                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           26921149                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16589914                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17165768207                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            2                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes        38912                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs           22                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          497                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      2240512                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          686                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            1                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes         4096                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            1                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      5100719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2539297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        52449                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5577                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7524613686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              44285                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1947926                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             21045                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            21045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2100583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       956856                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          564852                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           872527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7925                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           647740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          647740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        957407                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       946331                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2871662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4742322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        28851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side       131923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7774758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    122512320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    180090084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side       663872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side      2927680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              306193956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1970494                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52878016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4578403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138200                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4523023     98.79%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  44378      0.97%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10998      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4578403                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9679612000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1341605                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2872221000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4761199132                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32160000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         149064000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
