// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_mult_3lyr_ap_fixed_ap_fixed_config11_s (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
output  [15:0] ap_return;

reg   [15:0] data0_0_V_reg_565;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] data0_1_V_reg_570;
reg   [15:0] data0_2_V_reg_575;
reg   [15:0] data0_3_V_reg_580;
reg   [15:0] data0_4_V_reg_585;
reg   [15:0] data0_5_V_reg_590;
reg   [15:0] data0_6_V_reg_595;
reg   [15:0] data0_7_V_reg_600;
reg   [15:0] data1_logits_0_V_reg_605;
reg   [15:0] data1_logits_1_V_reg_610;
reg   [15:0] data1_logits_2_V_reg_615;
reg   [15:0] data1_logits_3_V_reg_620;
reg   [15:0] data1_logits_4_V_reg_625;
reg   [15:0] data1_logits_5_V_reg_630;
reg   [15:0] data1_logits_6_V_reg_635;
reg   [15:0] data1_logits_7_V_reg_640;
reg   [15:0] data1_4_V_reg_645;
reg   [15:0] trunc_ln708_230_reg_651;
reg   [13:0] trunc_ln708_231_reg_656;
reg   [13:0] tmp_reg_661;
wire   [15:0] add_ln703_fu_421_p2;
reg   [15:0] add_ln703_reg_666;
wire   [15:0] add_ln703_322_fu_427_p2;
reg   [15:0] add_ln703_322_reg_671;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_0;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_1;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_2;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_3;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_4;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_5;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_6;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_7;
reg    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call10;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call10;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call10;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call10;
wire    ap_block_pp0_stage0_11001_ignoreCallOp17;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_0;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_1;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_2;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_3;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_4;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_5;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_6;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_7;
reg    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call28;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp36;
wire    call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_ready;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_0;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_1;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_2;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_3;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_4;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_5;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_6;
wire   [15:0] call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_7;
wire    call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_ready;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_0;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_1;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_2;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_3;
wire   [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_4;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_5;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_6;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_7;
wire    ap_block_pp0_stage0;
wire  signed [22:0] mul_ln1118_fu_516_p2;
wire   [14:0] trunc_ln_fu_330_p4;
wire  signed [23:0] mul_ln1118_162_fu_523_p2;
wire  signed [23:0] mul_ln1118_163_fu_530_p2;
wire  signed [23:0] mul_ln1118_164_fu_537_p2;
wire  signed [23:0] mul_ln1118_165_fu_544_p2;
wire  signed [21:0] mul_ln1118_166_fu_551_p2;
wire  signed [21:0] mul_ln1118_167_fu_558_p2;
wire  signed [15:0] sext_ln708_fu_339_p1;
wire   [15:0] trunc_ln708_s_fu_347_p4;
wire   [15:0] trunc_ln708_227_fu_360_p4;
wire   [15:0] trunc_ln708_228_fu_373_p4;
wire   [23:0] shl_ln_fu_433_p3;
wire   [16:0] shl_ln1118_s_fu_446_p3;
wire   [23:0] sub_ln1118_fu_440_p2;
wire  signed [23:0] sext_ln1118_168_fu_453_p1;
wire   [23:0] sub_ln1118_54_fu_457_p2;
wire   [15:0] trunc_ln708_229_fu_463_p4;
wire  signed [14:0] sext_ln703_fu_476_p1;
wire   [14:0] add_ln703_325_fu_488_p2;
wire  signed [15:0] sext_ln703_30_fu_494_p1;
wire  signed [15:0] sext_ln708_98_fu_473_p1;
wire   [15:0] add_ln703_326_fu_498_p2;
wire   [15:0] add_ln703_324_fu_483_p2;
wire   [15:0] add_ln703_327_fu_504_p2;
wire   [15:0] add_ln703_323_fu_479_p2;
wire   [6:0] mul_ln1118_fu_516_p1;
wire  signed [7:0] mul_ln1118_162_fu_523_p1;
wire  signed [8:0] mul_ln1118_163_fu_530_p1;
wire   [7:0] mul_ln1118_164_fu_537_p1;
wire  signed [7:0] mul_ln1118_165_fu_544_p1;
wire  signed [5:0] mul_ln1118_166_fu_551_p1;
wire   [5:0] mul_ln1118_167_fu_558_p1;
reg   [15:0] data_0_V_read_int_reg;
reg   [15:0] data_1_V_read_int_reg;
reg   [15:0] data_2_V_read_int_reg;
reg   [15:0] data_3_V_read_int_reg;
reg   [15:0] data_4_V_read_int_reg;
reg   [15:0] data_5_V_read_int_reg;
reg   [15:0] data_6_V_read_int_reg;
reg   [15:0] data_7_V_read_int_reg;
reg   [15:0] data_8_V_read_int_reg;
reg   [15:0] data_9_V_read_int_reg;

dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(data_0_V_read_int_reg),
    .data_1_V_read(data_1_V_read_int_reg),
    .data_2_V_read(data_2_V_read_int_reg),
    .data_3_V_read(data_3_V_read_int_reg),
    .data_4_V_read(data_4_V_read_int_reg),
    .data_5_V_read(data_5_V_read_int_reg),
    .data_6_V_read(data_6_V_read_int_reg),
    .data_7_V_read(data_7_V_read_int_reg),
    .data_8_V_read(data_8_V_read_int_reg),
    .data_9_V_read(data_9_V_read_int_reg),
    .ap_return_0(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_7),
    .ap_ce(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_ce)
);

dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(data0_0_V_reg_565),
    .data_1_V_read(data0_1_V_reg_570),
    .data_2_V_read(data0_2_V_reg_575),
    .data_3_V_read(data0_3_V_reg_580),
    .data_4_V_read(data0_4_V_reg_585),
    .data_5_V_read(data0_5_V_reg_590),
    .data_6_V_read(data0_6_V_reg_595),
    .data_7_V_read(data0_7_V_reg_600),
    .ap_return_0(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_7),
    .ap_ce(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_ce)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1 call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166(
    .ap_ready(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_ready),
    .data_0_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_0),
    .data_1_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_1),
    .data_2_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_2),
    .data_3_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_3),
    .data_4_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_4),
    .data_5_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_5),
    .data_6_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_6),
    .data_7_V_read(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_return_7),
    .ap_return_0(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_0),
    .ap_return_1(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_1),
    .ap_return_2(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_2),
    .ap_return_3(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_3),
    .ap_return_4(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_4),
    .ap_return_5(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_5),
    .ap_return_6(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_6),
    .ap_return_7(call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_7)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1 call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178(
    .ap_ready(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_ready),
    .data_0_V_read(data1_logits_0_V_reg_605),
    .data_1_V_read(data1_logits_1_V_reg_610),
    .data_2_V_read(data1_logits_2_V_reg_615),
    .data_3_V_read(data1_logits_3_V_reg_620),
    .data_4_V_read(data1_logits_4_V_reg_625),
    .data_5_V_read(data1_logits_5_V_reg_630),
    .data_6_V_read(data1_logits_6_V_reg_635),
    .data_7_V_read(data1_logits_7_V_reg_640),
    .ap_return_0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_7)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1921(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_0),
    .din1(mul_ln1118_fu_516_p1),
    .dout(mul_ln1118_fu_516_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1922(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_1),
    .din1(mul_ln1118_162_fu_523_p1),
    .dout(mul_ln1118_162_fu_523_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1923(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_2),
    .din1(mul_ln1118_163_fu_530_p1),
    .dout(mul_ln1118_163_fu_530_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1924(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_3),
    .din1(mul_ln1118_164_fu_537_p1),
    .dout(mul_ln1118_164_fu_537_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1925(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_5),
    .din1(mul_ln1118_165_fu_544_p1),
    .dout(mul_ln1118_165_fu_544_p2)
);

myproject_mul_mul_16s_6s_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_16s_6s_22_1_0_U1926(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_6),
    .din1(mul_ln1118_166_fu_551_p1),
    .dout(mul_ln1118_166_fu_551_p2)
);

myproject_mul_mul_16s_6ns_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_16s_6ns_22_1_0_U1927(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_7),
    .din1(mul_ln1118_167_fu_558_p1),
    .dout(mul_ln1118_167_fu_558_p2)
);

always @ (posedge ap_clk) begin
    data_0_V_read_int_reg <= data_0_V_read;
end

always @ (posedge ap_clk) begin
    data_1_V_read_int_reg <= data_1_V_read;
end

always @ (posedge ap_clk) begin
    data_2_V_read_int_reg <= data_2_V_read;
end

always @ (posedge ap_clk) begin
    data_3_V_read_int_reg <= data_3_V_read;
end

always @ (posedge ap_clk) begin
    data_4_V_read_int_reg <= data_4_V_read;
end

always @ (posedge ap_clk) begin
    data_5_V_read_int_reg <= data_5_V_read;
end

always @ (posedge ap_clk) begin
    data_6_V_read_int_reg <= data_6_V_read;
end

always @ (posedge ap_clk) begin
    data_7_V_read_int_reg <= data_7_V_read;
end

always @ (posedge ap_clk) begin
    data_8_V_read_int_reg <= data_8_V_read;
end

always @ (posedge ap_clk) begin
    data_9_V_read_int_reg <= data_9_V_read;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_322_reg_671 <= add_ln703_322_fu_427_p2;
        add_ln703_reg_666 <= add_ln703_fu_421_p2;
        data0_0_V_reg_565 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_0;
        data0_1_V_reg_570 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_1;
        data0_2_V_reg_575 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_2;
        data0_3_V_reg_580 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_3;
        data0_4_V_reg_585 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_4;
        data0_5_V_reg_590 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_5;
        data0_6_V_reg_595 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_6;
        data0_7_V_reg_600 <= call_ret48_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1_fu_166_ap_return_7;
        data1_4_V_reg_645 <= call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1_fu_178_ap_return_4;
        data1_logits_0_V_reg_605 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_0;
        data1_logits_1_V_reg_610 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_1;
        data1_logits_2_V_reg_615 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_2;
        data1_logits_3_V_reg_620 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_3;
        data1_logits_4_V_reg_625 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_4;
        data1_logits_5_V_reg_630 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_5;
        data1_logits_6_V_reg_635 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_6;
        data1_logits_7_V_reg_640 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_return_7;
        tmp_reg_661 <= {{mul_ln1118_167_fu_558_p2[21:8]}};
        trunc_ln708_230_reg_651 <= {{mul_ln1118_165_fu_544_p2[23:8]}};
        trunc_ln708_231_reg_656 <= {{mul_ln1118_166_fu_551_p2[21:8]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp36)) begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_ce = 1'b1;
    end else begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2_fu_154_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp17)) begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_ce = 1'b1;
    end else begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3_fu_130_ap_ce = 1'b0;
    end
end

assign add_ln703_322_fu_427_p2 = (trunc_ln708_227_fu_360_p4 + trunc_ln708_228_fu_373_p4);

assign add_ln703_323_fu_479_p2 = (add_ln703_322_reg_671 + add_ln703_reg_666);

assign add_ln703_324_fu_483_p2 = (trunc_ln708_229_fu_463_p4 + trunc_ln708_230_reg_651);

assign add_ln703_325_fu_488_p2 = ($signed(sext_ln703_fu_476_p1) + $signed(15'd32707));

assign add_ln703_326_fu_498_p2 = ($signed(sext_ln703_30_fu_494_p1) + $signed(sext_ln708_98_fu_473_p1));

assign add_ln703_327_fu_504_p2 = (add_ln703_326_fu_498_p2 + add_ln703_324_fu_483_p2);

assign add_ln703_fu_421_p2 = ($signed(sext_ln708_fu_339_p1) + $signed(trunc_ln708_s_fu_347_p4));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp36 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_return = (add_ln703_327_fu_504_p2 + add_ln703_323_fu_479_p2);

assign mul_ln1118_162_fu_523_p1 = 24'd16777108;

assign mul_ln1118_163_fu_530_p1 = 24'd16777019;

assign mul_ln1118_164_fu_537_p1 = 24'd115;

assign mul_ln1118_165_fu_544_p1 = 24'd16777110;

assign mul_ln1118_166_fu_551_p1 = 22'd4194278;

assign mul_ln1118_167_fu_558_p1 = 22'd19;

assign mul_ln1118_fu_516_p1 = 23'd52;

assign sext_ln1118_168_fu_453_p1 = $signed(shl_ln1118_s_fu_446_p3);

assign sext_ln703_30_fu_494_p1 = $signed(add_ln703_325_fu_488_p2);

assign sext_ln703_fu_476_p1 = $signed(tmp_reg_661);

assign sext_ln708_98_fu_473_p1 = $signed(trunc_ln708_231_reg_656);

assign sext_ln708_fu_339_p1 = $signed(trunc_ln_fu_330_p4);

assign shl_ln1118_s_fu_446_p3 = {{data1_4_V_reg_645}, {1'd0}};

assign shl_ln_fu_433_p3 = {{data1_4_V_reg_645}, {8'd0}};

assign sub_ln1118_54_fu_457_p2 = ($signed(sub_ln1118_fu_440_p2) - $signed(sext_ln1118_168_fu_453_p1));

assign sub_ln1118_fu_440_p2 = (24'd0 - shl_ln_fu_433_p3);

assign trunc_ln708_227_fu_360_p4 = {{mul_ln1118_163_fu_530_p2[23:8]}};

assign trunc_ln708_228_fu_373_p4 = {{mul_ln1118_164_fu_537_p2[23:8]}};

assign trunc_ln708_229_fu_463_p4 = {{sub_ln1118_54_fu_457_p2[23:8]}};

assign trunc_ln708_s_fu_347_p4 = {{mul_ln1118_162_fu_523_p2[23:8]}};

assign trunc_ln_fu_330_p4 = {{mul_ln1118_fu_516_p2[22:8]}};

endmodule //dense_mult_3lyr_ap_fixed_ap_fixed_config11_s
