-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Thu Mar 18 14:09:46 2021
-- Host        : Chaim running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_cnn_2d_conv_d8x8_k5x5_0_0_sim_netlist.vhdl
-- Design      : design_1_cnn_2d_conv_d8x8_k5x5_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb_ram is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    icmp_reg_2525 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter8 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9_reg : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x_assign_reg_781_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lineBuffer_0_addr_reg_2501_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC;
  signal NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_6_11 : label is "";
begin
  E(0) <= \^e\(0);
  p_0_in <= \^p_0_in\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  ram_reg <= \^ram_reg\;
\outStream_V_dest_V_1_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg,
      I1 => \exitcond_flatten1_reg_2483_reg[0]\,
      I2 => icmp_reg_2525,
      I3 => \inStream_V_data_V_0_state_reg[0]\,
      O => \^q0_reg[0]_0\
    );
\q0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => Q(0),
      I2 => \^ram_reg\,
      I3 => \^q0_reg[0]_0\,
      O => \^e\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(0),
      Q => O16(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(10),
      Q => O16(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(11),
      Q => O16(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(12),
      Q => O16(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(13),
      Q => O16(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(14),
      Q => O16(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(15),
      Q => O16(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(16),
      Q => O16(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(17),
      Q => O16(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(18),
      Q => O16(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(19),
      Q => O16(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(1),
      Q => O16(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(20),
      Q => O16(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(21),
      Q => O16(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(22),
      Q => O16(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(23),
      Q => O16(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(24),
      Q => O16(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(25),
      Q => O16(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(26),
      Q => O16(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(27),
      Q => O16(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(28),
      Q => O16(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(29),
      Q => O16(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(2),
      Q => O16(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(30),
      Q => O16(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(31),
      Q => O16(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(3),
      Q => O16(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(4),
      Q => O16(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(5),
      Q => O16(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(6),
      Q => O16(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(7),
      Q => O16(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(8),
      Q => O16(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(9),
      Q => O16(9),
      R => '0'
    );
ram_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      DIA(1 downto 0) => q0(1 downto 0),
      DIB(1 downto 0) => q0(3 downto 2),
      DIC(1 downto 0) => q0(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => q00(1 downto 0),
      DOB(1 downto 0) => q00(3 downto 2),
      DOC(1 downto 0) => q00(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      DIA(1 downto 0) => q0(13 downto 12),
      DIB(1 downto 0) => q0(15 downto 14),
      DIC(1 downto 0) => q0(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => q00(13 downto 12),
      DOB(1 downto 0) => q00(15 downto 14),
      DOC(1 downto 0) => q00(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      DIA(1 downto 0) => q0(19 downto 18),
      DIB(1 downto 0) => q0(21 downto 20),
      DIC(1 downto 0) => q0(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => q00(19 downto 18),
      DOB(1 downto 0) => q00(21 downto 20),
      DOC(1 downto 0) => q00(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      DIA(1 downto 0) => q0(25 downto 24),
      DIB(1 downto 0) => q0(27 downto 26),
      DIC(1 downto 0) => q0(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => q00(25 downto 24),
      DOB(1 downto 0) => q00(27 downto 26),
      DOC(1 downto 0) => q00(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_7_30_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      DIA(1 downto 0) => q0(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => q00(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      DIA(1 downto 0) => q0(7 downto 6),
      DIB(1 downto 0) => q0(9 downto 8),
      DIC(1 downto 0) => q0(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => q00(7 downto 6),
      DOB(1 downto 0) => q00(9 downto 8),
      DOC(1 downto 0) => q00(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
        port map (
      I0 => \exitcond_flatten1_reg_2483_reg[0]\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => Q(0),
      I3 => \^ram_reg\,
      I4 => \inStream_V_data_V_0_state_reg[0]\,
      I5 => icmp_reg_2525,
      O => \^p_0_in\
    );
ram_reg_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\,
      I3 => ap_enable_reg_pp3_iter9_reg,
      I4 => \outStream_V_data_V_1_state_reg[1]\(0),
      O => \^ram_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    lineBuffer_2_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \window_4_3_fu_274_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    icmp_reg_2525 : in STD_LOGIC;
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    \exitcond_flatten_reg_2192_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp2_iter0_reg : in STD_LOGIC;
    p_37_in : in STD_LOGIC;
    x1_mid2_reg_2201 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_reg_781_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp3_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    \x4_reg_748_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \x4_reg_748_reg[1]_0\ : in STD_LOGIC;
    \cond_mid2_reg_2206_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_V_data_V_0_sel : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^diadi\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^linebuffer_2_ce0\ : STD_LOGIC;
  signal lineBuffer_3_we0 : STD_LOGIC;
  signal lineBuffer_3_we1 : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
  ADDRARDADDR(2 downto 0) <= \^addrardaddr\(2 downto 0);
  DIADI(31 downto 0) <= \^diadi\(31 downto 0);
  lineBuffer_2_ce0 <= \^linebuffer_2_ce0\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 8) => B"11111111",
      ADDRARDADDR(7 downto 5) => \^addrardaddr\(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 8) => B"11111111",
      ADDRBWRADDR(7 downto 5) => Q(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \^diadi\(31 downto 0),
      DIBDI(31 downto 0) => \window_4_3_fu_274_reg[31]\(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^linebuffer_2_ce0\,
      ENBWREN => lineBuffer_3_we1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => lineBuffer_3_we0,
      WEA(2) => lineBuffer_3_we0,
      WEA(1) => lineBuffer_3_we0,
      WEA(0) => lineBuffer_3_we0,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => p_32_in,
      WEBWE(2) => p_32_in,
      WEBWE(1) => p_32_in,
      WEBWE(0) => p_32_in
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I1 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => icmp_reg_2525,
      I4 => \exitcond_flatten1_reg_2483_reg[0]\,
      I5 => ap_enable_reg_pp3_iter1_reg,
      O => lineBuffer_3_we1
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(27),
      O => \^diadi\(27)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(26),
      O => \^diadi\(26)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(25),
      O => \^diadi\(25)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(24),
      O => \^diadi\(24)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(23),
      O => \^diadi\(23)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(22),
      O => \^diadi\(22)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(21),
      O => \^diadi\(21)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(20),
      O => \^diadi\(20)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(19),
      O => \^diadi\(19)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(18),
      O => \^diadi\(18)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE000FFFF"
    )
        port map (
      I0 => \exitcond_flatten_reg_2192_reg[0]\,
      I1 => \inStream_V_data_V_0_state_reg[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \ap_CS_fsm_reg[7]\(0),
      I4 => ap_enable_reg_pp2_iter0_reg,
      I5 => p_37_in,
      O => \^linebuffer_2_ce0\
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(17),
      O => \^diadi\(17)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(16),
      O => \^diadi\(16)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(15),
      O => \^diadi\(15)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(14),
      O => \^diadi\(14)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(13),
      O => \^diadi\(13)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(12),
      O => \^diadi\(12)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(11),
      O => \^diadi\(11)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(10),
      O => \^diadi\(10)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(9),
      O => \^diadi\(9)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(8),
      O => \^diadi\(8)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF002A2A2A"
    )
        port map (
      I0 => x1_mid2_reg_2201(2),
      I1 => \ap_CS_fsm_reg[7]\(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => \ap_CS_fsm_reg[7]\(2),
      I4 => ap_enable_reg_pp3_iter0,
      I5 => \x4_reg_748_reg[1]_0\,
      O => \^addrardaddr\(2)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \cond_mid2_reg_2206_reg[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \ap_CS_fsm_reg[7]\(0),
      I3 => \inStream_V_data_V_0_state_reg[0]\,
      I4 => \exitcond_flatten_reg_2192_reg[0]\,
      O => lineBuffer_3_we0
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888888"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => icmp_reg_2525,
      I4 => \exitcond_flatten1_reg_2483_reg[0]\,
      I5 => ap_enable_reg_pp3_iter1_reg,
      O => p_32_in
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(7),
      O => \^diadi\(7)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(6),
      O => \^diadi\(6)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(5),
      O => \^diadi\(5)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(4),
      O => \^diadi\(4)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(3),
      O => \^diadi\(3)
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(2),
      O => \^diadi\(2)
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(1),
      O => \^diadi\(1)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(0),
      O => \^diadi\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACACACFCACACAC"
    )
        port map (
      I0 => x1_mid2_reg_2201(1),
      I1 => \x_assign_reg_781_reg[1]\(1),
      I2 => ap_enable_reg_pp3_iter0_reg,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \x4_reg_748_reg[1]\(1),
      O => \^addrardaddr\(1)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACACAC0CACACAC"
    )
        port map (
      I0 => x1_mid2_reg_2201(0),
      I1 => \x_assign_reg_781_reg[1]\(0),
      I2 => ap_enable_reg_pp3_iter0_reg,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \x4_reg_748_reg[1]\(0),
      O => \^addrardaddr\(0)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(31),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(31),
      O => \^diadi\(31)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(30),
      O => \^diadi\(30)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(29),
      O => \^diadi\(29)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I1 => inStream_V_data_V_0_sel,
      I2 => \inStream_V_data_V_0_payload_A_reg[31]\(28),
      O => \^diadi\(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \window_4_2_2_reg_2290_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    lineBuffer_2_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_reg_2525 : in STD_LOGIC;
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cond_mid2_reg_2206_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \exitcond_flatten_reg_2192_reg[0]\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sel_tmp_mid2_reg_2243_reg[0]\ : in STD_LOGIC;
    \sel_tmp2_mid2_reg_2251_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_26 : entity is "cnn_2d_conv_d8x8_cud_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_26 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lineBuffer_2_we0 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  WEBWE(0) <= \^webwe\(0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 8) => B"11111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 8) => B"11111111",
      ADDRBWRADDR(7 downto 5) => Q(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => ram_reg_0(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^d\(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_2_ce0,
      ENBWREN => E(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => lineBuffer_2_we0,
      WEA(2) => lineBuffer_2_we0,
      WEA(1) => lineBuffer_2_we0,
      WEA(0) => lineBuffer_2_we0,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0000000000000"
    )
        port map (
      I0 => icmp_reg_2525,
      I1 => \exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      I3 => \inStream_V_data_V_0_state_reg[0]\,
      I4 => ap_enable_reg_pp3_iter1_reg,
      I5 => \ap_CS_fsm_reg[7]\(1),
      O => \^webwe\(0)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \cond_mid2_reg_2206_reg[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \ap_CS_fsm_reg[7]\(0),
      I3 => \inStream_V_data_V_0_state_reg[0]\,
      I4 => \exitcond_flatten_reg_2192_reg[0]\,
      O => lineBuffer_2_we0
    );
\window_4_2_2_reg_2290[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(0),
      I1 => ram_reg_1(0),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(0),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(0)
    );
\window_4_2_2_reg_2290[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(10),
      I1 => ram_reg_1(10),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(10),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(10)
    );
\window_4_2_2_reg_2290[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(11),
      I1 => ram_reg_1(11),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(11),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(11)
    );
\window_4_2_2_reg_2290[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(12),
      I1 => ram_reg_1(12),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(12),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(12)
    );
\window_4_2_2_reg_2290[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(13),
      I1 => ram_reg_1(13),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(13),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(13)
    );
\window_4_2_2_reg_2290[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(14),
      I1 => ram_reg_1(14),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(14),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(14)
    );
\window_4_2_2_reg_2290[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(15),
      I1 => ram_reg_1(15),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(15),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(15)
    );
\window_4_2_2_reg_2290[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(16),
      I1 => ram_reg_1(16),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(16),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(16)
    );
\window_4_2_2_reg_2290[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(17),
      I1 => ram_reg_1(17),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(17),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(17)
    );
\window_4_2_2_reg_2290[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(18),
      I1 => ram_reg_1(18),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(18),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(18)
    );
\window_4_2_2_reg_2290[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(19),
      I1 => ram_reg_1(19),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(19),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(19)
    );
\window_4_2_2_reg_2290[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(1),
      I1 => ram_reg_1(1),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(1),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(1)
    );
\window_4_2_2_reg_2290[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(20),
      I1 => ram_reg_1(20),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(20),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(20)
    );
\window_4_2_2_reg_2290[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(21),
      I1 => ram_reg_1(21),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(21),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(21)
    );
\window_4_2_2_reg_2290[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(22),
      I1 => ram_reg_1(22),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(22),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(22)
    );
\window_4_2_2_reg_2290[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(23),
      I1 => ram_reg_1(23),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(23),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(23)
    );
\window_4_2_2_reg_2290[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(24),
      I1 => ram_reg_1(24),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(24),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(24)
    );
\window_4_2_2_reg_2290[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(25),
      I1 => ram_reg_1(25),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(25),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(25)
    );
\window_4_2_2_reg_2290[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(26),
      I1 => ram_reg_1(26),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(26),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(26)
    );
\window_4_2_2_reg_2290[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(27),
      I1 => ram_reg_1(27),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(27),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(27)
    );
\window_4_2_2_reg_2290[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(28),
      I1 => ram_reg_1(28),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(28),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(28)
    );
\window_4_2_2_reg_2290[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(29),
      I1 => ram_reg_1(29),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(29),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(29)
    );
\window_4_2_2_reg_2290[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(2),
      I1 => ram_reg_1(2),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(2),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(2)
    );
\window_4_2_2_reg_2290[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(30),
      I1 => ram_reg_1(30),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(30),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(30)
    );
\window_4_2_2_reg_2290[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(31),
      I1 => ram_reg_1(31),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(31),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(31)
    );
\window_4_2_2_reg_2290[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(3),
      I1 => ram_reg_1(3),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(3),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(3)
    );
\window_4_2_2_reg_2290[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(4),
      I1 => ram_reg_1(4),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(4),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(4)
    );
\window_4_2_2_reg_2290[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(5),
      I1 => ram_reg_1(5),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(5),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(5)
    );
\window_4_2_2_reg_2290[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(6),
      I1 => ram_reg_1(6),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(6),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(6)
    );
\window_4_2_2_reg_2290[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(7),
      I1 => ram_reg_1(7),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(7),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(7)
    );
\window_4_2_2_reg_2290[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(8),
      I1 => ram_reg_1(8),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(8),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(8)
    );
\window_4_2_2_reg_2290[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(9),
      I1 => ram_reg_1(9),
      I2 => \sel_tmp_mid2_reg_2243_reg[0]\,
      I3 => ram_reg_0(9),
      I4 => \sel_tmp2_mid2_reg_2251_reg[0]\,
      O => \window_4_2_2_reg_2290_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    \x4_reg_748_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond1_reg_2183_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_37_in : in STD_LOGIC;
    \x_reg_585_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_reg_781_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \x4_reg_748_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_27 : entity is "cnn_2d_conv_d8x8_cud_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_27 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lineBuffer_1_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lineBuffer_1_ce0 : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^x4_reg_748_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \x4_reg_748[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \x4_reg_748[1]_i_1\ : label is "soft_lutpair423";
begin
  WEA(0) <= \^wea\(0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  \x4_reg_748_reg[1]\(1 downto 0) <= \^x4_reg_748_reg[1]\(1 downto 0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 8) => B"11111111",
      ADDRARDADDR(7 downto 5) => lineBuffer_1_address0(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 8) => B"11111111",
      ADDRBWRADDR(7 downto 5) => Q(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => ram_reg_3(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_1_ce0,
      ENBWREN => E(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE000FFFF"
    )
        port map (
      I0 => \exitcond1_reg_2183_reg[0]\,
      I1 => \inStream_V_data_V_0_state_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[7]\(0),
      I4 => \^ram_reg_0\,
      I5 => p_37_in,
      O => lineBuffer_1_ce0
    );
ram_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond1_reg_2183_reg[0]\,
      I3 => \ap_CS_fsm_reg[7]\(0),
      O => \^wea\(0)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF002A2A2A"
    )
        port map (
      I0 => \x_reg_585_reg[2]\(2),
      I1 => \ap_CS_fsm_reg[7]\(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => \ap_CS_fsm_reg[7]\(2),
      I4 => ap_enable_reg_pp3_iter0,
      I5 => \^ram_reg_2\,
      O => lineBuffer_1_address0(2)
    );
ram_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => \ap_CS_fsm_reg[7]\(1),
      O => \^ram_reg_0\
    );
ram_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0076FFFF00760000"
    )
        port map (
      I0 => \x4_reg_748_reg[2]\(1),
      I1 => \x4_reg_748_reg[2]\(2),
      I2 => \x4_reg_748_reg[2]\(0),
      I3 => \^ram_reg_0\,
      I4 => \^ram_reg_1\,
      I5 => \x_assign_reg_781_reg[2]\(2),
      O => \^ram_reg_2\
    );
ram_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[7]\(2),
      O => \^ram_reg_1\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACACACFCACACAC"
    )
        port map (
      I0 => \x_reg_585_reg[2]\(1),
      I1 => \x_assign_reg_781_reg[2]\(1),
      I2 => \^ram_reg_1\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \^x4_reg_748_reg[1]\(1),
      O => lineBuffer_1_address0(1)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACACAC0CACACAC"
    )
        port map (
      I0 => \x_reg_585_reg[2]\(0),
      I1 => \x_assign_reg_781_reg[2]\(0),
      I2 => \^ram_reg_1\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \^x4_reg_748_reg[1]\(0),
      O => lineBuffer_1_address0(0)
    );
\x4_reg_748[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \x4_reg_748_reg[2]\(2),
      I1 => \x4_reg_748_reg[2]\(1),
      I2 => \x4_reg_748_reg[2]\(0),
      O => \^x4_reg_748_reg[1]\(0)
    );
\x4_reg_748[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x4_reg_748_reg[2]\(1),
      I1 => \x4_reg_748_reg[2]\(0),
      O => \^x4_reg_748_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_9_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_9_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_28 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_28 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_28 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_8_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_8_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_29 is
  port (
    tmp2_fu_2047_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_29 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_29 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal buff3_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp2_reg_2845[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2845_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp2_reg_2845_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_7_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_7_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg_0(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg_0(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg_0(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg_0(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg_0(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg_0(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg_0(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg_0(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg_0(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg_0(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg_0(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg_0(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg_0(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg_0(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg_0(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg_0(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg_0(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg_0(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg_0(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg_0(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg_0(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg_0(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg_0(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg_0(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg_0(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg_0(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg_0(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg_0(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg_0(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg_0(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg_0(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg_0(9),
      R => '0'
    );
\tmp2_reg_2845[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(11),
      I1 => buff3_reg(11),
      O => \tmp2_reg_2845[11]_i_2_n_0\
    );
\tmp2_reg_2845[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(10),
      I1 => buff3_reg(10),
      O => \tmp2_reg_2845[11]_i_3_n_0\
    );
\tmp2_reg_2845[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(9),
      I1 => buff3_reg(9),
      O => \tmp2_reg_2845[11]_i_4_n_0\
    );
\tmp2_reg_2845[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(8),
      I1 => buff3_reg(8),
      O => \tmp2_reg_2845[11]_i_5_n_0\
    );
\tmp2_reg_2845[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(15),
      I1 => buff3_reg(15),
      O => \tmp2_reg_2845[15]_i_2_n_0\
    );
\tmp2_reg_2845[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(14),
      I1 => buff3_reg(14),
      O => \tmp2_reg_2845[15]_i_3_n_0\
    );
\tmp2_reg_2845[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(13),
      I1 => buff3_reg(13),
      O => \tmp2_reg_2845[15]_i_4_n_0\
    );
\tmp2_reg_2845[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(12),
      I1 => buff3_reg(12),
      O => \tmp2_reg_2845[15]_i_5_n_0\
    );
\tmp2_reg_2845[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(19),
      I1 => buff3_reg(19),
      O => \tmp2_reg_2845[19]_i_2_n_0\
    );
\tmp2_reg_2845[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(18),
      I1 => buff3_reg(18),
      O => \tmp2_reg_2845[19]_i_3_n_0\
    );
\tmp2_reg_2845[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(17),
      I1 => buff3_reg(17),
      O => \tmp2_reg_2845[19]_i_4_n_0\
    );
\tmp2_reg_2845[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(16),
      I1 => buff3_reg(16),
      O => \tmp2_reg_2845[19]_i_5_n_0\
    );
\tmp2_reg_2845[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(23),
      I1 => buff3_reg(23),
      O => \tmp2_reg_2845[23]_i_2_n_0\
    );
\tmp2_reg_2845[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(22),
      I1 => buff3_reg(22),
      O => \tmp2_reg_2845[23]_i_3_n_0\
    );
\tmp2_reg_2845[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(21),
      I1 => buff3_reg(21),
      O => \tmp2_reg_2845[23]_i_4_n_0\
    );
\tmp2_reg_2845[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(20),
      I1 => buff3_reg(20),
      O => \tmp2_reg_2845[23]_i_5_n_0\
    );
\tmp2_reg_2845[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(27),
      I1 => buff3_reg(27),
      O => \tmp2_reg_2845[27]_i_2_n_0\
    );
\tmp2_reg_2845[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(26),
      I1 => buff3_reg(26),
      O => \tmp2_reg_2845[27]_i_3_n_0\
    );
\tmp2_reg_2845[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(25),
      I1 => buff3_reg(25),
      O => \tmp2_reg_2845[27]_i_4_n_0\
    );
\tmp2_reg_2845[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(24),
      I1 => buff3_reg(24),
      O => \tmp2_reg_2845[27]_i_5_n_0\
    );
\tmp2_reg_2845[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(31),
      I1 => buff3_reg(31),
      O => \tmp2_reg_2845[31]_i_2_n_0\
    );
\tmp2_reg_2845[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(30),
      I1 => buff3_reg(30),
      O => \tmp2_reg_2845[31]_i_3_n_0\
    );
\tmp2_reg_2845[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(29),
      I1 => buff3_reg(29),
      O => \tmp2_reg_2845[31]_i_4_n_0\
    );
\tmp2_reg_2845[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(28),
      I1 => buff3_reg(28),
      O => \tmp2_reg_2845[31]_i_5_n_0\
    );
\tmp2_reg_2845[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(3),
      I1 => buff3_reg(3),
      O => \tmp2_reg_2845[3]_i_2_n_0\
    );
\tmp2_reg_2845[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(2),
      I1 => buff3_reg(2),
      O => \tmp2_reg_2845[3]_i_3_n_0\
    );
\tmp2_reg_2845[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(1),
      I1 => buff3_reg(1),
      O => \tmp2_reg_2845[3]_i_4_n_0\
    );
\tmp2_reg_2845[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(0),
      I1 => buff3_reg(0),
      O => \tmp2_reg_2845[3]_i_5_n_0\
    );
\tmp2_reg_2845[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(7),
      I1 => buff3_reg(7),
      O => \tmp2_reg_2845[7]_i_2_n_0\
    );
\tmp2_reg_2845[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(6),
      I1 => buff3_reg(6),
      O => \tmp2_reg_2845[7]_i_3_n_0\
    );
\tmp2_reg_2845[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(5),
      I1 => buff3_reg(5),
      O => \tmp2_reg_2845[7]_i_4_n_0\
    );
\tmp2_reg_2845[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(4),
      I1 => buff3_reg(4),
      O => \tmp2_reg_2845[7]_i_5_n_0\
    );
\tmp2_reg_2845_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[7]_i_1_n_0\,
      CO(3) => \tmp2_reg_2845_reg[11]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[11]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[11]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(11 downto 8),
      O(3 downto 0) => tmp2_fu_2047_p2(11 downto 8),
      S(3) => \tmp2_reg_2845[11]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[11]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[11]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[11]_i_5_n_0\
    );
\tmp2_reg_2845_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[11]_i_1_n_0\,
      CO(3) => \tmp2_reg_2845_reg[15]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[15]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[15]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(15 downto 12),
      O(3 downto 0) => tmp2_fu_2047_p2(15 downto 12),
      S(3) => \tmp2_reg_2845[15]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[15]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[15]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[15]_i_5_n_0\
    );
\tmp2_reg_2845_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[15]_i_1_n_0\,
      CO(3) => \tmp2_reg_2845_reg[19]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[19]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[19]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(19 downto 16),
      O(3 downto 0) => tmp2_fu_2047_p2(19 downto 16),
      S(3) => \tmp2_reg_2845[19]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[19]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[19]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[19]_i_5_n_0\
    );
\tmp2_reg_2845_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[19]_i_1_n_0\,
      CO(3) => \tmp2_reg_2845_reg[23]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[23]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[23]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(23 downto 20),
      O(3 downto 0) => tmp2_fu_2047_p2(23 downto 20),
      S(3) => \tmp2_reg_2845[23]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[23]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[23]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[23]_i_5_n_0\
    );
\tmp2_reg_2845_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[23]_i_1_n_0\,
      CO(3) => \tmp2_reg_2845_reg[27]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[27]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[27]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(27 downto 24),
      O(3 downto 0) => tmp2_fu_2047_p2(27 downto 24),
      S(3) => \tmp2_reg_2845[27]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[27]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[27]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[27]_i_5_n_0\
    );
\tmp2_reg_2845_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp2_reg_2845_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp2_reg_2845_reg[31]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[31]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => buff3_reg_0(30 downto 28),
      O(3 downto 0) => tmp2_fu_2047_p2(31 downto 28),
      S(3) => \tmp2_reg_2845[31]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[31]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[31]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[31]_i_5_n_0\
    );
\tmp2_reg_2845_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp2_reg_2845_reg[3]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[3]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[3]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(3 downto 0),
      O(3 downto 0) => tmp2_fu_2047_p2(3 downto 0),
      S(3) => \tmp2_reg_2845[3]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[3]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[3]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[3]_i_5_n_0\
    );
\tmp2_reg_2845_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2845_reg[3]_i_1_n_0\,
      CO(3) => \tmp2_reg_2845_reg[7]_i_1_n_0\,
      CO(2) => \tmp2_reg_2845_reg[7]_i_1_n_1\,
      CO(1) => \tmp2_reg_2845_reg[7]_i_1_n_2\,
      CO(0) => \tmp2_reg_2845_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(7 downto 4),
      O(3 downto 0) => tmp2_fu_2047_p2(7 downto 4),
      S(3) => \tmp2_reg_2845[7]_i_2_n_0\,
      S(2) => \tmp2_reg_2845[7]_i_3_n_0\,
      S(1) => \tmp2_reg_2845[7]_i_4_n_0\,
      S(0) => \tmp2_reg_2845[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_30 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_30 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_6_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_6_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_31 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_31 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_5_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_5_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_32 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_32 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_4_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_4_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_33 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_33 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_3_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_3_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_34 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_24_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_34 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_34 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_24_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_24_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_35 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp23_fu_2059_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    icmp_reg_2525 : in STD_LOGIC;
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \window_4_2_reg_792_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_4_3_2_reg_2604_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_35 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_35 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal buff3_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp23_reg_2855[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp23_reg_2855_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal window_4_2_phi_fu_795_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of window_4_2_phi_fu_795_p4 : signal is "true";
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp23_reg_2855_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
  E(0) <= \^e\(0);
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_p_i_reg_2497[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(0),
      I1 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => icmp_reg_2525,
      I4 => \exitcond_flatten1_reg_2483_reg[0]\,
      I5 => ap_enable_reg_pp3_iter1_reg,
      O => \^e\(0)
    );
b_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(31),
      O => window_4_2_phi_fu_795_p4(31)
    );
b_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(22),
      O => window_4_2_phi_fu_795_p4(22)
    );
b_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(21),
      O => window_4_2_phi_fu_795_p4(21)
    );
b_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(20),
      O => window_4_2_phi_fu_795_p4(20)
    );
b_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(19),
      O => window_4_2_phi_fu_795_p4(19)
    );
b_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(18),
      O => window_4_2_phi_fu_795_p4(18)
    );
b_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(17),
      O => window_4_2_phi_fu_795_p4(17)
    );
b_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(16),
      O => window_4_2_phi_fu_795_p4(16)
    );
b_inferred_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(15),
      O => window_4_2_phi_fu_795_p4(15)
    );
b_inferred_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(14),
      O => window_4_2_phi_fu_795_p4(14)
    );
b_inferred_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(13),
      O => window_4_2_phi_fu_795_p4(13)
    );
b_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(30),
      O => window_4_2_phi_fu_795_p4(30)
    );
b_inferred_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(12),
      O => window_4_2_phi_fu_795_p4(12)
    );
b_inferred_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(11),
      O => window_4_2_phi_fu_795_p4(11)
    );
b_inferred_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(10),
      O => window_4_2_phi_fu_795_p4(10)
    );
b_inferred_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(9),
      O => window_4_2_phi_fu_795_p4(9)
    );
b_inferred_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(8),
      O => window_4_2_phi_fu_795_p4(8)
    );
b_inferred_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(7),
      O => window_4_2_phi_fu_795_p4(7)
    );
b_inferred_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(6),
      O => window_4_2_phi_fu_795_p4(6)
    );
b_inferred_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(5),
      O => window_4_2_phi_fu_795_p4(5)
    );
b_inferred_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(4),
      O => window_4_2_phi_fu_795_p4(4)
    );
b_inferred_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(3),
      O => window_4_2_phi_fu_795_p4(3)
    );
b_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(29),
      O => window_4_2_phi_fu_795_p4(29)
    );
b_inferred_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(2),
      O => window_4_2_phi_fu_795_p4(2)
    );
b_inferred_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(1),
      O => window_4_2_phi_fu_795_p4(1)
    );
b_inferred_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(0),
      O => window_4_2_phi_fu_795_p4(0)
    );
b_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(28),
      O => window_4_2_phi_fu_795_p4(28)
    );
b_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(27),
      O => window_4_2_phi_fu_795_p4(27)
    );
b_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(26),
      O => window_4_2_phi_fu_795_p4(26)
    );
b_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(25),
      O => window_4_2_phi_fu_795_p4(25)
    );
b_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(24),
      O => window_4_2_phi_fu_795_p4(24)
    );
b_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_2_reg_792_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_3_2_reg_2604_reg[31]\(23),
      O => window_4_2_phi_fu_795_p4(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => window_4_2_phi_fu_795_p4(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^e\(0),
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => window_4_2_phi_fu_795_p4(31),
      B(16) => window_4_2_phi_fu_795_p4(31),
      B(15) => window_4_2_phi_fu_795_p4(31),
      B(14 downto 0) => window_4_2_phi_fu_795_p4(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^e\(0),
      CEP => \^e\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => window_4_2_phi_fu_795_p4(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^e\(0),
      CEP => \^e\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg_0(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg_0(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg_0(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg_0(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg_0(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg_0(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg_0(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg_0(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg_0(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg_0(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg_0(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg_0(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg_0(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg_0(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg_0(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg_0(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg_0(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg_0(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg_0(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg_0(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg_0(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg_0(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg_0(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg_0(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg_0(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg_0(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg_0(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg_0(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg_0(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg_0(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg_0(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg_0(9),
      R => '0'
    );
\tmp23_reg_2855[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(11),
      I1 => buff3_reg(11),
      O => \tmp23_reg_2855[11]_i_2_n_0\
    );
\tmp23_reg_2855[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(10),
      I1 => buff3_reg(10),
      O => \tmp23_reg_2855[11]_i_3_n_0\
    );
\tmp23_reg_2855[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(9),
      I1 => buff3_reg(9),
      O => \tmp23_reg_2855[11]_i_4_n_0\
    );
\tmp23_reg_2855[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(8),
      I1 => buff3_reg(8),
      O => \tmp23_reg_2855[11]_i_5_n_0\
    );
\tmp23_reg_2855[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(15),
      I1 => buff3_reg(15),
      O => \tmp23_reg_2855[15]_i_2_n_0\
    );
\tmp23_reg_2855[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(14),
      I1 => buff3_reg(14),
      O => \tmp23_reg_2855[15]_i_3_n_0\
    );
\tmp23_reg_2855[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(13),
      I1 => buff3_reg(13),
      O => \tmp23_reg_2855[15]_i_4_n_0\
    );
\tmp23_reg_2855[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(12),
      I1 => buff3_reg(12),
      O => \tmp23_reg_2855[15]_i_5_n_0\
    );
\tmp23_reg_2855[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(19),
      I1 => buff3_reg(19),
      O => \tmp23_reg_2855[19]_i_2_n_0\
    );
\tmp23_reg_2855[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(18),
      I1 => buff3_reg(18),
      O => \tmp23_reg_2855[19]_i_3_n_0\
    );
\tmp23_reg_2855[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(17),
      I1 => buff3_reg(17),
      O => \tmp23_reg_2855[19]_i_4_n_0\
    );
\tmp23_reg_2855[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(16),
      I1 => buff3_reg(16),
      O => \tmp23_reg_2855[19]_i_5_n_0\
    );
\tmp23_reg_2855[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(23),
      I1 => buff3_reg(23),
      O => \tmp23_reg_2855[23]_i_2_n_0\
    );
\tmp23_reg_2855[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(22),
      I1 => buff3_reg(22),
      O => \tmp23_reg_2855[23]_i_3_n_0\
    );
\tmp23_reg_2855[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(21),
      I1 => buff3_reg(21),
      O => \tmp23_reg_2855[23]_i_4_n_0\
    );
\tmp23_reg_2855[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(20),
      I1 => buff3_reg(20),
      O => \tmp23_reg_2855[23]_i_5_n_0\
    );
\tmp23_reg_2855[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(27),
      I1 => buff3_reg(27),
      O => \tmp23_reg_2855[27]_i_2_n_0\
    );
\tmp23_reg_2855[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(26),
      I1 => buff3_reg(26),
      O => \tmp23_reg_2855[27]_i_3_n_0\
    );
\tmp23_reg_2855[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(25),
      I1 => buff3_reg(25),
      O => \tmp23_reg_2855[27]_i_4_n_0\
    );
\tmp23_reg_2855[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(24),
      I1 => buff3_reg(24),
      O => \tmp23_reg_2855[27]_i_5_n_0\
    );
\tmp23_reg_2855[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(31),
      I1 => buff3_reg(31),
      O => \tmp23_reg_2855[31]_i_2_n_0\
    );
\tmp23_reg_2855[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(30),
      I1 => buff3_reg(30),
      O => \tmp23_reg_2855[31]_i_3_n_0\
    );
\tmp23_reg_2855[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(29),
      I1 => buff3_reg(29),
      O => \tmp23_reg_2855[31]_i_4_n_0\
    );
\tmp23_reg_2855[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(28),
      I1 => buff3_reg(28),
      O => \tmp23_reg_2855[31]_i_5_n_0\
    );
\tmp23_reg_2855[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(3),
      I1 => buff3_reg(3),
      O => \tmp23_reg_2855[3]_i_2_n_0\
    );
\tmp23_reg_2855[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(2),
      I1 => buff3_reg(2),
      O => \tmp23_reg_2855[3]_i_3_n_0\
    );
\tmp23_reg_2855[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(1),
      I1 => buff3_reg(1),
      O => \tmp23_reg_2855[3]_i_4_n_0\
    );
\tmp23_reg_2855[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(0),
      I1 => buff3_reg(0),
      O => \tmp23_reg_2855[3]_i_5_n_0\
    );
\tmp23_reg_2855[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(7),
      I1 => buff3_reg(7),
      O => \tmp23_reg_2855[7]_i_2_n_0\
    );
\tmp23_reg_2855[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(6),
      I1 => buff3_reg(6),
      O => \tmp23_reg_2855[7]_i_3_n_0\
    );
\tmp23_reg_2855[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(5),
      I1 => buff3_reg(5),
      O => \tmp23_reg_2855[7]_i_4_n_0\
    );
\tmp23_reg_2855[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(4),
      I1 => buff3_reg(4),
      O => \tmp23_reg_2855[7]_i_5_n_0\
    );
\tmp23_reg_2855_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[7]_i_1_n_0\,
      CO(3) => \tmp23_reg_2855_reg[11]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[11]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[11]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(11 downto 8),
      O(3 downto 0) => tmp23_fu_2059_p2(11 downto 8),
      S(3) => \tmp23_reg_2855[11]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[11]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[11]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[11]_i_5_n_0\
    );
\tmp23_reg_2855_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[11]_i_1_n_0\,
      CO(3) => \tmp23_reg_2855_reg[15]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[15]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[15]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(15 downto 12),
      O(3 downto 0) => tmp23_fu_2059_p2(15 downto 12),
      S(3) => \tmp23_reg_2855[15]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[15]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[15]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[15]_i_5_n_0\
    );
\tmp23_reg_2855_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[15]_i_1_n_0\,
      CO(3) => \tmp23_reg_2855_reg[19]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[19]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[19]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(19 downto 16),
      O(3 downto 0) => tmp23_fu_2059_p2(19 downto 16),
      S(3) => \tmp23_reg_2855[19]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[19]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[19]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[19]_i_5_n_0\
    );
\tmp23_reg_2855_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[19]_i_1_n_0\,
      CO(3) => \tmp23_reg_2855_reg[23]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[23]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[23]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(23 downto 20),
      O(3 downto 0) => tmp23_fu_2059_p2(23 downto 20),
      S(3) => \tmp23_reg_2855[23]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[23]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[23]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[23]_i_5_n_0\
    );
\tmp23_reg_2855_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[23]_i_1_n_0\,
      CO(3) => \tmp23_reg_2855_reg[27]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[27]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[27]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(27 downto 24),
      O(3 downto 0) => tmp23_fu_2059_p2(27 downto 24),
      S(3) => \tmp23_reg_2855[27]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[27]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[27]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[27]_i_5_n_0\
    );
\tmp23_reg_2855_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp23_reg_2855_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp23_reg_2855_reg[31]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[31]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => buff3_reg_0(30 downto 28),
      O(3 downto 0) => tmp23_fu_2059_p2(31 downto 28),
      S(3) => \tmp23_reg_2855[31]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[31]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[31]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[31]_i_5_n_0\
    );
\tmp23_reg_2855_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp23_reg_2855_reg[3]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[3]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[3]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(3 downto 0),
      O(3 downto 0) => tmp23_fu_2059_p2(3 downto 0),
      S(3) => \tmp23_reg_2855[3]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[3]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[3]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[3]_i_5_n_0\
    );
\tmp23_reg_2855_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp23_reg_2855_reg[3]_i_1_n_0\,
      CO(3) => \tmp23_reg_2855_reg[7]_i_1_n_0\,
      CO(2) => \tmp23_reg_2855_reg[7]_i_1_n_1\,
      CO(1) => \tmp23_reg_2855_reg[7]_i_1_n_2\,
      CO(0) => \tmp23_reg_2855_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(7 downto 4),
      O(3 downto 0) => tmp23_fu_2059_p2(7 downto 4),
      S(3) => \tmp23_reg_2855[7]_i_2_n_0\,
      S(2) => \tmp23_reg_2855[7]_i_3_n_0\,
      S(1) => \tmp23_reg_2855[7]_i_4_n_0\,
      S(0) => \tmp23_reg_2855[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_4_2_i_reg_2835_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_4_1_reg_803_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_4_2_reg_792_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_36 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_36 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of D : signal is "true";
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(22),
      O => \^d\(22)
    );
\b_inferred_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(21),
      O => \^d\(21)
    );
\b_inferred_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(20),
      O => \^d\(20)
    );
\b_inferred_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(19),
      O => \^d\(19)
    );
\b_inferred_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(18),
      O => \^d\(18)
    );
\b_inferred_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(17),
      O => \^d\(17)
    );
\b_inferred_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(16),
      O => \^d\(16)
    );
\b_inferred_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(15),
      O => \^d\(15)
    );
\b_inferred_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(14),
      O => \^d\(14)
    );
\b_inferred_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(13),
      O => \^d\(13)
    );
\b_inferred_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(31),
      O => \^d\(31)
    );
\b_inferred_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(12),
      O => \^d\(12)
    );
\b_inferred_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(11),
      O => \^d\(11)
    );
\b_inferred_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(10),
      O => \^d\(10)
    );
\b_inferred_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(9),
      O => \^d\(9)
    );
\b_inferred_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(8),
      O => \^d\(8)
    );
\b_inferred_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(7),
      O => \^d\(7)
    );
\b_inferred_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(6),
      O => \^d\(6)
    );
\b_inferred_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(5),
      O => \^d\(5)
    );
\b_inferred_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(4),
      O => \^d\(4)
    );
\b_inferred_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(3),
      O => \^d\(3)
    );
\b_inferred_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(30),
      O => \^d\(30)
    );
\b_inferred_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(2),
      O => \^d\(2)
    );
\b_inferred_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(1),
      O => \^d\(1)
    );
\b_inferred_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(0),
      O => \^d\(0)
    );
\b_inferred_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(29),
      O => \^d\(29)
    );
\b_inferred_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(28),
      O => \^d\(28)
    );
\b_inferred_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(27),
      O => \^d\(27)
    );
\b_inferred_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(26),
      O => \^d\(26)
    );
\b_inferred_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(25),
      O => \^d\(25)
    );
\b_inferred_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(24),
      O => \^d\(24)
    );
\b_inferred_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_1_reg_803_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_4_2_reg_792_reg[31]\(23),
      O => \^d\(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^d\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^d\(31),
      B(16) => \^d\(31),
      B(15) => \^d\(31),
      B(14 downto 0) => \^d\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^d\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_9_4_2_i_reg_2835_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_21_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_37 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_37 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_21_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_21_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_38 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_20_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_38 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_38 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_20_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_20_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_39 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_39 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_39 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_2_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_2_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_40 is
  port (
    tmp20_fu_2053_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_3_3_1_reg_815_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \windowRightCol_3_reg_2750_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_40 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_40 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal buff3_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp20_reg_2850[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp20_reg_2850_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal window_3_3_1_phi_fu_818_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of window_3_3_1_phi_fu_818_p4 : signal is "true";
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp20_reg_2850_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(22),
      O => window_3_3_1_phi_fu_818_p4(22)
    );
\b_inferred_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(21),
      O => window_3_3_1_phi_fu_818_p4(21)
    );
\b_inferred_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(20),
      O => window_3_3_1_phi_fu_818_p4(20)
    );
\b_inferred_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(19),
      O => window_3_3_1_phi_fu_818_p4(19)
    );
\b_inferred_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(18),
      O => window_3_3_1_phi_fu_818_p4(18)
    );
\b_inferred_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(17),
      O => window_3_3_1_phi_fu_818_p4(17)
    );
\b_inferred_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(16),
      O => window_3_3_1_phi_fu_818_p4(16)
    );
\b_inferred_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(15),
      O => window_3_3_1_phi_fu_818_p4(15)
    );
\b_inferred_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(14),
      O => window_3_3_1_phi_fu_818_p4(14)
    );
\b_inferred_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(13),
      O => window_3_3_1_phi_fu_818_p4(13)
    );
\b_inferred_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(31),
      O => window_3_3_1_phi_fu_818_p4(31)
    );
\b_inferred_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(12),
      O => window_3_3_1_phi_fu_818_p4(12)
    );
\b_inferred_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(11),
      O => window_3_3_1_phi_fu_818_p4(11)
    );
\b_inferred_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(10),
      O => window_3_3_1_phi_fu_818_p4(10)
    );
\b_inferred_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(9),
      O => window_3_3_1_phi_fu_818_p4(9)
    );
\b_inferred_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(8),
      O => window_3_3_1_phi_fu_818_p4(8)
    );
\b_inferred_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(7),
      O => window_3_3_1_phi_fu_818_p4(7)
    );
\b_inferred_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(6),
      O => window_3_3_1_phi_fu_818_p4(6)
    );
\b_inferred_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(5),
      O => window_3_3_1_phi_fu_818_p4(5)
    );
\b_inferred_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(4),
      O => window_3_3_1_phi_fu_818_p4(4)
    );
\b_inferred_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(3),
      O => window_3_3_1_phi_fu_818_p4(3)
    );
\b_inferred_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(30),
      O => window_3_3_1_phi_fu_818_p4(30)
    );
\b_inferred_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(2),
      O => window_3_3_1_phi_fu_818_p4(2)
    );
\b_inferred_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(1),
      O => window_3_3_1_phi_fu_818_p4(1)
    );
\b_inferred_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(0),
      O => window_3_3_1_phi_fu_818_p4(0)
    );
\b_inferred_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(29),
      O => window_3_3_1_phi_fu_818_p4(29)
    );
\b_inferred_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(28),
      O => window_3_3_1_phi_fu_818_p4(28)
    );
\b_inferred_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(27),
      O => window_3_3_1_phi_fu_818_p4(27)
    );
\b_inferred_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(26),
      O => window_3_3_1_phi_fu_818_p4(26)
    );
\b_inferred_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(25),
      O => window_3_3_1_phi_fu_818_p4(25)
    );
\b_inferred_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(24),
      O => window_3_3_1_phi_fu_818_p4(24)
    );
\b_inferred_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_3_1_reg_815_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_3_reg_2750_reg[31]\(23),
      O => window_3_3_1_phi_fu_818_p4(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => window_3_3_1_phi_fu_818_p4(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => window_3_3_1_phi_fu_818_p4(31),
      B(16) => window_3_3_1_phi_fu_818_p4(31),
      B(15) => window_3_3_1_phi_fu_818_p4(31),
      B(14 downto 0) => window_3_3_1_phi_fu_818_p4(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => window_3_3_1_phi_fu_818_p4(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg_0(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg_0(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg_0(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg_0(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg_0(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg_0(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg_0(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg_0(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg_0(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg_0(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg_0(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg_0(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg_0(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg_0(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg_0(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg_0(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg_0(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg_0(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg_0(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg_0(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg_0(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg_0(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg_0(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg_0(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg_0(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg_0(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg_0(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg_0(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg_0(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg_0(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg_0(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg_0(9),
      R => '0'
    );
\tmp20_reg_2850[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(11),
      I1 => buff3_reg(11),
      O => \tmp20_reg_2850[11]_i_2_n_0\
    );
\tmp20_reg_2850[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(10),
      I1 => buff3_reg(10),
      O => \tmp20_reg_2850[11]_i_3_n_0\
    );
\tmp20_reg_2850[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(9),
      I1 => buff3_reg(9),
      O => \tmp20_reg_2850[11]_i_4_n_0\
    );
\tmp20_reg_2850[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(8),
      I1 => buff3_reg(8),
      O => \tmp20_reg_2850[11]_i_5_n_0\
    );
\tmp20_reg_2850[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(15),
      I1 => buff3_reg(15),
      O => \tmp20_reg_2850[15]_i_2_n_0\
    );
\tmp20_reg_2850[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(14),
      I1 => buff3_reg(14),
      O => \tmp20_reg_2850[15]_i_3_n_0\
    );
\tmp20_reg_2850[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(13),
      I1 => buff3_reg(13),
      O => \tmp20_reg_2850[15]_i_4_n_0\
    );
\tmp20_reg_2850[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(12),
      I1 => buff3_reg(12),
      O => \tmp20_reg_2850[15]_i_5_n_0\
    );
\tmp20_reg_2850[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(19),
      I1 => buff3_reg(19),
      O => \tmp20_reg_2850[19]_i_2_n_0\
    );
\tmp20_reg_2850[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(18),
      I1 => buff3_reg(18),
      O => \tmp20_reg_2850[19]_i_3_n_0\
    );
\tmp20_reg_2850[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(17),
      I1 => buff3_reg(17),
      O => \tmp20_reg_2850[19]_i_4_n_0\
    );
\tmp20_reg_2850[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(16),
      I1 => buff3_reg(16),
      O => \tmp20_reg_2850[19]_i_5_n_0\
    );
\tmp20_reg_2850[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(23),
      I1 => buff3_reg(23),
      O => \tmp20_reg_2850[23]_i_2_n_0\
    );
\tmp20_reg_2850[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(22),
      I1 => buff3_reg(22),
      O => \tmp20_reg_2850[23]_i_3_n_0\
    );
\tmp20_reg_2850[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(21),
      I1 => buff3_reg(21),
      O => \tmp20_reg_2850[23]_i_4_n_0\
    );
\tmp20_reg_2850[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(20),
      I1 => buff3_reg(20),
      O => \tmp20_reg_2850[23]_i_5_n_0\
    );
\tmp20_reg_2850[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(27),
      I1 => buff3_reg(27),
      O => \tmp20_reg_2850[27]_i_2_n_0\
    );
\tmp20_reg_2850[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(26),
      I1 => buff3_reg(26),
      O => \tmp20_reg_2850[27]_i_3_n_0\
    );
\tmp20_reg_2850[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(25),
      I1 => buff3_reg(25),
      O => \tmp20_reg_2850[27]_i_4_n_0\
    );
\tmp20_reg_2850[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(24),
      I1 => buff3_reg(24),
      O => \tmp20_reg_2850[27]_i_5_n_0\
    );
\tmp20_reg_2850[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(31),
      I1 => buff3_reg(31),
      O => \tmp20_reg_2850[31]_i_2_n_0\
    );
\tmp20_reg_2850[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(30),
      I1 => buff3_reg(30),
      O => \tmp20_reg_2850[31]_i_3_n_0\
    );
\tmp20_reg_2850[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(29),
      I1 => buff3_reg(29),
      O => \tmp20_reg_2850[31]_i_4_n_0\
    );
\tmp20_reg_2850[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(28),
      I1 => buff3_reg(28),
      O => \tmp20_reg_2850[31]_i_5_n_0\
    );
\tmp20_reg_2850[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(3),
      I1 => buff3_reg(3),
      O => \tmp20_reg_2850[3]_i_2_n_0\
    );
\tmp20_reg_2850[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(2),
      I1 => buff3_reg(2),
      O => \tmp20_reg_2850[3]_i_3_n_0\
    );
\tmp20_reg_2850[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(1),
      I1 => buff3_reg(1),
      O => \tmp20_reg_2850[3]_i_4_n_0\
    );
\tmp20_reg_2850[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(0),
      I1 => buff3_reg(0),
      O => \tmp20_reg_2850[3]_i_5_n_0\
    );
\tmp20_reg_2850[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(7),
      I1 => buff3_reg(7),
      O => \tmp20_reg_2850[7]_i_2_n_0\
    );
\tmp20_reg_2850[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(6),
      I1 => buff3_reg(6),
      O => \tmp20_reg_2850[7]_i_3_n_0\
    );
\tmp20_reg_2850[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(5),
      I1 => buff3_reg(5),
      O => \tmp20_reg_2850[7]_i_4_n_0\
    );
\tmp20_reg_2850[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(4),
      I1 => buff3_reg(4),
      O => \tmp20_reg_2850[7]_i_5_n_0\
    );
\tmp20_reg_2850_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[7]_i_1_n_0\,
      CO(3) => \tmp20_reg_2850_reg[11]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[11]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[11]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(11 downto 8),
      O(3 downto 0) => tmp20_fu_2053_p2(11 downto 8),
      S(3) => \tmp20_reg_2850[11]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[11]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[11]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[11]_i_5_n_0\
    );
\tmp20_reg_2850_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[11]_i_1_n_0\,
      CO(3) => \tmp20_reg_2850_reg[15]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[15]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[15]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(15 downto 12),
      O(3 downto 0) => tmp20_fu_2053_p2(15 downto 12),
      S(3) => \tmp20_reg_2850[15]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[15]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[15]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[15]_i_5_n_0\
    );
\tmp20_reg_2850_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[15]_i_1_n_0\,
      CO(3) => \tmp20_reg_2850_reg[19]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[19]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[19]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(19 downto 16),
      O(3 downto 0) => tmp20_fu_2053_p2(19 downto 16),
      S(3) => \tmp20_reg_2850[19]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[19]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[19]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[19]_i_5_n_0\
    );
\tmp20_reg_2850_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[19]_i_1_n_0\,
      CO(3) => \tmp20_reg_2850_reg[23]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[23]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[23]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(23 downto 20),
      O(3 downto 0) => tmp20_fu_2053_p2(23 downto 20),
      S(3) => \tmp20_reg_2850[23]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[23]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[23]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[23]_i_5_n_0\
    );
\tmp20_reg_2850_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[23]_i_1_n_0\,
      CO(3) => \tmp20_reg_2850_reg[27]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[27]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[27]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(27 downto 24),
      O(3 downto 0) => tmp20_fu_2053_p2(27 downto 24),
      S(3) => \tmp20_reg_2850[27]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[27]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[27]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[27]_i_5_n_0\
    );
\tmp20_reg_2850_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp20_reg_2850_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp20_reg_2850_reg[31]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[31]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => buff3_reg_0(30 downto 28),
      O(3 downto 0) => tmp20_fu_2053_p2(31 downto 28),
      S(3) => \tmp20_reg_2850[31]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[31]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[31]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[31]_i_5_n_0\
    );
\tmp20_reg_2850_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp20_reg_2850_reg[3]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[3]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[3]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(3 downto 0),
      O(3 downto 0) => tmp20_fu_2053_p2(3 downto 0),
      S(3) => \tmp20_reg_2850[3]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[3]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[3]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[3]_i_5_n_0\
    );
\tmp20_reg_2850_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_2850_reg[3]_i_1_n_0\,
      CO(3) => \tmp20_reg_2850_reg[7]_i_1_n_0\,
      CO(2) => \tmp20_reg_2850_reg[7]_i_1_n_1\,
      CO(1) => \tmp20_reg_2850_reg[7]_i_1_n_2\,
      CO(0) => \tmp20_reg_2850_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(7 downto 4),
      O(3 downto 0) => tmp20_fu_2053_p2(7 downto 4),
      S(3) => \tmp20_reg_2850[7]_i_2_n_0\,
      S(2) => \tmp20_reg_2850[7]_i_3_n_0\,
      S(1) => \tmp20_reg_2850[7]_i_4_n_0\,
      S(0) => \tmp20_reg_2850[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_3_2_reg_826_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_3_3_1_reg_815_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_41 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_41 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal window_3_2_phi_fu_829_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of window_3_2_phi_fu_829_p4 : signal is "true";
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(22),
      O => window_3_2_phi_fu_829_p4(22)
    );
\b_inferred_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(21),
      O => window_3_2_phi_fu_829_p4(21)
    );
\b_inferred_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(20),
      O => window_3_2_phi_fu_829_p4(20)
    );
\b_inferred_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(19),
      O => window_3_2_phi_fu_829_p4(19)
    );
\b_inferred_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(18),
      O => window_3_2_phi_fu_829_p4(18)
    );
\b_inferred_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(17),
      O => window_3_2_phi_fu_829_p4(17)
    );
\b_inferred_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(16),
      O => window_3_2_phi_fu_829_p4(16)
    );
\b_inferred_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(15),
      O => window_3_2_phi_fu_829_p4(15)
    );
\b_inferred_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(14),
      O => window_3_2_phi_fu_829_p4(14)
    );
\b_inferred_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(13),
      O => window_3_2_phi_fu_829_p4(13)
    );
\b_inferred_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(31),
      O => window_3_2_phi_fu_829_p4(31)
    );
\b_inferred_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(12),
      O => window_3_2_phi_fu_829_p4(12)
    );
\b_inferred_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(11),
      O => window_3_2_phi_fu_829_p4(11)
    );
\b_inferred_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(10),
      O => window_3_2_phi_fu_829_p4(10)
    );
\b_inferred_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(9),
      O => window_3_2_phi_fu_829_p4(9)
    );
\b_inferred_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(8),
      O => window_3_2_phi_fu_829_p4(8)
    );
\b_inferred_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(7),
      O => window_3_2_phi_fu_829_p4(7)
    );
\b_inferred_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(6),
      O => window_3_2_phi_fu_829_p4(6)
    );
\b_inferred_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(5),
      O => window_3_2_phi_fu_829_p4(5)
    );
\b_inferred_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(4),
      O => window_3_2_phi_fu_829_p4(4)
    );
\b_inferred_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(3),
      O => window_3_2_phi_fu_829_p4(3)
    );
\b_inferred_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(30),
      O => window_3_2_phi_fu_829_p4(30)
    );
\b_inferred_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(2),
      O => window_3_2_phi_fu_829_p4(2)
    );
\b_inferred_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(1),
      O => window_3_2_phi_fu_829_p4(1)
    );
\b_inferred_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(0),
      O => window_3_2_phi_fu_829_p4(0)
    );
\b_inferred_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(29),
      O => window_3_2_phi_fu_829_p4(29)
    );
\b_inferred_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(28),
      O => window_3_2_phi_fu_829_p4(28)
    );
\b_inferred_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(27),
      O => window_3_2_phi_fu_829_p4(27)
    );
\b_inferred_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(26),
      O => window_3_2_phi_fu_829_p4(26)
    );
\b_inferred_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(25),
      O => window_3_2_phi_fu_829_p4(25)
    );
\b_inferred_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(24),
      O => window_3_2_phi_fu_829_p4(24)
    );
\b_inferred_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_2_reg_826_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_3_1_reg_815_reg[31]\(23),
      O => window_3_2_phi_fu_829_p4(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => window_3_2_phi_fu_829_p4(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => window_3_2_phi_fu_829_p4(31),
      B(16) => window_3_2_phi_fu_829_p4(31),
      B(15) => window_3_2_phi_fu_829_p4(31),
      B(14 downto 0) => window_3_2_phi_fu_829_p4(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => window_3_2_phi_fu_829_p4(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_3_2_i_reg_2820_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_3_1_reg_838_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_3_2_reg_826_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_42 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_42 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of D : signal is "true";
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(22),
      O => \^d\(22)
    );
\b_inferred_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(21),
      O => \^d\(21)
    );
\b_inferred_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(20),
      O => \^d\(20)
    );
\b_inferred_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(19),
      O => \^d\(19)
    );
\b_inferred_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(18),
      O => \^d\(18)
    );
\b_inferred_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(17),
      O => \^d\(17)
    );
\b_inferred_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(16),
      O => \^d\(16)
    );
\b_inferred_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(15),
      O => \^d\(15)
    );
\b_inferred_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(14),
      O => \^d\(14)
    );
\b_inferred_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(13),
      O => \^d\(13)
    );
\b_inferred_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(31),
      O => \^d\(31)
    );
\b_inferred_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(12),
      O => \^d\(12)
    );
\b_inferred_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(11),
      O => \^d\(11)
    );
\b_inferred_i_22__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(10),
      O => \^d\(10)
    );
\b_inferred_i_23__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(9),
      O => \^d\(9)
    );
\b_inferred_i_24__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(8),
      O => \^d\(8)
    );
\b_inferred_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(7),
      O => \^d\(7)
    );
\b_inferred_i_26__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(6),
      O => \^d\(6)
    );
\b_inferred_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(5),
      O => \^d\(5)
    );
\b_inferred_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(4),
      O => \^d\(4)
    );
\b_inferred_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(3),
      O => \^d\(3)
    );
\b_inferred_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(30),
      O => \^d\(30)
    );
\b_inferred_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(2),
      O => \^d\(2)
    );
\b_inferred_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(1),
      O => \^d\(1)
    );
\b_inferred_i_32__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(0),
      O => \^d\(0)
    );
\b_inferred_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(29),
      O => \^d\(29)
    );
\b_inferred_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(28),
      O => \^d\(28)
    );
\b_inferred_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(27),
      O => \^d\(27)
    );
\b_inferred_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(26),
      O => \^d\(26)
    );
\b_inferred_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(25),
      O => \^d\(25)
    );
\b_inferred_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(24),
      O => \^d\(24)
    );
\b_inferred_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_3_1_reg_838_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_3_2_reg_826_reg[31]\(23),
      O => \^d\(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^d\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^d\(31),
      B(16) => \^d\(31),
      B(15) => \^d\(31),
      B(14 downto 0) => \^d\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^d\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_9_3_2_i_reg_2820_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_16_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_43 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_43 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_16_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_16_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_15_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_44 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_44 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_15_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_15_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_2_3_reg_850_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \windowRightCol_2_reg_2745_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_45 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_45 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal window_2_3_phi_fu_853_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of window_2_3_phi_fu_853_p4 : signal is "true";
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(22),
      O => window_2_3_phi_fu_853_p4(22)
    );
\b_inferred_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(21),
      O => window_2_3_phi_fu_853_p4(21)
    );
\b_inferred_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(20),
      O => window_2_3_phi_fu_853_p4(20)
    );
\b_inferred_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(19),
      O => window_2_3_phi_fu_853_p4(19)
    );
\b_inferred_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(18),
      O => window_2_3_phi_fu_853_p4(18)
    );
\b_inferred_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(17),
      O => window_2_3_phi_fu_853_p4(17)
    );
\b_inferred_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(16),
      O => window_2_3_phi_fu_853_p4(16)
    );
\b_inferred_i_17__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(15),
      O => window_2_3_phi_fu_853_p4(15)
    );
\b_inferred_i_18__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(14),
      O => window_2_3_phi_fu_853_p4(14)
    );
\b_inferred_i_19__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(13),
      O => window_2_3_phi_fu_853_p4(13)
    );
\b_inferred_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(31),
      O => window_2_3_phi_fu_853_p4(31)
    );
\b_inferred_i_20__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(12),
      O => window_2_3_phi_fu_853_p4(12)
    );
\b_inferred_i_21__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(11),
      O => window_2_3_phi_fu_853_p4(11)
    );
\b_inferred_i_22__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(10),
      O => window_2_3_phi_fu_853_p4(10)
    );
\b_inferred_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(9),
      O => window_2_3_phi_fu_853_p4(9)
    );
\b_inferred_i_24__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(8),
      O => window_2_3_phi_fu_853_p4(8)
    );
\b_inferred_i_25__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(7),
      O => window_2_3_phi_fu_853_p4(7)
    );
\b_inferred_i_26__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(6),
      O => window_2_3_phi_fu_853_p4(6)
    );
\b_inferred_i_27__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(5),
      O => window_2_3_phi_fu_853_p4(5)
    );
\b_inferred_i_28__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(4),
      O => window_2_3_phi_fu_853_p4(4)
    );
\b_inferred_i_29__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(3),
      O => window_2_3_phi_fu_853_p4(3)
    );
\b_inferred_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(30),
      O => window_2_3_phi_fu_853_p4(30)
    );
\b_inferred_i_30__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(2),
      O => window_2_3_phi_fu_853_p4(2)
    );
\b_inferred_i_31__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(1),
      O => window_2_3_phi_fu_853_p4(1)
    );
\b_inferred_i_32__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(0),
      O => window_2_3_phi_fu_853_p4(0)
    );
\b_inferred_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(29),
      O => window_2_3_phi_fu_853_p4(29)
    );
\b_inferred_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(28),
      O => window_2_3_phi_fu_853_p4(28)
    );
\b_inferred_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(27),
      O => window_2_3_phi_fu_853_p4(27)
    );
\b_inferred_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(26),
      O => window_2_3_phi_fu_853_p4(26)
    );
\b_inferred_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(25),
      O => window_2_3_phi_fu_853_p4(25)
    );
\b_inferred_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(24),
      O => window_2_3_phi_fu_853_p4(24)
    );
\b_inferred_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_3_reg_850_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \windowRightCol_2_reg_2745_reg[31]\(23),
      O => window_2_3_phi_fu_853_p4(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => window_2_3_phi_fu_853_p4(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => window_2_3_phi_fu_853_p4(31),
      B(16) => window_2_3_phi_fu_853_p4(31),
      B(15) => window_2_3_phi_fu_853_p4(31),
      B(14 downto 0) => window_2_3_phi_fu_853_p4(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => window_2_3_phi_fu_853_p4(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_2_2_reg_861_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_2_3_reg_850_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_46 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_46 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal window_2_2_phi_fu_864_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of window_2_2_phi_fu_864_p4 : signal is "true";
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(22),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(22),
      O => window_2_2_phi_fu_864_p4(22)
    );
\b_inferred_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(21),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(21),
      O => window_2_2_phi_fu_864_p4(21)
    );
\b_inferred_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(20),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(20),
      O => window_2_2_phi_fu_864_p4(20)
    );
\b_inferred_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(19),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(19),
      O => window_2_2_phi_fu_864_p4(19)
    );
\b_inferred_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(18),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(18),
      O => window_2_2_phi_fu_864_p4(18)
    );
\b_inferred_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(17),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(17),
      O => window_2_2_phi_fu_864_p4(17)
    );
\b_inferred_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(16),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(16),
      O => window_2_2_phi_fu_864_p4(16)
    );
\b_inferred_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(15),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(15),
      O => window_2_2_phi_fu_864_p4(15)
    );
\b_inferred_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(14),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(14),
      O => window_2_2_phi_fu_864_p4(14)
    );
\b_inferred_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(13),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(13),
      O => window_2_2_phi_fu_864_p4(13)
    );
\b_inferred_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(31),
      O => window_2_2_phi_fu_864_p4(31)
    );
\b_inferred_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(12),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(12),
      O => window_2_2_phi_fu_864_p4(12)
    );
\b_inferred_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(11),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(11),
      O => window_2_2_phi_fu_864_p4(11)
    );
\b_inferred_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(10),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(10),
      O => window_2_2_phi_fu_864_p4(10)
    );
\b_inferred_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(9),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(9),
      O => window_2_2_phi_fu_864_p4(9)
    );
\b_inferred_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(8),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(8),
      O => window_2_2_phi_fu_864_p4(8)
    );
\b_inferred_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(7),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(7),
      O => window_2_2_phi_fu_864_p4(7)
    );
\b_inferred_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(6),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(6),
      O => window_2_2_phi_fu_864_p4(6)
    );
\b_inferred_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(5),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(5),
      O => window_2_2_phi_fu_864_p4(5)
    );
\b_inferred_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(4),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(4),
      O => window_2_2_phi_fu_864_p4(4)
    );
\b_inferred_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(3),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(3),
      O => window_2_2_phi_fu_864_p4(3)
    );
\b_inferred_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(30),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(30),
      O => window_2_2_phi_fu_864_p4(30)
    );
\b_inferred_i_30__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(2),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(2),
      O => window_2_2_phi_fu_864_p4(2)
    );
\b_inferred_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(1),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(1),
      O => window_2_2_phi_fu_864_p4(1)
    );
\b_inferred_i_32__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(0),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(0),
      O => window_2_2_phi_fu_864_p4(0)
    );
\b_inferred_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(29),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(29),
      O => window_2_2_phi_fu_864_p4(29)
    );
\b_inferred_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(28),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(28),
      O => window_2_2_phi_fu_864_p4(28)
    );
\b_inferred_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(27),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(27),
      O => window_2_2_phi_fu_864_p4(27)
    );
\b_inferred_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(26),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(26),
      O => window_2_2_phi_fu_864_p4(26)
    );
\b_inferred_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(25),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(25),
      O => window_2_2_phi_fu_864_p4(25)
    );
\b_inferred_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(24),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(24),
      O => window_2_2_phi_fu_864_p4(24)
    );
\b_inferred_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_2_reg_861_reg[31]\(23),
      I1 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I2 => \window_2_3_reg_850_reg[31]\(23),
      O => window_2_2_phi_fu_864_p4(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => window_2_2_phi_fu_864_p4(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => window_2_2_phi_fu_864_p4(31),
      B(16) => window_2_2_phi_fu_864_p4(31),
      B(15) => window_2_2_phi_fu_864_p4(31),
      B(14 downto 0) => window_2_2_phi_fu_864_p4(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => window_2_2_phi_fu_864_p4(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_2_2_i_reg_2795_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg__0_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_2_1_reg_873_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \window_2_2_reg_861_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_47 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_47 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of D : signal is "true";
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \^buff1_reg__0_0\ : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \buff1_reg__0_0\ <= \^buff1_reg__0_0\;
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(22),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(22),
      O => \^d\(22)
    );
\b_inferred_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(21),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(21),
      O => \^d\(21)
    );
\b_inferred_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(20),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(20),
      O => \^d\(20)
    );
\b_inferred_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(19),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(19),
      O => \^d\(19)
    );
\b_inferred_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(18),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(18),
      O => \^d\(18)
    );
\b_inferred_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(17),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(17),
      O => \^d\(17)
    );
\b_inferred_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(16),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(16),
      O => \^d\(16)
    );
\b_inferred_i_17__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(15),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(15),
      O => \^d\(15)
    );
\b_inferred_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(14),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(14),
      O => \^d\(14)
    );
\b_inferred_i_19__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(13),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(13),
      O => \^d\(13)
    );
\b_inferred_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(31),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(31),
      O => \^d\(31)
    );
\b_inferred_i_20__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(12),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(12),
      O => \^d\(12)
    );
\b_inferred_i_21__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(11),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(11),
      O => \^d\(11)
    );
\b_inferred_i_22__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(10),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(10),
      O => \^d\(10)
    );
\b_inferred_i_23__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(9),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(9),
      O => \^d\(9)
    );
\b_inferred_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(8),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(8),
      O => \^d\(8)
    );
\b_inferred_i_25__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(7),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(7),
      O => \^d\(7)
    );
\b_inferred_i_26__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(6),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(6),
      O => \^d\(6)
    );
\b_inferred_i_27__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(5),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(5),
      O => \^d\(5)
    );
\b_inferred_i_28__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(4),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(4),
      O => \^d\(4)
    );
\b_inferred_i_29__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(3),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(3),
      O => \^d\(3)
    );
\b_inferred_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(30),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(30),
      O => \^d\(30)
    );
\b_inferred_i_30__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(2),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(2),
      O => \^d\(2)
    );
\b_inferred_i_31__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(1),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(1),
      O => \^d\(1)
    );
\b_inferred_i_32__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(0),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(0),
      O => \^d\(0)
    );
\b_inferred_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(29),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(29),
      O => \^d\(29)
    );
\b_inferred_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(28),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(28),
      O => \^d\(28)
    );
\b_inferred_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(27),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(27),
      O => \^d\(27)
    );
\b_inferred_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(26),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(26),
      O => \^d\(26)
    );
\b_inferred_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(25),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(25),
      O => \^d\(25)
    );
\b_inferred_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(24),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(24),
      O => \^d\(24)
    );
\b_inferred_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_reg_873_reg[31]\(23),
      I1 => \^buff1_reg__0_0\,
      I2 => \window_2_2_reg_861_reg[31]\(23),
      O => \^d\(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^d\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^d\(31),
      B(16) => \^d\(31),
      B(15) => \^d\(31),
      B(14 downto 0) => \^d\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^d\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_9_2_2_i_reg_2795_reg[31]\(9)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      I1 => ap_enable_reg_pp3_iter2,
      O => \^buff1_reg__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_48 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_48 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_11_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_11_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_49 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_49 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_10_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_10_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_50 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_50 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_1_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_1_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_51 is
  port (
    tmp5_fu_2041_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_51 : entity is "cnn_2d_conv_d8x8_fYi_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_51 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal buff3_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp5_reg_2840[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_2840_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp5_reg_2840_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \int_kernelData_0_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_0_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_82_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_82_in,
      CEA2 => p_82_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_82_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_82_in,
      CEP => p_82_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg_0(17),
      R => '0'
    );
\buff3_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg_0(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg_0(27),
      R => '0'
    );
\buff3_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg_0(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg_0(28),
      R => '0'
    );
\buff3_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg_0(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg_0(29),
      R => '0'
    );
\buff3_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg_0(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg_0(30),
      R => '0'
    );
\buff3_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg_0(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg_0(31),
      R => '0'
    );
\buff3_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg_0(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg_0(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg_0(16),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg_0(18),
      R => '0'
    );
\buff3_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg_0(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg_0(19),
      R => '0'
    );
\buff3_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg_0(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg_0(20),
      R => '0'
    );
\buff3_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg_0(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg_0(21),
      R => '0'
    );
\buff3_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg_0(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg_0(22),
      R => '0'
    );
\buff3_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg_0(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg_0(23),
      R => '0'
    );
\buff3_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg_0(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg_0(24),
      R => '0'
    );
\buff3_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg_0(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg_0(25),
      R => '0'
    );
\buff3_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg_0(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg_0(26),
      R => '0'
    );
\buff3_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg_0(9),
      R => '0'
    );
\tmp5_reg_2840[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(11),
      I1 => buff3_reg(11),
      O => \tmp5_reg_2840[11]_i_2_n_0\
    );
\tmp5_reg_2840[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(10),
      I1 => buff3_reg(10),
      O => \tmp5_reg_2840[11]_i_3_n_0\
    );
\tmp5_reg_2840[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(9),
      I1 => buff3_reg(9),
      O => \tmp5_reg_2840[11]_i_4_n_0\
    );
\tmp5_reg_2840[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(8),
      I1 => buff3_reg(8),
      O => \tmp5_reg_2840[11]_i_5_n_0\
    );
\tmp5_reg_2840[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(15),
      I1 => buff3_reg(15),
      O => \tmp5_reg_2840[15]_i_2_n_0\
    );
\tmp5_reg_2840[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(14),
      I1 => buff3_reg(14),
      O => \tmp5_reg_2840[15]_i_3_n_0\
    );
\tmp5_reg_2840[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(13),
      I1 => buff3_reg(13),
      O => \tmp5_reg_2840[15]_i_4_n_0\
    );
\tmp5_reg_2840[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(12),
      I1 => buff3_reg(12),
      O => \tmp5_reg_2840[15]_i_5_n_0\
    );
\tmp5_reg_2840[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(19),
      I1 => buff3_reg(19),
      O => \tmp5_reg_2840[19]_i_2_n_0\
    );
\tmp5_reg_2840[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(18),
      I1 => buff3_reg(18),
      O => \tmp5_reg_2840[19]_i_3_n_0\
    );
\tmp5_reg_2840[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(17),
      I1 => buff3_reg(17),
      O => \tmp5_reg_2840[19]_i_4_n_0\
    );
\tmp5_reg_2840[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(16),
      I1 => buff3_reg(16),
      O => \tmp5_reg_2840[19]_i_5_n_0\
    );
\tmp5_reg_2840[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(23),
      I1 => buff3_reg(23),
      O => \tmp5_reg_2840[23]_i_2_n_0\
    );
\tmp5_reg_2840[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(22),
      I1 => buff3_reg(22),
      O => \tmp5_reg_2840[23]_i_3_n_0\
    );
\tmp5_reg_2840[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(21),
      I1 => buff3_reg(21),
      O => \tmp5_reg_2840[23]_i_4_n_0\
    );
\tmp5_reg_2840[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(20),
      I1 => buff3_reg(20),
      O => \tmp5_reg_2840[23]_i_5_n_0\
    );
\tmp5_reg_2840[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(27),
      I1 => buff3_reg(27),
      O => \tmp5_reg_2840[27]_i_2_n_0\
    );
\tmp5_reg_2840[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(26),
      I1 => buff3_reg(26),
      O => \tmp5_reg_2840[27]_i_3_n_0\
    );
\tmp5_reg_2840[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(25),
      I1 => buff3_reg(25),
      O => \tmp5_reg_2840[27]_i_4_n_0\
    );
\tmp5_reg_2840[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(24),
      I1 => buff3_reg(24),
      O => \tmp5_reg_2840[27]_i_5_n_0\
    );
\tmp5_reg_2840[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(31),
      I1 => buff3_reg(31),
      O => \tmp5_reg_2840[31]_i_2_n_0\
    );
\tmp5_reg_2840[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(30),
      I1 => buff3_reg(30),
      O => \tmp5_reg_2840[31]_i_3_n_0\
    );
\tmp5_reg_2840[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(29),
      I1 => buff3_reg(29),
      O => \tmp5_reg_2840[31]_i_4_n_0\
    );
\tmp5_reg_2840[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(28),
      I1 => buff3_reg(28),
      O => \tmp5_reg_2840[31]_i_5_n_0\
    );
\tmp5_reg_2840[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(3),
      I1 => buff3_reg(3),
      O => \tmp5_reg_2840[3]_i_2_n_0\
    );
\tmp5_reg_2840[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(2),
      I1 => buff3_reg(2),
      O => \tmp5_reg_2840[3]_i_3_n_0\
    );
\tmp5_reg_2840[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(1),
      I1 => buff3_reg(1),
      O => \tmp5_reg_2840[3]_i_4_n_0\
    );
\tmp5_reg_2840[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(0),
      I1 => buff3_reg(0),
      O => \tmp5_reg_2840[3]_i_5_n_0\
    );
\tmp5_reg_2840[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(7),
      I1 => buff3_reg(7),
      O => \tmp5_reg_2840[7]_i_2_n_0\
    );
\tmp5_reg_2840[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(6),
      I1 => buff3_reg(6),
      O => \tmp5_reg_2840[7]_i_3_n_0\
    );
\tmp5_reg_2840[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(5),
      I1 => buff3_reg(5),
      O => \tmp5_reg_2840[7]_i_4_n_0\
    );
\tmp5_reg_2840[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(4),
      I1 => buff3_reg(4),
      O => \tmp5_reg_2840[7]_i_5_n_0\
    );
\tmp5_reg_2840_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[7]_i_1_n_0\,
      CO(3) => \tmp5_reg_2840_reg[11]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[11]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[11]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(11 downto 8),
      O(3 downto 0) => tmp5_fu_2041_p2(11 downto 8),
      S(3) => \tmp5_reg_2840[11]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[11]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[11]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[11]_i_5_n_0\
    );
\tmp5_reg_2840_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[11]_i_1_n_0\,
      CO(3) => \tmp5_reg_2840_reg[15]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[15]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[15]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(15 downto 12),
      O(3 downto 0) => tmp5_fu_2041_p2(15 downto 12),
      S(3) => \tmp5_reg_2840[15]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[15]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[15]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[15]_i_5_n_0\
    );
\tmp5_reg_2840_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[15]_i_1_n_0\,
      CO(3) => \tmp5_reg_2840_reg[19]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[19]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[19]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(19 downto 16),
      O(3 downto 0) => tmp5_fu_2041_p2(19 downto 16),
      S(3) => \tmp5_reg_2840[19]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[19]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[19]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[19]_i_5_n_0\
    );
\tmp5_reg_2840_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[19]_i_1_n_0\,
      CO(3) => \tmp5_reg_2840_reg[23]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[23]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[23]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(23 downto 20),
      O(3 downto 0) => tmp5_fu_2041_p2(23 downto 20),
      S(3) => \tmp5_reg_2840[23]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[23]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[23]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[23]_i_5_n_0\
    );
\tmp5_reg_2840_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[23]_i_1_n_0\,
      CO(3) => \tmp5_reg_2840_reg[27]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[27]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[27]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(27 downto 24),
      O(3 downto 0) => tmp5_fu_2041_p2(27 downto 24),
      S(3) => \tmp5_reg_2840[27]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[27]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[27]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[27]_i_5_n_0\
    );
\tmp5_reg_2840_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp5_reg_2840_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp5_reg_2840_reg[31]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[31]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => buff3_reg_0(30 downto 28),
      O(3 downto 0) => tmp5_fu_2041_p2(31 downto 28),
      S(3) => \tmp5_reg_2840[31]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[31]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[31]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[31]_i_5_n_0\
    );
\tmp5_reg_2840_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_2840_reg[3]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[3]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[3]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(3 downto 0),
      O(3 downto 0) => tmp5_fu_2041_p2(3 downto 0),
      S(3) => \tmp5_reg_2840[3]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[3]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[3]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[3]_i_5_n_0\
    );
\tmp5_reg_2840_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_2840_reg[3]_i_1_n_0\,
      CO(3) => \tmp5_reg_2840_reg[7]_i_1_n_0\,
      CO(2) => \tmp5_reg_2840_reg[7]_i_1_n_1\,
      CO(1) => \tmp5_reg_2840_reg[7]_i_1_n_2\,
      CO(0) => \tmp5_reg_2840_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(7 downto 4),
      O(3 downto 0) => tmp5_fu_2041_p2(7 downto 4),
      S(3) => \tmp5_reg_2840[7]_i_2_n_0\,
      S(2) => \tmp5_reg_2840[7]_i_3_n_0\,
      S(1) => \tmp5_reg_2840[7]_i_4_n_0\,
      S(0) => \tmp5_reg_2840[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5_CTRL_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_kernelData_24_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    kernelData_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_15 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_24 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \exitcond1_reg_2183_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_last_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_dest_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_id_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_keep_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_strb_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5_CTRL_s_axi is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_3_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_ctrl0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ctrl[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[9]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_kernelData_00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_0[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_kernelData_100 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_10[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_110 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_11[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_120 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_12[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_130 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_13[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_kernelData_13[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_kernelData_13[31]_i_4_n_0\ : STD_LOGIC;
  signal int_kernelData_140 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_14[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_150 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_15[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_kernelData_15[31]_i_3_n_0\ : STD_LOGIC;
  signal int_kernelData_160 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_16[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_170 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_17[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_kernelData_17[31]_i_3_n_0\ : STD_LOGIC;
  signal int_kernelData_180 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_18[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_190 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_19[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_kernelData_19[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_kernelData_1[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_kernelData_200 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_20[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_210 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_21[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_kernelData_21[31]_i_3_n_0\ : STD_LOGIC;
  signal int_kernelData_220 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_22[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_230 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_23[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_kernelData_23[31]_i_3_n_0\ : STD_LOGIC;
  signal int_kernelData_240 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_24[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kerneldata_24_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_kernelData_2[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_3[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_40 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_4[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_50 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_5[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_60 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_6[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_70 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_7[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_80 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_8[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_90 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_9[31]_i_1_n_0\ : STD_LOGIC;
  signal \^kerneldata_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_ctrl[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_ctrl[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_ctrl[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_ctrl[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_ctrl[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_ctrl[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_ctrl[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_ctrl[16]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_ctrl[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_ctrl[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_ctrl[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_ctrl[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_ctrl[20]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_ctrl[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_ctrl[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_ctrl[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_ctrl[24]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_ctrl[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_ctrl[26]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_ctrl[27]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_ctrl[28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ctrl[29]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ctrl[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_ctrl[30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_ctrl[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_ctrl[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_ctrl[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_ctrl[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_ctrl[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_ctrl[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_ctrl[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_ctrl[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_kernelData_0[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_kernelData_0[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_kernelData_0[11]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_kernelData_0[12]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_kernelData_0[13]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_kernelData_0[14]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_kernelData_0[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_kernelData_0[16]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_kernelData_0[17]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_kernelData_0[18]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_kernelData_0[19]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_kernelData_0[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_kernelData_0[20]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_kernelData_0[21]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_kernelData_0[22]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_kernelData_0[23]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_kernelData_0[24]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_kernelData_0[25]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_kernelData_0[26]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_kernelData_0[27]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_kernelData_0[28]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_kernelData_0[29]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_kernelData_0[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_kernelData_0[30]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_kernelData_0[31]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_kernelData_0[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_kernelData_0[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_kernelData_0[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_kernelData_0[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_kernelData_0[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_kernelData_0[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_kernelData_0[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_kernelData_10[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_kernelData_10[10]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_kernelData_10[11]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_kernelData_10[12]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_kernelData_10[13]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_kernelData_10[14]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_kernelData_10[15]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_kernelData_10[16]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_kernelData_10[17]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_kernelData_10[18]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_kernelData_10[19]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_kernelData_10[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_kernelData_10[20]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_kernelData_10[21]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_kernelData_10[22]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_kernelData_10[23]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_kernelData_10[24]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_kernelData_10[25]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_kernelData_10[26]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_kernelData_10[27]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_kernelData_10[28]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_kernelData_10[29]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_kernelData_10[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_kernelData_10[30]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_kernelData_10[31]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_kernelData_10[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_kernelData_10[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_kernelData_10[5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_kernelData_10[6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_kernelData_10[7]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_kernelData_10[8]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_kernelData_10[9]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_kernelData_11[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_kernelData_11[10]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_kernelData_11[11]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_kernelData_11[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_kernelData_11[13]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_kernelData_11[14]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_kernelData_11[15]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_kernelData_11[16]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_kernelData_11[17]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_kernelData_11[18]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_kernelData_11[19]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_kernelData_11[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_kernelData_11[20]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_kernelData_11[21]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_kernelData_11[22]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_kernelData_11[23]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_kernelData_11[24]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_kernelData_11[25]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_kernelData_11[26]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_kernelData_11[27]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_kernelData_11[28]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_kernelData_11[29]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_kernelData_11[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_kernelData_11[30]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_kernelData_11[31]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_kernelData_11[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_kernelData_11[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_kernelData_11[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_kernelData_11[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_kernelData_11[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_kernelData_11[8]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_kernelData_11[9]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_kernelData_12[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_kernelData_12[10]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_kernelData_12[11]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_kernelData_12[12]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_kernelData_12[13]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_kernelData_12[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_kernelData_12[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_kernelData_12[16]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_kernelData_12[17]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_kernelData_12[18]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_kernelData_12[19]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_kernelData_12[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_kernelData_12[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_kernelData_12[21]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_kernelData_12[22]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_kernelData_12[23]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_kernelData_12[24]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_kernelData_12[25]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_kernelData_12[26]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_kernelData_12[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_kernelData_12[28]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_kernelData_12[29]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_kernelData_12[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_kernelData_12[30]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_kernelData_12[31]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_kernelData_12[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_kernelData_12[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_kernelData_12[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_kernelData_12[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_kernelData_12[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_kernelData_12[8]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_kernelData_12[9]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_kernelData_13[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_kernelData_13[10]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_kernelData_13[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_kernelData_13[12]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_kernelData_13[13]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_kernelData_13[14]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_kernelData_13[15]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_kernelData_13[16]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_kernelData_13[17]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_kernelData_13[18]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_kernelData_13[19]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_kernelData_13[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_kernelData_13[20]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_kernelData_13[21]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_kernelData_13[22]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_kernelData_13[23]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_kernelData_13[24]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_kernelData_13[25]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_kernelData_13[26]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_kernelData_13[27]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_kernelData_13[28]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_kernelData_13[29]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_kernelData_13[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_kernelData_13[30]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_kernelData_13[31]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_kernelData_13[31]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_kernelData_13[3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_kernelData_13[4]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_kernelData_13[5]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_kernelData_13[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_kernelData_13[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_kernelData_13[8]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_kernelData_13[9]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_kernelData_14[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_kernelData_14[10]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_kernelData_14[11]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_kernelData_14[12]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_kernelData_14[13]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_kernelData_14[14]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_kernelData_14[15]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_kernelData_14[16]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_kernelData_14[17]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_kernelData_14[18]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_kernelData_14[19]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_kernelData_14[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_kernelData_14[20]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_kernelData_14[21]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_kernelData_14[22]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_kernelData_14[23]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_kernelData_14[24]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_kernelData_14[25]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_kernelData_14[26]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_kernelData_14[27]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_kernelData_14[28]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_kernelData_14[29]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_kernelData_14[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_kernelData_14[30]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_kernelData_14[31]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_kernelData_14[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_kernelData_14[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_kernelData_14[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_kernelData_14[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_kernelData_14[7]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_kernelData_14[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_kernelData_14[9]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_kernelData_15[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_kernelData_15[10]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_kernelData_15[11]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_kernelData_15[12]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_kernelData_15[13]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_kernelData_15[14]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_kernelData_15[15]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_kernelData_15[16]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_kernelData_15[17]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_kernelData_15[18]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_kernelData_15[19]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_kernelData_15[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_kernelData_15[20]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_kernelData_15[21]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_kernelData_15[22]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_kernelData_15[23]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_kernelData_15[24]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_kernelData_15[25]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_kernelData_15[26]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_kernelData_15[27]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_kernelData_15[28]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_kernelData_15[29]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_kernelData_15[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_kernelData_15[30]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_kernelData_15[31]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_kernelData_15[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_kernelData_15[4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_kernelData_15[5]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_kernelData_15[6]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_kernelData_15[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_kernelData_15[8]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_kernelData_15[9]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_kernelData_16[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_kernelData_16[10]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_kernelData_16[11]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_kernelData_16[12]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_kernelData_16[13]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_kernelData_16[14]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_kernelData_16[15]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_kernelData_16[16]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_kernelData_16[17]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_kernelData_16[18]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_kernelData_16[19]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_kernelData_16[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_kernelData_16[20]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_kernelData_16[21]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_kernelData_16[22]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_kernelData_16[23]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_kernelData_16[24]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_kernelData_16[25]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_kernelData_16[26]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_kernelData_16[27]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_kernelData_16[28]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_kernelData_16[29]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_kernelData_16[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_kernelData_16[30]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_kernelData_16[31]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_kernelData_16[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_kernelData_16[4]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_kernelData_16[5]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_kernelData_16[6]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_kernelData_16[7]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_kernelData_16[8]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_kernelData_16[9]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_kernelData_17[0]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_kernelData_17[10]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_kernelData_17[11]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_kernelData_17[12]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_kernelData_17[13]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_kernelData_17[14]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_kernelData_17[15]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_kernelData_17[16]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_kernelData_17[17]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_kernelData_17[18]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_kernelData_17[19]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_kernelData_17[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_kernelData_17[20]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_kernelData_17[21]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_kernelData_17[22]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_kernelData_17[23]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_kernelData_17[24]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_kernelData_17[25]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_kernelData_17[26]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_kernelData_17[27]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_kernelData_17[28]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_kernelData_17[29]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_kernelData_17[2]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_kernelData_17[30]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_kernelData_17[31]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_kernelData_17[3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_kernelData_17[4]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_kernelData_17[5]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_kernelData_17[6]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_kernelData_17[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_kernelData_17[8]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_kernelData_17[9]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_kernelData_18[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_kernelData_18[10]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_kernelData_18[11]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_kernelData_18[12]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_kernelData_18[13]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_kernelData_18[14]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_kernelData_18[15]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_kernelData_18[16]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_kernelData_18[17]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_kernelData_18[18]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_kernelData_18[19]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_kernelData_18[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_kernelData_18[20]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_kernelData_18[21]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_kernelData_18[22]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_kernelData_18[23]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_kernelData_18[24]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_kernelData_18[25]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_kernelData_18[26]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_kernelData_18[27]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_kernelData_18[28]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_kernelData_18[29]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_kernelData_18[2]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_kernelData_18[30]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_kernelData_18[31]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_kernelData_18[3]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_kernelData_18[4]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_kernelData_18[5]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_kernelData_18[6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_kernelData_18[7]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_kernelData_18[8]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_kernelData_18[9]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_kernelData_19[0]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_kernelData_19[10]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_kernelData_19[11]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_kernelData_19[12]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_kernelData_19[13]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_kernelData_19[14]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_kernelData_19[15]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_kernelData_19[16]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_kernelData_19[17]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_kernelData_19[18]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_kernelData_19[19]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_kernelData_19[1]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_kernelData_19[20]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_kernelData_19[21]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_kernelData_19[22]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_kernelData_19[23]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_kernelData_19[24]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_kernelData_19[25]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_kernelData_19[26]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_kernelData_19[27]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_kernelData_19[28]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_kernelData_19[29]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_kernelData_19[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_kernelData_19[30]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_kernelData_19[31]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_kernelData_19[3]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_kernelData_19[4]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_kernelData_19[5]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_kernelData_19[6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_kernelData_19[7]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_kernelData_19[8]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_kernelData_19[9]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_kernelData_1[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_kernelData_1[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_kernelData_1[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_kernelData_1[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_kernelData_1[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_kernelData_1[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_kernelData_1[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_kernelData_1[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_kernelData_1[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_kernelData_1[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_kernelData_1[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_kernelData_1[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_kernelData_1[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_kernelData_1[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_kernelData_1[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_kernelData_1[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_kernelData_1[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_kernelData_1[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_kernelData_1[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_kernelData_1[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_kernelData_1[28]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_kernelData_1[29]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_kernelData_1[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_kernelData_1[30]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_kernelData_1[31]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_kernelData_1[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_kernelData_1[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_kernelData_1[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_kernelData_1[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_kernelData_1[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_kernelData_1[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_kernelData_1[9]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_kernelData_20[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_kernelData_20[10]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_kernelData_20[11]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_kernelData_20[12]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_kernelData_20[13]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_kernelData_20[14]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_kernelData_20[15]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_kernelData_20[16]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_kernelData_20[17]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_kernelData_20[18]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_kernelData_20[19]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_kernelData_20[1]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_kernelData_20[20]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_kernelData_20[21]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_kernelData_20[22]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_kernelData_20[23]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_kernelData_20[24]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_kernelData_20[25]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_kernelData_20[26]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_kernelData_20[27]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_kernelData_20[28]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_kernelData_20[29]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_kernelData_20[2]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_kernelData_20[30]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_kernelData_20[31]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_kernelData_20[3]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_kernelData_20[4]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_kernelData_20[5]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_kernelData_20[6]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_kernelData_20[7]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_kernelData_20[8]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_kernelData_20[9]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_kernelData_21[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_kernelData_21[10]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_kernelData_21[11]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_kernelData_21[12]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_kernelData_21[13]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_kernelData_21[14]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_kernelData_21[15]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_kernelData_21[16]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_kernelData_21[17]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_kernelData_21[18]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_kernelData_21[19]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_kernelData_21[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_kernelData_21[20]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_kernelData_21[21]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_kernelData_21[22]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_kernelData_21[23]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_kernelData_21[24]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_kernelData_21[25]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_kernelData_21[26]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_kernelData_21[27]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_kernelData_21[28]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_kernelData_21[29]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_kernelData_21[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_kernelData_21[30]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_kernelData_21[31]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_kernelData_21[3]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_kernelData_21[4]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_kernelData_21[5]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_kernelData_21[6]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_kernelData_21[7]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_kernelData_21[8]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_kernelData_21[9]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_kernelData_22[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_kernelData_22[10]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_kernelData_22[11]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_kernelData_22[12]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_kernelData_22[13]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_kernelData_22[14]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_kernelData_22[15]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_kernelData_22[16]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_kernelData_22[17]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_kernelData_22[18]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_kernelData_22[19]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_kernelData_22[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_kernelData_22[20]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_kernelData_22[21]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_kernelData_22[22]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_kernelData_22[23]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_kernelData_22[24]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_kernelData_22[25]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_kernelData_22[26]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_kernelData_22[27]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_kernelData_22[28]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_kernelData_22[29]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_kernelData_22[2]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_kernelData_22[30]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_kernelData_22[31]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_kernelData_22[3]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_kernelData_22[4]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_kernelData_22[5]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_kernelData_22[6]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_kernelData_22[7]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_kernelData_22[8]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_kernelData_22[9]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_kernelData_23[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_kernelData_23[10]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_kernelData_23[11]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_kernelData_23[12]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_kernelData_23[13]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_kernelData_23[14]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_kernelData_23[15]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_kernelData_23[16]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_kernelData_23[17]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_kernelData_23[18]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_kernelData_23[19]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_kernelData_23[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_kernelData_23[20]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_kernelData_23[21]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_kernelData_23[22]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_kernelData_23[23]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_kernelData_23[24]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_kernelData_23[25]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_kernelData_23[26]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_kernelData_23[27]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_kernelData_23[28]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_kernelData_23[29]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_kernelData_23[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_kernelData_23[30]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_kernelData_23[31]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_kernelData_23[3]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_kernelData_23[4]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_kernelData_23[5]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_kernelData_23[6]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_kernelData_23[7]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_kernelData_23[8]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_kernelData_23[9]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_kernelData_24[0]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \int_kernelData_24[10]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \int_kernelData_24[11]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \int_kernelData_24[12]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_kernelData_24[13]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \int_kernelData_24[14]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \int_kernelData_24[15]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_kernelData_24[16]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \int_kernelData_24[17]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \int_kernelData_24[18]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \int_kernelData_24[19]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \int_kernelData_24[1]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \int_kernelData_24[20]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_kernelData_24[21]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_kernelData_24[22]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_kernelData_24[23]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_kernelData_24[24]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_kernelData_24[25]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_kernelData_24[26]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_kernelData_24[27]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_kernelData_24[28]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_kernelData_24[29]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_kernelData_24[2]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \int_kernelData_24[30]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_kernelData_24[31]_i_2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_kernelData_24[3]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \int_kernelData_24[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \int_kernelData_24[5]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \int_kernelData_24[6]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \int_kernelData_24[7]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \int_kernelData_24[8]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \int_kernelData_24[9]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \int_kernelData_2[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_kernelData_2[10]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_kernelData_2[11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_kernelData_2[12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_kernelData_2[13]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_kernelData_2[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_kernelData_2[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_kernelData_2[16]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_kernelData_2[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_kernelData_2[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_kernelData_2[19]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_kernelData_2[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_kernelData_2[20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_kernelData_2[21]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_kernelData_2[22]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_kernelData_2[23]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_kernelData_2[24]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_kernelData_2[25]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_kernelData_2[26]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_kernelData_2[27]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_kernelData_2[28]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_kernelData_2[29]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_kernelData_2[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_kernelData_2[30]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_kernelData_2[31]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_kernelData_2[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_kernelData_2[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_kernelData_2[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_kernelData_2[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_kernelData_2[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_kernelData_2[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_kernelData_2[9]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_kernelData_3[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_kernelData_3[10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_kernelData_3[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_kernelData_3[12]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_kernelData_3[13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_kernelData_3[14]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_kernelData_3[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_kernelData_3[16]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_kernelData_3[17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_kernelData_3[18]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_kernelData_3[19]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_kernelData_3[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_kernelData_3[20]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_kernelData_3[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_kernelData_3[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_kernelData_3[23]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_kernelData_3[24]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_kernelData_3[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_kernelData_3[26]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_kernelData_3[27]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_kernelData_3[28]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_kernelData_3[29]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_kernelData_3[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_kernelData_3[30]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_kernelData_3[31]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_kernelData_3[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_kernelData_3[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_kernelData_3[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_kernelData_3[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_kernelData_3[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_kernelData_3[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_kernelData_3[9]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_kernelData_4[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_kernelData_4[10]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_kernelData_4[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_kernelData_4[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_kernelData_4[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_kernelData_4[14]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_kernelData_4[15]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_kernelData_4[16]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_kernelData_4[17]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_kernelData_4[18]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_kernelData_4[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_kernelData_4[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_kernelData_4[20]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_kernelData_4[21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_kernelData_4[22]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_kernelData_4[23]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_kernelData_4[24]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_kernelData_4[25]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_kernelData_4[26]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_kernelData_4[27]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_kernelData_4[28]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_kernelData_4[29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_kernelData_4[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_kernelData_4[30]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_kernelData_4[31]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_kernelData_4[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_kernelData_4[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_kernelData_4[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_kernelData_4[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_kernelData_4[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_kernelData_4[8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_kernelData_4[9]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_kernelData_5[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_kernelData_5[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_kernelData_5[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_kernelData_5[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_kernelData_5[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_kernelData_5[14]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_kernelData_5[15]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_kernelData_5[16]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_kernelData_5[17]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_kernelData_5[18]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_kernelData_5[19]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_kernelData_5[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_kernelData_5[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_kernelData_5[21]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_kernelData_5[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_kernelData_5[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_kernelData_5[24]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_kernelData_5[25]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_kernelData_5[26]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_kernelData_5[27]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_kernelData_5[28]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_kernelData_5[29]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_kernelData_5[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_kernelData_5[30]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_kernelData_5[31]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_kernelData_5[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_kernelData_5[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_kernelData_5[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_kernelData_5[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_kernelData_5[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_kernelData_5[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_kernelData_5[9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_kernelData_6[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_kernelData_6[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_kernelData_6[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_kernelData_6[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_kernelData_6[13]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_kernelData_6[14]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_kernelData_6[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_kernelData_6[16]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_kernelData_6[17]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_kernelData_6[18]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_kernelData_6[19]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_kernelData_6[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_kernelData_6[20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_kernelData_6[21]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_kernelData_6[22]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_kernelData_6[23]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_kernelData_6[24]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_kernelData_6[25]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_kernelData_6[26]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_kernelData_6[27]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_kernelData_6[28]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_kernelData_6[29]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_kernelData_6[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_kernelData_6[30]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_kernelData_6[31]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_kernelData_6[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_kernelData_6[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_kernelData_6[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_kernelData_6[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_kernelData_6[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_kernelData_6[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_kernelData_6[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_kernelData_7[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_kernelData_7[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_kernelData_7[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_kernelData_7[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_kernelData_7[13]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_kernelData_7[14]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_kernelData_7[15]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_kernelData_7[16]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_kernelData_7[17]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_kernelData_7[18]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_kernelData_7[19]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_kernelData_7[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_kernelData_7[20]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_kernelData_7[21]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_kernelData_7[22]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_kernelData_7[23]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_kernelData_7[24]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_kernelData_7[25]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_kernelData_7[26]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_kernelData_7[27]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_kernelData_7[28]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_kernelData_7[29]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_kernelData_7[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_kernelData_7[30]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_kernelData_7[31]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_kernelData_7[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_kernelData_7[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_kernelData_7[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_kernelData_7[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_kernelData_7[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_kernelData_7[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_kernelData_7[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_kernelData_8[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_kernelData_8[10]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_kernelData_8[11]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_kernelData_8[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_kernelData_8[13]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_kernelData_8[14]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_kernelData_8[15]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_kernelData_8[16]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_kernelData_8[17]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_kernelData_8[18]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_kernelData_8[19]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_kernelData_8[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_kernelData_8[20]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_kernelData_8[21]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_kernelData_8[22]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_kernelData_8[23]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_kernelData_8[24]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_kernelData_8[25]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_kernelData_8[26]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_kernelData_8[27]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_kernelData_8[28]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_kernelData_8[29]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_kernelData_8[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_kernelData_8[30]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_kernelData_8[31]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_kernelData_8[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_kernelData_8[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_kernelData_8[5]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_kernelData_8[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_kernelData_8[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_kernelData_8[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_kernelData_8[9]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_kernelData_9[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_kernelData_9[10]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_kernelData_9[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_kernelData_9[12]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_kernelData_9[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_kernelData_9[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_kernelData_9[15]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_kernelData_9[16]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_kernelData_9[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_kernelData_9[18]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_kernelData_9[19]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_kernelData_9[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_kernelData_9[20]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_kernelData_9[21]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_kernelData_9[22]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_kernelData_9[23]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_kernelData_9[24]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_kernelData_9[25]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_kernelData_9[26]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_kernelData_9[27]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_kernelData_9[28]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_kernelData_9[29]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_kernelData_9[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_kernelData_9[30]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_kernelData_9[31]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_kernelData_9[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_kernelData_9[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_kernelData_9[5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_kernelData_9[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_kernelData_9[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_kernelData_9[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_kernelData_9[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_CTRL_WREADY_INST_0 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair4";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  \int_kernelData_24_reg[0]_0\(0) <= \^int_kerneldata_24_reg[0]_0\(0);
  kernelData_0(31 downto 0) <= \^kerneldata_0\(31 downto 0);
  kernelData_1(31 downto 0) <= \^kerneldata_1\(31 downto 0);
  kernelData_10(31 downto 0) <= \^kerneldata_10\(31 downto 0);
  kernelData_11(31 downto 0) <= \^kerneldata_11\(31 downto 0);
  kernelData_12(31 downto 0) <= \^kerneldata_12\(31 downto 0);
  kernelData_13(31 downto 0) <= \^kerneldata_13\(31 downto 0);
  kernelData_14(31 downto 0) <= \^kerneldata_14\(31 downto 0);
  kernelData_15(31 downto 0) <= \^kerneldata_15\(31 downto 0);
  kernelData_16(31 downto 0) <= \^kerneldata_16\(31 downto 0);
  kernelData_17(31 downto 0) <= \^kerneldata_17\(31 downto 0);
  kernelData_18(31 downto 0) <= \^kerneldata_18\(31 downto 0);
  kernelData_19(31 downto 0) <= \^kerneldata_19\(31 downto 0);
  kernelData_2(31 downto 0) <= \^kerneldata_2\(31 downto 0);
  kernelData_20(31 downto 0) <= \^kerneldata_20\(31 downto 0);
  kernelData_21(31 downto 0) <= \^kerneldata_21\(31 downto 0);
  kernelData_22(31 downto 0) <= \^kerneldata_22\(31 downto 0);
  kernelData_23(31 downto 0) <= \^kerneldata_23\(31 downto 0);
  kernelData_24(31 downto 0) <= \^kerneldata_24\(31 downto 0);
  kernelData_3(31 downto 0) <= \^kerneldata_3\(31 downto 0);
  kernelData_4(31 downto 0) <= \^kerneldata_4\(31 downto 0);
  kernelData_5(31 downto 0) <= \^kerneldata_5\(31 downto 0);
  kernelData_6(31 downto 0) <= \^kerneldata_6\(31 downto 0);
  kernelData_7(31 downto 0) <= \^kerneldata_7\(31 downto 0);
  kernelData_8(31 downto 0) <= \^kerneldata_8\(31 downto 0);
  kernelData_9(31 downto 0) <= \^kerneldata_9\(31 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_done,
      I1 => ap_start,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF444F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_enable_reg_pp0_iter00,
      I5 => ap_enable_reg_pp0_iter1_reg_1,
      O => D(1)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[1]\,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAACCAECC"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond1_reg_2183_reg[0]\,
      I3 => Q(1),
      I4 => \inStream_V_data_V_0_state_reg[0]\,
      I5 => ap_enable_reg_pp0_iter00,
      O => ap_enable_reg_pp0_iter1_reg
    );
\inStream_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^int_kerneldata_24_reg[0]_0\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFCCC8"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => ap_done,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => int_ap_done_i_2_n_0,
      I4 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => int_ap_done_i_3_n_0,
      I4 => ap_rst_n,
      I5 => ap_done,
      O => int_ap_done_i_2_n_0
    );
int_ap_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARVALID,
      I5 => ap_done,
      O => int_ap_done_i_3_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBF8888888"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_ap_start_i_3_n_0,
      I4 => s_axi_CTRL_WDATA(0),
      I5 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(2),
      I1 => \outStream_V_data_V_1_state_reg[1]\(0),
      I2 => \outStream_V_last_V_1_state_reg[1]\(0),
      I3 => \outStream_V_dest_V_1_state_reg[1]\(0),
      I4 => \^ap_cs_fsm_reg[0]\,
      O => ap_done
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => int_ap_start_i_3_n_0
    );
int_ap_start_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \outStream_V_user_V_1_state_reg[1]\(0),
      I1 => \outStream_V_id_V_1_state_reg[1]\(0),
      I2 => \outStream_V_keep_V_1_state_reg[1]\(0),
      I3 => \outStream_V_strb_V_1_state_reg[1]\(0),
      O => \^ap_cs_fsm_reg[0]\
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_ap_start_i_3_n_0,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[0]\,
      O => int_ctrl0(0)
    );
\int_ctrl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[10]\,
      O => int_ctrl0(10)
    );
\int_ctrl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[11]\,
      O => int_ctrl0(11)
    );
\int_ctrl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[12]\,
      O => int_ctrl0(12)
    );
\int_ctrl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[13]\,
      O => int_ctrl0(13)
    );
\int_ctrl[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[14]\,
      O => int_ctrl0(14)
    );
\int_ctrl[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[15]\,
      O => int_ctrl0(15)
    );
\int_ctrl[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[16]\,
      O => int_ctrl0(16)
    );
\int_ctrl[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[17]\,
      O => int_ctrl0(17)
    );
\int_ctrl[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[18]\,
      O => int_ctrl0(18)
    );
\int_ctrl[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[19]\,
      O => int_ctrl0(19)
    );
\int_ctrl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[1]\,
      O => int_ctrl0(1)
    );
\int_ctrl[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[20]\,
      O => int_ctrl0(20)
    );
\int_ctrl[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[21]\,
      O => int_ctrl0(21)
    );
\int_ctrl[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[22]\,
      O => int_ctrl0(22)
    );
\int_ctrl[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[23]\,
      O => int_ctrl0(23)
    );
\int_ctrl[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[24]\,
      O => int_ctrl0(24)
    );
\int_ctrl[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[25]\,
      O => int_ctrl0(25)
    );
\int_ctrl[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[26]\,
      O => int_ctrl0(26)
    );
\int_ctrl[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[27]\,
      O => int_ctrl0(27)
    );
\int_ctrl[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[28]\,
      O => int_ctrl0(28)
    );
\int_ctrl[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[29]\,
      O => int_ctrl0(29)
    );
\int_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[2]\,
      O => int_ctrl0(2)
    );
\int_ctrl[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[30]\,
      O => int_ctrl0(30)
    );
\int_ctrl[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => p_0_in0
    );
\int_ctrl[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[31]\,
      O => int_ctrl0(31)
    );
\int_ctrl[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => wstate(1),
      I2 => s_axi_CTRL_WVALID,
      I3 => wstate(0),
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \int_ctrl[31]_i_3_n_0\
    );
\int_ctrl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[3]\,
      O => int_ctrl0(3)
    );
\int_ctrl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[4]\,
      O => int_ctrl0(4)
    );
\int_ctrl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[5]\,
      O => int_ctrl0(5)
    );
\int_ctrl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[6]\,
      O => int_ctrl0(6)
    );
\int_ctrl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[7]\,
      O => int_ctrl0(7)
    );
\int_ctrl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[8]\,
      O => int_ctrl0(8)
    );
\int_ctrl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[9]\,
      O => int_ctrl0(9)
    );
\int_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(0),
      Q => \int_ctrl_reg_n_0_[0]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(10),
      Q => \int_ctrl_reg_n_0_[10]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(11),
      Q => \int_ctrl_reg_n_0_[11]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(12),
      Q => \int_ctrl_reg_n_0_[12]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(13),
      Q => \int_ctrl_reg_n_0_[13]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(14),
      Q => \int_ctrl_reg_n_0_[14]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(15),
      Q => \int_ctrl_reg_n_0_[15]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(16),
      Q => \int_ctrl_reg_n_0_[16]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(17),
      Q => \int_ctrl_reg_n_0_[17]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(18),
      Q => \int_ctrl_reg_n_0_[18]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(19),
      Q => \int_ctrl_reg_n_0_[19]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(1),
      Q => \int_ctrl_reg_n_0_[1]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(20),
      Q => \int_ctrl_reg_n_0_[20]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(21),
      Q => \int_ctrl_reg_n_0_[21]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(22),
      Q => \int_ctrl_reg_n_0_[22]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(23),
      Q => \int_ctrl_reg_n_0_[23]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(24),
      Q => \int_ctrl_reg_n_0_[24]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(25),
      Q => \int_ctrl_reg_n_0_[25]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(26),
      Q => \int_ctrl_reg_n_0_[26]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(27),
      Q => \int_ctrl_reg_n_0_[27]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(28),
      Q => \int_ctrl_reg_n_0_[28]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(29),
      Q => \int_ctrl_reg_n_0_[29]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(2),
      Q => \int_ctrl_reg_n_0_[2]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(30),
      Q => \int_ctrl_reg_n_0_[30]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(31),
      Q => \int_ctrl_reg_n_0_[31]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(3),
      Q => \int_ctrl_reg_n_0_[3]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(4),
      Q => \int_ctrl_reg_n_0_[4]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(5),
      Q => \int_ctrl_reg_n_0_[5]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(6),
      Q => \int_ctrl_reg_n_0_[6]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(7),
      Q => \int_ctrl_reg_n_0_[7]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(8),
      Q => \int_ctrl_reg_n_0_[8]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_ctrl0(9),
      Q => \int_ctrl_reg_n_0_[9]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => int_gie_i_2_n_0,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => ap_done,
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => int_gie_i_2_n_0,
      I2 => s_axi_CTRL_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => ap_done,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(0),
      O => int_kernelData_00(0)
    );
\int_kernelData_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(10),
      O => int_kernelData_00(10)
    );
\int_kernelData_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(11),
      O => int_kernelData_00(11)
    );
\int_kernelData_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(12),
      O => int_kernelData_00(12)
    );
\int_kernelData_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(13),
      O => int_kernelData_00(13)
    );
\int_kernelData_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(14),
      O => int_kernelData_00(14)
    );
\int_kernelData_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(15),
      O => int_kernelData_00(15)
    );
\int_kernelData_0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(16),
      O => int_kernelData_00(16)
    );
\int_kernelData_0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(17),
      O => int_kernelData_00(17)
    );
\int_kernelData_0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(18),
      O => int_kernelData_00(18)
    );
\int_kernelData_0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(19),
      O => int_kernelData_00(19)
    );
\int_kernelData_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(1),
      O => int_kernelData_00(1)
    );
\int_kernelData_0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(20),
      O => int_kernelData_00(20)
    );
\int_kernelData_0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(21),
      O => int_kernelData_00(21)
    );
\int_kernelData_0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(22),
      O => int_kernelData_00(22)
    );
\int_kernelData_0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(23),
      O => int_kernelData_00(23)
    );
\int_kernelData_0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(24),
      O => int_kernelData_00(24)
    );
\int_kernelData_0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(25),
      O => int_kernelData_00(25)
    );
\int_kernelData_0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(26),
      O => int_kernelData_00(26)
    );
\int_kernelData_0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(27),
      O => int_kernelData_00(27)
    );
\int_kernelData_0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(28),
      O => int_kernelData_00(28)
    );
\int_kernelData_0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(29),
      O => int_kernelData_00(29)
    );
\int_kernelData_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(2),
      O => int_kernelData_00(2)
    );
\int_kernelData_0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(30),
      O => int_kernelData_00(30)
    );
\int_kernelData_0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_0[31]_i_1_n_0\
    );
\int_kernelData_0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(31),
      O => int_kernelData_00(31)
    );
\int_kernelData_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(3),
      O => int_kernelData_00(3)
    );
\int_kernelData_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(4),
      O => int_kernelData_00(4)
    );
\int_kernelData_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(5),
      O => int_kernelData_00(5)
    );
\int_kernelData_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(6),
      O => int_kernelData_00(6)
    );
\int_kernelData_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(7),
      O => int_kernelData_00(7)
    );
\int_kernelData_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(8),
      O => int_kernelData_00(8)
    );
\int_kernelData_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(9),
      O => int_kernelData_00(9)
    );
\int_kernelData_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(0),
      Q => \^kerneldata_0\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(10),
      Q => \^kerneldata_0\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(11),
      Q => \^kerneldata_0\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(12),
      Q => \^kerneldata_0\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(13),
      Q => \^kerneldata_0\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(14),
      Q => \^kerneldata_0\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(15),
      Q => \^kerneldata_0\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(16),
      Q => \^kerneldata_0\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(17),
      Q => \^kerneldata_0\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(18),
      Q => \^kerneldata_0\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(19),
      Q => \^kerneldata_0\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(1),
      Q => \^kerneldata_0\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(20),
      Q => \^kerneldata_0\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(21),
      Q => \^kerneldata_0\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(22),
      Q => \^kerneldata_0\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(23),
      Q => \^kerneldata_0\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(24),
      Q => \^kerneldata_0\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(25),
      Q => \^kerneldata_0\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(26),
      Q => \^kerneldata_0\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(27),
      Q => \^kerneldata_0\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(28),
      Q => \^kerneldata_0\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(29),
      Q => \^kerneldata_0\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(2),
      Q => \^kerneldata_0\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(30),
      Q => \^kerneldata_0\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(31),
      Q => \^kerneldata_0\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(3),
      Q => \^kerneldata_0\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(4),
      Q => \^kerneldata_0\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(5),
      Q => \^kerneldata_0\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(6),
      Q => \^kerneldata_0\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(7),
      Q => \^kerneldata_0\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(8),
      Q => \^kerneldata_0\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(9),
      Q => \^kerneldata_0\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(0),
      O => int_kernelData_100(0)
    );
\int_kernelData_10[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(10),
      O => int_kernelData_100(10)
    );
\int_kernelData_10[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(11),
      O => int_kernelData_100(11)
    );
\int_kernelData_10[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(12),
      O => int_kernelData_100(12)
    );
\int_kernelData_10[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(13),
      O => int_kernelData_100(13)
    );
\int_kernelData_10[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(14),
      O => int_kernelData_100(14)
    );
\int_kernelData_10[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(15),
      O => int_kernelData_100(15)
    );
\int_kernelData_10[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(16),
      O => int_kernelData_100(16)
    );
\int_kernelData_10[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(17),
      O => int_kernelData_100(17)
    );
\int_kernelData_10[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(18),
      O => int_kernelData_100(18)
    );
\int_kernelData_10[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(19),
      O => int_kernelData_100(19)
    );
\int_kernelData_10[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(1),
      O => int_kernelData_100(1)
    );
\int_kernelData_10[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(20),
      O => int_kernelData_100(20)
    );
\int_kernelData_10[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(21),
      O => int_kernelData_100(21)
    );
\int_kernelData_10[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(22),
      O => int_kernelData_100(22)
    );
\int_kernelData_10[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_10\(23),
      O => int_kernelData_100(23)
    );
\int_kernelData_10[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(24),
      O => int_kernelData_100(24)
    );
\int_kernelData_10[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(25),
      O => int_kernelData_100(25)
    );
\int_kernelData_10[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(26),
      O => int_kernelData_100(26)
    );
\int_kernelData_10[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(27),
      O => int_kernelData_100(27)
    );
\int_kernelData_10[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(28),
      O => int_kernelData_100(28)
    );
\int_kernelData_10[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(29),
      O => int_kernelData_100(29)
    );
\int_kernelData_10[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(2),
      O => int_kernelData_100(2)
    );
\int_kernelData_10[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(30),
      O => int_kernelData_100(30)
    );
\int_kernelData_10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_10[31]_i_1_n_0\
    );
\int_kernelData_10[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_10\(31),
      O => int_kernelData_100(31)
    );
\int_kernelData_10[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(3),
      O => int_kernelData_100(3)
    );
\int_kernelData_10[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(4),
      O => int_kernelData_100(4)
    );
\int_kernelData_10[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(5),
      O => int_kernelData_100(5)
    );
\int_kernelData_10[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(6),
      O => int_kernelData_100(6)
    );
\int_kernelData_10[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_10\(7),
      O => int_kernelData_100(7)
    );
\int_kernelData_10[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(8),
      O => int_kernelData_100(8)
    );
\int_kernelData_10[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_10\(9),
      O => int_kernelData_100(9)
    );
\int_kernelData_10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(0),
      Q => \^kerneldata_10\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(10),
      Q => \^kerneldata_10\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(11),
      Q => \^kerneldata_10\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(12),
      Q => \^kerneldata_10\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(13),
      Q => \^kerneldata_10\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(14),
      Q => \^kerneldata_10\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(15),
      Q => \^kerneldata_10\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(16),
      Q => \^kerneldata_10\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(17),
      Q => \^kerneldata_10\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(18),
      Q => \^kerneldata_10\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(19),
      Q => \^kerneldata_10\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(1),
      Q => \^kerneldata_10\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(20),
      Q => \^kerneldata_10\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(21),
      Q => \^kerneldata_10\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(22),
      Q => \^kerneldata_10\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(23),
      Q => \^kerneldata_10\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(24),
      Q => \^kerneldata_10\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(25),
      Q => \^kerneldata_10\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(26),
      Q => \^kerneldata_10\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(27),
      Q => \^kerneldata_10\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(28),
      Q => \^kerneldata_10\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(29),
      Q => \^kerneldata_10\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(2),
      Q => \^kerneldata_10\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(30),
      Q => \^kerneldata_10\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(31),
      Q => \^kerneldata_10\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(3),
      Q => \^kerneldata_10\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(4),
      Q => \^kerneldata_10\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(5),
      Q => \^kerneldata_10\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(6),
      Q => \^kerneldata_10\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(7),
      Q => \^kerneldata_10\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(8),
      Q => \^kerneldata_10\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_10[31]_i_1_n_0\,
      D => int_kernelData_100(9),
      Q => \^kerneldata_10\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(0),
      O => int_kernelData_110(0)
    );
\int_kernelData_11[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(10),
      O => int_kernelData_110(10)
    );
\int_kernelData_11[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(11),
      O => int_kernelData_110(11)
    );
\int_kernelData_11[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(12),
      O => int_kernelData_110(12)
    );
\int_kernelData_11[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(13),
      O => int_kernelData_110(13)
    );
\int_kernelData_11[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(14),
      O => int_kernelData_110(14)
    );
\int_kernelData_11[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(15),
      O => int_kernelData_110(15)
    );
\int_kernelData_11[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(16),
      O => int_kernelData_110(16)
    );
\int_kernelData_11[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(17),
      O => int_kernelData_110(17)
    );
\int_kernelData_11[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(18),
      O => int_kernelData_110(18)
    );
\int_kernelData_11[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(19),
      O => int_kernelData_110(19)
    );
\int_kernelData_11[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(1),
      O => int_kernelData_110(1)
    );
\int_kernelData_11[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(20),
      O => int_kernelData_110(20)
    );
\int_kernelData_11[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(21),
      O => int_kernelData_110(21)
    );
\int_kernelData_11[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(22),
      O => int_kernelData_110(22)
    );
\int_kernelData_11[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_11\(23),
      O => int_kernelData_110(23)
    );
\int_kernelData_11[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(24),
      O => int_kernelData_110(24)
    );
\int_kernelData_11[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(25),
      O => int_kernelData_110(25)
    );
\int_kernelData_11[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(26),
      O => int_kernelData_110(26)
    );
\int_kernelData_11[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(27),
      O => int_kernelData_110(27)
    );
\int_kernelData_11[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(28),
      O => int_kernelData_110(28)
    );
\int_kernelData_11[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(29),
      O => int_kernelData_110(29)
    );
\int_kernelData_11[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(2),
      O => int_kernelData_110(2)
    );
\int_kernelData_11[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(30),
      O => int_kernelData_110(30)
    );
\int_kernelData_11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_11[31]_i_1_n_0\
    );
\int_kernelData_11[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_11\(31),
      O => int_kernelData_110(31)
    );
\int_kernelData_11[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(3),
      O => int_kernelData_110(3)
    );
\int_kernelData_11[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(4),
      O => int_kernelData_110(4)
    );
\int_kernelData_11[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(5),
      O => int_kernelData_110(5)
    );
\int_kernelData_11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(6),
      O => int_kernelData_110(6)
    );
\int_kernelData_11[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_11\(7),
      O => int_kernelData_110(7)
    );
\int_kernelData_11[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(8),
      O => int_kernelData_110(8)
    );
\int_kernelData_11[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_11\(9),
      O => int_kernelData_110(9)
    );
\int_kernelData_11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(0),
      Q => \^kerneldata_11\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(10),
      Q => \^kerneldata_11\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(11),
      Q => \^kerneldata_11\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(12),
      Q => \^kerneldata_11\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(13),
      Q => \^kerneldata_11\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(14),
      Q => \^kerneldata_11\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(15),
      Q => \^kerneldata_11\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(16),
      Q => \^kerneldata_11\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(17),
      Q => \^kerneldata_11\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(18),
      Q => \^kerneldata_11\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(19),
      Q => \^kerneldata_11\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(1),
      Q => \^kerneldata_11\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(20),
      Q => \^kerneldata_11\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(21),
      Q => \^kerneldata_11\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(22),
      Q => \^kerneldata_11\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(23),
      Q => \^kerneldata_11\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(24),
      Q => \^kerneldata_11\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(25),
      Q => \^kerneldata_11\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(26),
      Q => \^kerneldata_11\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(27),
      Q => \^kerneldata_11\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(28),
      Q => \^kerneldata_11\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(29),
      Q => \^kerneldata_11\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(2),
      Q => \^kerneldata_11\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(30),
      Q => \^kerneldata_11\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(31),
      Q => \^kerneldata_11\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(3),
      Q => \^kerneldata_11\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(4),
      Q => \^kerneldata_11\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(5),
      Q => \^kerneldata_11\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(6),
      Q => \^kerneldata_11\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(7),
      Q => \^kerneldata_11\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(8),
      Q => \^kerneldata_11\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_11[31]_i_1_n_0\,
      D => int_kernelData_110(9),
      Q => \^kerneldata_11\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(0),
      O => int_kernelData_120(0)
    );
\int_kernelData_12[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(10),
      O => int_kernelData_120(10)
    );
\int_kernelData_12[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(11),
      O => int_kernelData_120(11)
    );
\int_kernelData_12[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(12),
      O => int_kernelData_120(12)
    );
\int_kernelData_12[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(13),
      O => int_kernelData_120(13)
    );
\int_kernelData_12[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(14),
      O => int_kernelData_120(14)
    );
\int_kernelData_12[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(15),
      O => int_kernelData_120(15)
    );
\int_kernelData_12[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(16),
      O => int_kernelData_120(16)
    );
\int_kernelData_12[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(17),
      O => int_kernelData_120(17)
    );
\int_kernelData_12[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(18),
      O => int_kernelData_120(18)
    );
\int_kernelData_12[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(19),
      O => int_kernelData_120(19)
    );
\int_kernelData_12[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(1),
      O => int_kernelData_120(1)
    );
\int_kernelData_12[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(20),
      O => int_kernelData_120(20)
    );
\int_kernelData_12[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(21),
      O => int_kernelData_120(21)
    );
\int_kernelData_12[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(22),
      O => int_kernelData_120(22)
    );
\int_kernelData_12[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_12\(23),
      O => int_kernelData_120(23)
    );
\int_kernelData_12[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(24),
      O => int_kernelData_120(24)
    );
\int_kernelData_12[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(25),
      O => int_kernelData_120(25)
    );
\int_kernelData_12[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(26),
      O => int_kernelData_120(26)
    );
\int_kernelData_12[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(27),
      O => int_kernelData_120(27)
    );
\int_kernelData_12[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(28),
      O => int_kernelData_120(28)
    );
\int_kernelData_12[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(29),
      O => int_kernelData_120(29)
    );
\int_kernelData_12[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(2),
      O => int_kernelData_120(2)
    );
\int_kernelData_12[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(30),
      O => int_kernelData_120(30)
    );
\int_kernelData_12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_12[31]_i_1_n_0\
    );
\int_kernelData_12[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_12\(31),
      O => int_kernelData_120(31)
    );
\int_kernelData_12[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(3),
      O => int_kernelData_120(3)
    );
\int_kernelData_12[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(4),
      O => int_kernelData_120(4)
    );
\int_kernelData_12[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(5),
      O => int_kernelData_120(5)
    );
\int_kernelData_12[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(6),
      O => int_kernelData_120(6)
    );
\int_kernelData_12[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_12\(7),
      O => int_kernelData_120(7)
    );
\int_kernelData_12[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(8),
      O => int_kernelData_120(8)
    );
\int_kernelData_12[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_12\(9),
      O => int_kernelData_120(9)
    );
\int_kernelData_12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(0),
      Q => \^kerneldata_12\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(10),
      Q => \^kerneldata_12\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(11),
      Q => \^kerneldata_12\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(12),
      Q => \^kerneldata_12\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(13),
      Q => \^kerneldata_12\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(14),
      Q => \^kerneldata_12\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(15),
      Q => \^kerneldata_12\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(16),
      Q => \^kerneldata_12\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(17),
      Q => \^kerneldata_12\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(18),
      Q => \^kerneldata_12\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(19),
      Q => \^kerneldata_12\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(1),
      Q => \^kerneldata_12\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(20),
      Q => \^kerneldata_12\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(21),
      Q => \^kerneldata_12\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(22),
      Q => \^kerneldata_12\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(23),
      Q => \^kerneldata_12\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(24),
      Q => \^kerneldata_12\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(25),
      Q => \^kerneldata_12\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(26),
      Q => \^kerneldata_12\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(27),
      Q => \^kerneldata_12\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(28),
      Q => \^kerneldata_12\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(29),
      Q => \^kerneldata_12\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(2),
      Q => \^kerneldata_12\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(30),
      Q => \^kerneldata_12\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(31),
      Q => \^kerneldata_12\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(3),
      Q => \^kerneldata_12\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(4),
      Q => \^kerneldata_12\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(5),
      Q => \^kerneldata_12\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(6),
      Q => \^kerneldata_12\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(7),
      Q => \^kerneldata_12\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(8),
      Q => \^kerneldata_12\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_12[31]_i_1_n_0\,
      D => int_kernelData_120(9),
      Q => \^kerneldata_12\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(0),
      O => int_kernelData_130(0)
    );
\int_kernelData_13[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(10),
      O => int_kernelData_130(10)
    );
\int_kernelData_13[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(11),
      O => int_kernelData_130(11)
    );
\int_kernelData_13[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(12),
      O => int_kernelData_130(12)
    );
\int_kernelData_13[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(13),
      O => int_kernelData_130(13)
    );
\int_kernelData_13[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(14),
      O => int_kernelData_130(14)
    );
\int_kernelData_13[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(15),
      O => int_kernelData_130(15)
    );
\int_kernelData_13[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(16),
      O => int_kernelData_130(16)
    );
\int_kernelData_13[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(17),
      O => int_kernelData_130(17)
    );
\int_kernelData_13[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(18),
      O => int_kernelData_130(18)
    );
\int_kernelData_13[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(19),
      O => int_kernelData_130(19)
    );
\int_kernelData_13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(1),
      O => int_kernelData_130(1)
    );
\int_kernelData_13[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(20),
      O => int_kernelData_130(20)
    );
\int_kernelData_13[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(21),
      O => int_kernelData_130(21)
    );
\int_kernelData_13[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(22),
      O => int_kernelData_130(22)
    );
\int_kernelData_13[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_13\(23),
      O => int_kernelData_130(23)
    );
\int_kernelData_13[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(24),
      O => int_kernelData_130(24)
    );
\int_kernelData_13[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(25),
      O => int_kernelData_130(25)
    );
\int_kernelData_13[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(26),
      O => int_kernelData_130(26)
    );
\int_kernelData_13[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(27),
      O => int_kernelData_130(27)
    );
\int_kernelData_13[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(28),
      O => int_kernelData_130(28)
    );
\int_kernelData_13[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(29),
      O => int_kernelData_130(29)
    );
\int_kernelData_13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(2),
      O => int_kernelData_130(2)
    );
\int_kernelData_13[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(30),
      O => int_kernelData_130(30)
    );
\int_kernelData_13[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_kernelData_13[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_13[31]_i_1_n_0\
    );
\int_kernelData_13[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_13\(31),
      O => int_kernelData_130(31)
    );
\int_kernelData_13[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_kernelData_13[31]_i_4_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_13[31]_i_3_n_0\
    );
\int_kernelData_13[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => wstate(0),
      I2 => s_axi_CTRL_WVALID,
      I3 => wstate(1),
      I4 => \waddr_reg_n_0_[1]\,
      O => \int_kernelData_13[31]_i_4_n_0\
    );
\int_kernelData_13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(3),
      O => int_kernelData_130(3)
    );
\int_kernelData_13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(4),
      O => int_kernelData_130(4)
    );
\int_kernelData_13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(5),
      O => int_kernelData_130(5)
    );
\int_kernelData_13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(6),
      O => int_kernelData_130(6)
    );
\int_kernelData_13[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_13\(7),
      O => int_kernelData_130(7)
    );
\int_kernelData_13[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(8),
      O => int_kernelData_130(8)
    );
\int_kernelData_13[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_13\(9),
      O => int_kernelData_130(9)
    );
\int_kernelData_13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(0),
      Q => \^kerneldata_13\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(10),
      Q => \^kerneldata_13\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(11),
      Q => \^kerneldata_13\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(12),
      Q => \^kerneldata_13\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(13),
      Q => \^kerneldata_13\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(14),
      Q => \^kerneldata_13\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(15),
      Q => \^kerneldata_13\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(16),
      Q => \^kerneldata_13\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(17),
      Q => \^kerneldata_13\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(18),
      Q => \^kerneldata_13\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(19),
      Q => \^kerneldata_13\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(1),
      Q => \^kerneldata_13\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(20),
      Q => \^kerneldata_13\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(21),
      Q => \^kerneldata_13\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(22),
      Q => \^kerneldata_13\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(23),
      Q => \^kerneldata_13\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(24),
      Q => \^kerneldata_13\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(25),
      Q => \^kerneldata_13\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(26),
      Q => \^kerneldata_13\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(27),
      Q => \^kerneldata_13\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(28),
      Q => \^kerneldata_13\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(29),
      Q => \^kerneldata_13\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(2),
      Q => \^kerneldata_13\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(30),
      Q => \^kerneldata_13\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(31),
      Q => \^kerneldata_13\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(3),
      Q => \^kerneldata_13\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(4),
      Q => \^kerneldata_13\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(5),
      Q => \^kerneldata_13\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(6),
      Q => \^kerneldata_13\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(7),
      Q => \^kerneldata_13\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(8),
      Q => \^kerneldata_13\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_13[31]_i_1_n_0\,
      D => int_kernelData_130(9),
      Q => \^kerneldata_13\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(0),
      O => int_kernelData_140(0)
    );
\int_kernelData_14[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(10),
      O => int_kernelData_140(10)
    );
\int_kernelData_14[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(11),
      O => int_kernelData_140(11)
    );
\int_kernelData_14[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(12),
      O => int_kernelData_140(12)
    );
\int_kernelData_14[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(13),
      O => int_kernelData_140(13)
    );
\int_kernelData_14[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(14),
      O => int_kernelData_140(14)
    );
\int_kernelData_14[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(15),
      O => int_kernelData_140(15)
    );
\int_kernelData_14[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(16),
      O => int_kernelData_140(16)
    );
\int_kernelData_14[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(17),
      O => int_kernelData_140(17)
    );
\int_kernelData_14[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(18),
      O => int_kernelData_140(18)
    );
\int_kernelData_14[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(19),
      O => int_kernelData_140(19)
    );
\int_kernelData_14[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(1),
      O => int_kernelData_140(1)
    );
\int_kernelData_14[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(20),
      O => int_kernelData_140(20)
    );
\int_kernelData_14[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(21),
      O => int_kernelData_140(21)
    );
\int_kernelData_14[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(22),
      O => int_kernelData_140(22)
    );
\int_kernelData_14[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_14\(23),
      O => int_kernelData_140(23)
    );
\int_kernelData_14[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(24),
      O => int_kernelData_140(24)
    );
\int_kernelData_14[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(25),
      O => int_kernelData_140(25)
    );
\int_kernelData_14[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(26),
      O => int_kernelData_140(26)
    );
\int_kernelData_14[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(27),
      O => int_kernelData_140(27)
    );
\int_kernelData_14[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(28),
      O => int_kernelData_140(28)
    );
\int_kernelData_14[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(29),
      O => int_kernelData_140(29)
    );
\int_kernelData_14[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(2),
      O => int_kernelData_140(2)
    );
\int_kernelData_14[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(30),
      O => int_kernelData_140(30)
    );
\int_kernelData_14[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_kernelData_13[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_14[31]_i_1_n_0\
    );
\int_kernelData_14[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_14\(31),
      O => int_kernelData_140(31)
    );
\int_kernelData_14[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(3),
      O => int_kernelData_140(3)
    );
\int_kernelData_14[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(4),
      O => int_kernelData_140(4)
    );
\int_kernelData_14[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(5),
      O => int_kernelData_140(5)
    );
\int_kernelData_14[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(6),
      O => int_kernelData_140(6)
    );
\int_kernelData_14[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_14\(7),
      O => int_kernelData_140(7)
    );
\int_kernelData_14[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(8),
      O => int_kernelData_140(8)
    );
\int_kernelData_14[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_14\(9),
      O => int_kernelData_140(9)
    );
\int_kernelData_14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(0),
      Q => \^kerneldata_14\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(10),
      Q => \^kerneldata_14\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(11),
      Q => \^kerneldata_14\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(12),
      Q => \^kerneldata_14\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(13),
      Q => \^kerneldata_14\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(14),
      Q => \^kerneldata_14\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(15),
      Q => \^kerneldata_14\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(16),
      Q => \^kerneldata_14\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(17),
      Q => \^kerneldata_14\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(18),
      Q => \^kerneldata_14\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(19),
      Q => \^kerneldata_14\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(1),
      Q => \^kerneldata_14\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(20),
      Q => \^kerneldata_14\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(21),
      Q => \^kerneldata_14\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(22),
      Q => \^kerneldata_14\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(23),
      Q => \^kerneldata_14\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(24),
      Q => \^kerneldata_14\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(25),
      Q => \^kerneldata_14\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(26),
      Q => \^kerneldata_14\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(27),
      Q => \^kerneldata_14\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(28),
      Q => \^kerneldata_14\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(29),
      Q => \^kerneldata_14\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(2),
      Q => \^kerneldata_14\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(30),
      Q => \^kerneldata_14\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(31),
      Q => \^kerneldata_14\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(3),
      Q => \^kerneldata_14\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(4),
      Q => \^kerneldata_14\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(5),
      Q => \^kerneldata_14\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(6),
      Q => \^kerneldata_14\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(7),
      Q => \^kerneldata_14\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(8),
      Q => \^kerneldata_14\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_14[31]_i_1_n_0\,
      D => int_kernelData_140(9),
      Q => \^kerneldata_14\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(0),
      O => int_kernelData_150(0)
    );
\int_kernelData_15[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(10),
      O => int_kernelData_150(10)
    );
\int_kernelData_15[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(11),
      O => int_kernelData_150(11)
    );
\int_kernelData_15[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(12),
      O => int_kernelData_150(12)
    );
\int_kernelData_15[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(13),
      O => int_kernelData_150(13)
    );
\int_kernelData_15[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(14),
      O => int_kernelData_150(14)
    );
\int_kernelData_15[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(15),
      O => int_kernelData_150(15)
    );
\int_kernelData_15[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(16),
      O => int_kernelData_150(16)
    );
\int_kernelData_15[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(17),
      O => int_kernelData_150(17)
    );
\int_kernelData_15[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(18),
      O => int_kernelData_150(18)
    );
\int_kernelData_15[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(19),
      O => int_kernelData_150(19)
    );
\int_kernelData_15[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(1),
      O => int_kernelData_150(1)
    );
\int_kernelData_15[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(20),
      O => int_kernelData_150(20)
    );
\int_kernelData_15[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(21),
      O => int_kernelData_150(21)
    );
\int_kernelData_15[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(22),
      O => int_kernelData_150(22)
    );
\int_kernelData_15[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_15\(23),
      O => int_kernelData_150(23)
    );
\int_kernelData_15[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(24),
      O => int_kernelData_150(24)
    );
\int_kernelData_15[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(25),
      O => int_kernelData_150(25)
    );
\int_kernelData_15[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(26),
      O => int_kernelData_150(26)
    );
\int_kernelData_15[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(27),
      O => int_kernelData_150(27)
    );
\int_kernelData_15[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(28),
      O => int_kernelData_150(28)
    );
\int_kernelData_15[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(29),
      O => int_kernelData_150(29)
    );
\int_kernelData_15[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(2),
      O => int_kernelData_150(2)
    );
\int_kernelData_15[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(30),
      O => int_kernelData_150(30)
    );
\int_kernelData_15[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_kernelData_15[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_15[31]_i_1_n_0\
    );
\int_kernelData_15[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_15\(31),
      O => int_kernelData_150(31)
    );
\int_kernelData_15[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_kernelData_13[31]_i_4_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_15[31]_i_3_n_0\
    );
\int_kernelData_15[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(3),
      O => int_kernelData_150(3)
    );
\int_kernelData_15[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(4),
      O => int_kernelData_150(4)
    );
\int_kernelData_15[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(5),
      O => int_kernelData_150(5)
    );
\int_kernelData_15[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(6),
      O => int_kernelData_150(6)
    );
\int_kernelData_15[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_15\(7),
      O => int_kernelData_150(7)
    );
\int_kernelData_15[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(8),
      O => int_kernelData_150(8)
    );
\int_kernelData_15[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_15\(9),
      O => int_kernelData_150(9)
    );
\int_kernelData_15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(0),
      Q => \^kerneldata_15\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(10),
      Q => \^kerneldata_15\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(11),
      Q => \^kerneldata_15\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(12),
      Q => \^kerneldata_15\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(13),
      Q => \^kerneldata_15\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(14),
      Q => \^kerneldata_15\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(15),
      Q => \^kerneldata_15\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(16),
      Q => \^kerneldata_15\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(17),
      Q => \^kerneldata_15\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(18),
      Q => \^kerneldata_15\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(19),
      Q => \^kerneldata_15\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(1),
      Q => \^kerneldata_15\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(20),
      Q => \^kerneldata_15\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(21),
      Q => \^kerneldata_15\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(22),
      Q => \^kerneldata_15\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(23),
      Q => \^kerneldata_15\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(24),
      Q => \^kerneldata_15\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(25),
      Q => \^kerneldata_15\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(26),
      Q => \^kerneldata_15\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(27),
      Q => \^kerneldata_15\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(28),
      Q => \^kerneldata_15\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(29),
      Q => \^kerneldata_15\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(2),
      Q => \^kerneldata_15\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(30),
      Q => \^kerneldata_15\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(31),
      Q => \^kerneldata_15\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(3),
      Q => \^kerneldata_15\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(4),
      Q => \^kerneldata_15\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(5),
      Q => \^kerneldata_15\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(6),
      Q => \^kerneldata_15\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(7),
      Q => \^kerneldata_15\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(8),
      Q => \^kerneldata_15\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_15[31]_i_1_n_0\,
      D => int_kernelData_150(9),
      Q => \^kerneldata_15\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(0),
      O => int_kernelData_160(0)
    );
\int_kernelData_16[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(10),
      O => int_kernelData_160(10)
    );
\int_kernelData_16[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(11),
      O => int_kernelData_160(11)
    );
\int_kernelData_16[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(12),
      O => int_kernelData_160(12)
    );
\int_kernelData_16[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(13),
      O => int_kernelData_160(13)
    );
\int_kernelData_16[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(14),
      O => int_kernelData_160(14)
    );
\int_kernelData_16[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(15),
      O => int_kernelData_160(15)
    );
\int_kernelData_16[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(16),
      O => int_kernelData_160(16)
    );
\int_kernelData_16[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(17),
      O => int_kernelData_160(17)
    );
\int_kernelData_16[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(18),
      O => int_kernelData_160(18)
    );
\int_kernelData_16[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(19),
      O => int_kernelData_160(19)
    );
\int_kernelData_16[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(1),
      O => int_kernelData_160(1)
    );
\int_kernelData_16[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(20),
      O => int_kernelData_160(20)
    );
\int_kernelData_16[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(21),
      O => int_kernelData_160(21)
    );
\int_kernelData_16[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(22),
      O => int_kernelData_160(22)
    );
\int_kernelData_16[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_16\(23),
      O => int_kernelData_160(23)
    );
\int_kernelData_16[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(24),
      O => int_kernelData_160(24)
    );
\int_kernelData_16[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(25),
      O => int_kernelData_160(25)
    );
\int_kernelData_16[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(26),
      O => int_kernelData_160(26)
    );
\int_kernelData_16[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(27),
      O => int_kernelData_160(27)
    );
\int_kernelData_16[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(28),
      O => int_kernelData_160(28)
    );
\int_kernelData_16[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(29),
      O => int_kernelData_160(29)
    );
\int_kernelData_16[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(2),
      O => int_kernelData_160(2)
    );
\int_kernelData_16[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(30),
      O => int_kernelData_160(30)
    );
\int_kernelData_16[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_kernelData_15[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_16[31]_i_1_n_0\
    );
\int_kernelData_16[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_16\(31),
      O => int_kernelData_160(31)
    );
\int_kernelData_16[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(3),
      O => int_kernelData_160(3)
    );
\int_kernelData_16[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(4),
      O => int_kernelData_160(4)
    );
\int_kernelData_16[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(5),
      O => int_kernelData_160(5)
    );
\int_kernelData_16[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(6),
      O => int_kernelData_160(6)
    );
\int_kernelData_16[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_16\(7),
      O => int_kernelData_160(7)
    );
\int_kernelData_16[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(8),
      O => int_kernelData_160(8)
    );
\int_kernelData_16[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_16\(9),
      O => int_kernelData_160(9)
    );
\int_kernelData_16_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(0),
      Q => \^kerneldata_16\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(10),
      Q => \^kerneldata_16\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(11),
      Q => \^kerneldata_16\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(12),
      Q => \^kerneldata_16\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(13),
      Q => \^kerneldata_16\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(14),
      Q => \^kerneldata_16\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(15),
      Q => \^kerneldata_16\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(16),
      Q => \^kerneldata_16\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(17),
      Q => \^kerneldata_16\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(18),
      Q => \^kerneldata_16\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(19),
      Q => \^kerneldata_16\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(1),
      Q => \^kerneldata_16\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(20),
      Q => \^kerneldata_16\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(21),
      Q => \^kerneldata_16\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(22),
      Q => \^kerneldata_16\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(23),
      Q => \^kerneldata_16\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(24),
      Q => \^kerneldata_16\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(25),
      Q => \^kerneldata_16\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(26),
      Q => \^kerneldata_16\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(27),
      Q => \^kerneldata_16\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(28),
      Q => \^kerneldata_16\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(29),
      Q => \^kerneldata_16\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(2),
      Q => \^kerneldata_16\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(30),
      Q => \^kerneldata_16\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(31),
      Q => \^kerneldata_16\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(3),
      Q => \^kerneldata_16\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(4),
      Q => \^kerneldata_16\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(5),
      Q => \^kerneldata_16\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(6),
      Q => \^kerneldata_16\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(7),
      Q => \^kerneldata_16\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(8),
      Q => \^kerneldata_16\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_16_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_16[31]_i_1_n_0\,
      D => int_kernelData_160(9),
      Q => \^kerneldata_16\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(0),
      O => int_kernelData_170(0)
    );
\int_kernelData_17[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(10),
      O => int_kernelData_170(10)
    );
\int_kernelData_17[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(11),
      O => int_kernelData_170(11)
    );
\int_kernelData_17[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(12),
      O => int_kernelData_170(12)
    );
\int_kernelData_17[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(13),
      O => int_kernelData_170(13)
    );
\int_kernelData_17[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(14),
      O => int_kernelData_170(14)
    );
\int_kernelData_17[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(15),
      O => int_kernelData_170(15)
    );
\int_kernelData_17[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(16),
      O => int_kernelData_170(16)
    );
\int_kernelData_17[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(17),
      O => int_kernelData_170(17)
    );
\int_kernelData_17[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(18),
      O => int_kernelData_170(18)
    );
\int_kernelData_17[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(19),
      O => int_kernelData_170(19)
    );
\int_kernelData_17[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(1),
      O => int_kernelData_170(1)
    );
\int_kernelData_17[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(20),
      O => int_kernelData_170(20)
    );
\int_kernelData_17[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(21),
      O => int_kernelData_170(21)
    );
\int_kernelData_17[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(22),
      O => int_kernelData_170(22)
    );
\int_kernelData_17[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_17\(23),
      O => int_kernelData_170(23)
    );
\int_kernelData_17[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(24),
      O => int_kernelData_170(24)
    );
\int_kernelData_17[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(25),
      O => int_kernelData_170(25)
    );
\int_kernelData_17[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(26),
      O => int_kernelData_170(26)
    );
\int_kernelData_17[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(27),
      O => int_kernelData_170(27)
    );
\int_kernelData_17[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(28),
      O => int_kernelData_170(28)
    );
\int_kernelData_17[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(29),
      O => int_kernelData_170(29)
    );
\int_kernelData_17[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(2),
      O => int_kernelData_170(2)
    );
\int_kernelData_17[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(30),
      O => int_kernelData_170(30)
    );
\int_kernelData_17[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_kernelData_17[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_17[31]_i_1_n_0\
    );
\int_kernelData_17[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_17\(31),
      O => int_kernelData_170(31)
    );
\int_kernelData_17[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_kernelData_13[31]_i_4_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_17[31]_i_3_n_0\
    );
\int_kernelData_17[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(3),
      O => int_kernelData_170(3)
    );
\int_kernelData_17[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(4),
      O => int_kernelData_170(4)
    );
\int_kernelData_17[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(5),
      O => int_kernelData_170(5)
    );
\int_kernelData_17[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(6),
      O => int_kernelData_170(6)
    );
\int_kernelData_17[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_17\(7),
      O => int_kernelData_170(7)
    );
\int_kernelData_17[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(8),
      O => int_kernelData_170(8)
    );
\int_kernelData_17[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_17\(9),
      O => int_kernelData_170(9)
    );
\int_kernelData_17_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(0),
      Q => \^kerneldata_17\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(10),
      Q => \^kerneldata_17\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(11),
      Q => \^kerneldata_17\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(12),
      Q => \^kerneldata_17\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(13),
      Q => \^kerneldata_17\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(14),
      Q => \^kerneldata_17\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(15),
      Q => \^kerneldata_17\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(16),
      Q => \^kerneldata_17\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(17),
      Q => \^kerneldata_17\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(18),
      Q => \^kerneldata_17\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(19),
      Q => \^kerneldata_17\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(1),
      Q => \^kerneldata_17\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(20),
      Q => \^kerneldata_17\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(21),
      Q => \^kerneldata_17\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(22),
      Q => \^kerneldata_17\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(23),
      Q => \^kerneldata_17\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(24),
      Q => \^kerneldata_17\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(25),
      Q => \^kerneldata_17\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(26),
      Q => \^kerneldata_17\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(27),
      Q => \^kerneldata_17\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(28),
      Q => \^kerneldata_17\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(29),
      Q => \^kerneldata_17\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(2),
      Q => \^kerneldata_17\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(30),
      Q => \^kerneldata_17\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(31),
      Q => \^kerneldata_17\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(3),
      Q => \^kerneldata_17\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(4),
      Q => \^kerneldata_17\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(5),
      Q => \^kerneldata_17\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(6),
      Q => \^kerneldata_17\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(7),
      Q => \^kerneldata_17\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(8),
      Q => \^kerneldata_17\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_17_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_17[31]_i_1_n_0\,
      D => int_kernelData_170(9),
      Q => \^kerneldata_17\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(0),
      O => int_kernelData_180(0)
    );
\int_kernelData_18[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(10),
      O => int_kernelData_180(10)
    );
\int_kernelData_18[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(11),
      O => int_kernelData_180(11)
    );
\int_kernelData_18[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(12),
      O => int_kernelData_180(12)
    );
\int_kernelData_18[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(13),
      O => int_kernelData_180(13)
    );
\int_kernelData_18[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(14),
      O => int_kernelData_180(14)
    );
\int_kernelData_18[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(15),
      O => int_kernelData_180(15)
    );
\int_kernelData_18[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(16),
      O => int_kernelData_180(16)
    );
\int_kernelData_18[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(17),
      O => int_kernelData_180(17)
    );
\int_kernelData_18[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(18),
      O => int_kernelData_180(18)
    );
\int_kernelData_18[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(19),
      O => int_kernelData_180(19)
    );
\int_kernelData_18[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(1),
      O => int_kernelData_180(1)
    );
\int_kernelData_18[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(20),
      O => int_kernelData_180(20)
    );
\int_kernelData_18[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(21),
      O => int_kernelData_180(21)
    );
\int_kernelData_18[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(22),
      O => int_kernelData_180(22)
    );
\int_kernelData_18[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_18\(23),
      O => int_kernelData_180(23)
    );
\int_kernelData_18[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(24),
      O => int_kernelData_180(24)
    );
\int_kernelData_18[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(25),
      O => int_kernelData_180(25)
    );
\int_kernelData_18[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(26),
      O => int_kernelData_180(26)
    );
\int_kernelData_18[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(27),
      O => int_kernelData_180(27)
    );
\int_kernelData_18[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(28),
      O => int_kernelData_180(28)
    );
\int_kernelData_18[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(29),
      O => int_kernelData_180(29)
    );
\int_kernelData_18[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(2),
      O => int_kernelData_180(2)
    );
\int_kernelData_18[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(30),
      O => int_kernelData_180(30)
    );
\int_kernelData_18[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_kernelData_17[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_18[31]_i_1_n_0\
    );
\int_kernelData_18[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_18\(31),
      O => int_kernelData_180(31)
    );
\int_kernelData_18[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(3),
      O => int_kernelData_180(3)
    );
\int_kernelData_18[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(4),
      O => int_kernelData_180(4)
    );
\int_kernelData_18[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(5),
      O => int_kernelData_180(5)
    );
\int_kernelData_18[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(6),
      O => int_kernelData_180(6)
    );
\int_kernelData_18[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_18\(7),
      O => int_kernelData_180(7)
    );
\int_kernelData_18[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(8),
      O => int_kernelData_180(8)
    );
\int_kernelData_18[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_18\(9),
      O => int_kernelData_180(9)
    );
\int_kernelData_18_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(0),
      Q => \^kerneldata_18\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(10),
      Q => \^kerneldata_18\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(11),
      Q => \^kerneldata_18\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(12),
      Q => \^kerneldata_18\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(13),
      Q => \^kerneldata_18\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(14),
      Q => \^kerneldata_18\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(15),
      Q => \^kerneldata_18\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(16),
      Q => \^kerneldata_18\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(17),
      Q => \^kerneldata_18\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(18),
      Q => \^kerneldata_18\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(19),
      Q => \^kerneldata_18\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(1),
      Q => \^kerneldata_18\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(20),
      Q => \^kerneldata_18\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(21),
      Q => \^kerneldata_18\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(22),
      Q => \^kerneldata_18\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(23),
      Q => \^kerneldata_18\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(24),
      Q => \^kerneldata_18\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(25),
      Q => \^kerneldata_18\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(26),
      Q => \^kerneldata_18\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(27),
      Q => \^kerneldata_18\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(28),
      Q => \^kerneldata_18\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(29),
      Q => \^kerneldata_18\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(2),
      Q => \^kerneldata_18\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(30),
      Q => \^kerneldata_18\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(31),
      Q => \^kerneldata_18\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(3),
      Q => \^kerneldata_18\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(4),
      Q => \^kerneldata_18\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(5),
      Q => \^kerneldata_18\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(6),
      Q => \^kerneldata_18\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(7),
      Q => \^kerneldata_18\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(8),
      Q => \^kerneldata_18\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_18_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_18[31]_i_1_n_0\,
      D => int_kernelData_180(9),
      Q => \^kerneldata_18\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(0),
      O => int_kernelData_190(0)
    );
\int_kernelData_19[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(10),
      O => int_kernelData_190(10)
    );
\int_kernelData_19[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(11),
      O => int_kernelData_190(11)
    );
\int_kernelData_19[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(12),
      O => int_kernelData_190(12)
    );
\int_kernelData_19[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(13),
      O => int_kernelData_190(13)
    );
\int_kernelData_19[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(14),
      O => int_kernelData_190(14)
    );
\int_kernelData_19[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(15),
      O => int_kernelData_190(15)
    );
\int_kernelData_19[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(16),
      O => int_kernelData_190(16)
    );
\int_kernelData_19[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(17),
      O => int_kernelData_190(17)
    );
\int_kernelData_19[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(18),
      O => int_kernelData_190(18)
    );
\int_kernelData_19[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(19),
      O => int_kernelData_190(19)
    );
\int_kernelData_19[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(1),
      O => int_kernelData_190(1)
    );
\int_kernelData_19[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(20),
      O => int_kernelData_190(20)
    );
\int_kernelData_19[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(21),
      O => int_kernelData_190(21)
    );
\int_kernelData_19[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(22),
      O => int_kernelData_190(22)
    );
\int_kernelData_19[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_19\(23),
      O => int_kernelData_190(23)
    );
\int_kernelData_19[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(24),
      O => int_kernelData_190(24)
    );
\int_kernelData_19[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(25),
      O => int_kernelData_190(25)
    );
\int_kernelData_19[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(26),
      O => int_kernelData_190(26)
    );
\int_kernelData_19[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(27),
      O => int_kernelData_190(27)
    );
\int_kernelData_19[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(28),
      O => int_kernelData_190(28)
    );
\int_kernelData_19[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(29),
      O => int_kernelData_190(29)
    );
\int_kernelData_19[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(2),
      O => int_kernelData_190(2)
    );
\int_kernelData_19[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(30),
      O => int_kernelData_190(30)
    );
\int_kernelData_19[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_kernelData_19[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_19[31]_i_1_n_0\
    );
\int_kernelData_19[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_19\(31),
      O => int_kernelData_190(31)
    );
\int_kernelData_19[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_kernelData_13[31]_i_4_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_19[31]_i_3_n_0\
    );
\int_kernelData_19[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(3),
      O => int_kernelData_190(3)
    );
\int_kernelData_19[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(4),
      O => int_kernelData_190(4)
    );
\int_kernelData_19[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(5),
      O => int_kernelData_190(5)
    );
\int_kernelData_19[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(6),
      O => int_kernelData_190(6)
    );
\int_kernelData_19[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_19\(7),
      O => int_kernelData_190(7)
    );
\int_kernelData_19[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(8),
      O => int_kernelData_190(8)
    );
\int_kernelData_19[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_19\(9),
      O => int_kernelData_190(9)
    );
\int_kernelData_19_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(0),
      Q => \^kerneldata_19\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(10),
      Q => \^kerneldata_19\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(11),
      Q => \^kerneldata_19\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(12),
      Q => \^kerneldata_19\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(13),
      Q => \^kerneldata_19\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(14),
      Q => \^kerneldata_19\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(15),
      Q => \^kerneldata_19\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(16),
      Q => \^kerneldata_19\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(17),
      Q => \^kerneldata_19\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(18),
      Q => \^kerneldata_19\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(19),
      Q => \^kerneldata_19\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(1),
      Q => \^kerneldata_19\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(20),
      Q => \^kerneldata_19\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(21),
      Q => \^kerneldata_19\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(22),
      Q => \^kerneldata_19\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(23),
      Q => \^kerneldata_19\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(24),
      Q => \^kerneldata_19\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(25),
      Q => \^kerneldata_19\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(26),
      Q => \^kerneldata_19\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(27),
      Q => \^kerneldata_19\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(28),
      Q => \^kerneldata_19\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(29),
      Q => \^kerneldata_19\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(2),
      Q => \^kerneldata_19\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(30),
      Q => \^kerneldata_19\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(31),
      Q => \^kerneldata_19\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(3),
      Q => \^kerneldata_19\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(4),
      Q => \^kerneldata_19\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(5),
      Q => \^kerneldata_19\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(6),
      Q => \^kerneldata_19\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(7),
      Q => \^kerneldata_19\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(8),
      Q => \^kerneldata_19\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_19_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_19[31]_i_1_n_0\,
      D => int_kernelData_190(9),
      Q => \^kerneldata_19\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(0),
      O => int_kernelData_10(0)
    );
\int_kernelData_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(10),
      O => int_kernelData_10(10)
    );
\int_kernelData_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(11),
      O => int_kernelData_10(11)
    );
\int_kernelData_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(12),
      O => int_kernelData_10(12)
    );
\int_kernelData_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(13),
      O => int_kernelData_10(13)
    );
\int_kernelData_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(14),
      O => int_kernelData_10(14)
    );
\int_kernelData_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(15),
      O => int_kernelData_10(15)
    );
\int_kernelData_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(16),
      O => int_kernelData_10(16)
    );
\int_kernelData_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(17),
      O => int_kernelData_10(17)
    );
\int_kernelData_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(18),
      O => int_kernelData_10(18)
    );
\int_kernelData_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(19),
      O => int_kernelData_10(19)
    );
\int_kernelData_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(1),
      O => int_kernelData_10(1)
    );
\int_kernelData_1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(20),
      O => int_kernelData_10(20)
    );
\int_kernelData_1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(21),
      O => int_kernelData_10(21)
    );
\int_kernelData_1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(22),
      O => int_kernelData_10(22)
    );
\int_kernelData_1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(23),
      O => int_kernelData_10(23)
    );
\int_kernelData_1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(24),
      O => int_kernelData_10(24)
    );
\int_kernelData_1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(25),
      O => int_kernelData_10(25)
    );
\int_kernelData_1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(26),
      O => int_kernelData_10(26)
    );
\int_kernelData_1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(27),
      O => int_kernelData_10(27)
    );
\int_kernelData_1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(28),
      O => int_kernelData_10(28)
    );
\int_kernelData_1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(29),
      O => int_kernelData_10(29)
    );
\int_kernelData_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(2),
      O => int_kernelData_10(2)
    );
\int_kernelData_1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(30),
      O => int_kernelData_10(30)
    );
\int_kernelData_1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_1[31]_i_1_n_0\
    );
\int_kernelData_1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(31),
      O => int_kernelData_10(31)
    );
\int_kernelData_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(3),
      O => int_kernelData_10(3)
    );
\int_kernelData_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(4),
      O => int_kernelData_10(4)
    );
\int_kernelData_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(5),
      O => int_kernelData_10(5)
    );
\int_kernelData_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(6),
      O => int_kernelData_10(6)
    );
\int_kernelData_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(7),
      O => int_kernelData_10(7)
    );
\int_kernelData_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(8),
      O => int_kernelData_10(8)
    );
\int_kernelData_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(9),
      O => int_kernelData_10(9)
    );
\int_kernelData_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(0),
      Q => \^kerneldata_1\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(10),
      Q => \^kerneldata_1\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(11),
      Q => \^kerneldata_1\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(12),
      Q => \^kerneldata_1\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(13),
      Q => \^kerneldata_1\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(14),
      Q => \^kerneldata_1\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(15),
      Q => \^kerneldata_1\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(16),
      Q => \^kerneldata_1\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(17),
      Q => \^kerneldata_1\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(18),
      Q => \^kerneldata_1\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(19),
      Q => \^kerneldata_1\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(1),
      Q => \^kerneldata_1\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(20),
      Q => \^kerneldata_1\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(21),
      Q => \^kerneldata_1\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(22),
      Q => \^kerneldata_1\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(23),
      Q => \^kerneldata_1\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(24),
      Q => \^kerneldata_1\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(25),
      Q => \^kerneldata_1\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(26),
      Q => \^kerneldata_1\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(27),
      Q => \^kerneldata_1\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(28),
      Q => \^kerneldata_1\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(29),
      Q => \^kerneldata_1\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(2),
      Q => \^kerneldata_1\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(30),
      Q => \^kerneldata_1\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(31),
      Q => \^kerneldata_1\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(3),
      Q => \^kerneldata_1\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(4),
      Q => \^kerneldata_1\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(5),
      Q => \^kerneldata_1\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(6),
      Q => \^kerneldata_1\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(7),
      Q => \^kerneldata_1\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(8),
      Q => \^kerneldata_1\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(9),
      Q => \^kerneldata_1\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(0),
      O => int_kernelData_200(0)
    );
\int_kernelData_20[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(10),
      O => int_kernelData_200(10)
    );
\int_kernelData_20[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(11),
      O => int_kernelData_200(11)
    );
\int_kernelData_20[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(12),
      O => int_kernelData_200(12)
    );
\int_kernelData_20[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(13),
      O => int_kernelData_200(13)
    );
\int_kernelData_20[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(14),
      O => int_kernelData_200(14)
    );
\int_kernelData_20[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(15),
      O => int_kernelData_200(15)
    );
\int_kernelData_20[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(16),
      O => int_kernelData_200(16)
    );
\int_kernelData_20[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(17),
      O => int_kernelData_200(17)
    );
\int_kernelData_20[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(18),
      O => int_kernelData_200(18)
    );
\int_kernelData_20[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(19),
      O => int_kernelData_200(19)
    );
\int_kernelData_20[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(1),
      O => int_kernelData_200(1)
    );
\int_kernelData_20[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(20),
      O => int_kernelData_200(20)
    );
\int_kernelData_20[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(21),
      O => int_kernelData_200(21)
    );
\int_kernelData_20[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(22),
      O => int_kernelData_200(22)
    );
\int_kernelData_20[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_20\(23),
      O => int_kernelData_200(23)
    );
\int_kernelData_20[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(24),
      O => int_kernelData_200(24)
    );
\int_kernelData_20[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(25),
      O => int_kernelData_200(25)
    );
\int_kernelData_20[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(26),
      O => int_kernelData_200(26)
    );
\int_kernelData_20[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(27),
      O => int_kernelData_200(27)
    );
\int_kernelData_20[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(28),
      O => int_kernelData_200(28)
    );
\int_kernelData_20[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(29),
      O => int_kernelData_200(29)
    );
\int_kernelData_20[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(2),
      O => int_kernelData_200(2)
    );
\int_kernelData_20[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(30),
      O => int_kernelData_200(30)
    );
\int_kernelData_20[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_kernelData_19[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_20[31]_i_1_n_0\
    );
\int_kernelData_20[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_20\(31),
      O => int_kernelData_200(31)
    );
\int_kernelData_20[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(3),
      O => int_kernelData_200(3)
    );
\int_kernelData_20[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(4),
      O => int_kernelData_200(4)
    );
\int_kernelData_20[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(5),
      O => int_kernelData_200(5)
    );
\int_kernelData_20[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(6),
      O => int_kernelData_200(6)
    );
\int_kernelData_20[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_20\(7),
      O => int_kernelData_200(7)
    );
\int_kernelData_20[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(8),
      O => int_kernelData_200(8)
    );
\int_kernelData_20[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_20\(9),
      O => int_kernelData_200(9)
    );
\int_kernelData_20_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(0),
      Q => \^kerneldata_20\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(10),
      Q => \^kerneldata_20\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(11),
      Q => \^kerneldata_20\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(12),
      Q => \^kerneldata_20\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(13),
      Q => \^kerneldata_20\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(14),
      Q => \^kerneldata_20\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(15),
      Q => \^kerneldata_20\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(16),
      Q => \^kerneldata_20\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(17),
      Q => \^kerneldata_20\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(18),
      Q => \^kerneldata_20\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(19),
      Q => \^kerneldata_20\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(1),
      Q => \^kerneldata_20\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(20),
      Q => \^kerneldata_20\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(21),
      Q => \^kerneldata_20\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(22),
      Q => \^kerneldata_20\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(23),
      Q => \^kerneldata_20\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(24),
      Q => \^kerneldata_20\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(25),
      Q => \^kerneldata_20\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(26),
      Q => \^kerneldata_20\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(27),
      Q => \^kerneldata_20\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(28),
      Q => \^kerneldata_20\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(29),
      Q => \^kerneldata_20\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(2),
      Q => \^kerneldata_20\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(30),
      Q => \^kerneldata_20\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(31),
      Q => \^kerneldata_20\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(3),
      Q => \^kerneldata_20\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(4),
      Q => \^kerneldata_20\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(5),
      Q => \^kerneldata_20\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(6),
      Q => \^kerneldata_20\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(7),
      Q => \^kerneldata_20\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(8),
      Q => \^kerneldata_20\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_20_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_20[31]_i_1_n_0\,
      D => int_kernelData_200(9),
      Q => \^kerneldata_20\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(0),
      O => int_kernelData_210(0)
    );
\int_kernelData_21[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(10),
      O => int_kernelData_210(10)
    );
\int_kernelData_21[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(11),
      O => int_kernelData_210(11)
    );
\int_kernelData_21[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(12),
      O => int_kernelData_210(12)
    );
\int_kernelData_21[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(13),
      O => int_kernelData_210(13)
    );
\int_kernelData_21[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(14),
      O => int_kernelData_210(14)
    );
\int_kernelData_21[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(15),
      O => int_kernelData_210(15)
    );
\int_kernelData_21[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(16),
      O => int_kernelData_210(16)
    );
\int_kernelData_21[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(17),
      O => int_kernelData_210(17)
    );
\int_kernelData_21[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(18),
      O => int_kernelData_210(18)
    );
\int_kernelData_21[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(19),
      O => int_kernelData_210(19)
    );
\int_kernelData_21[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(1),
      O => int_kernelData_210(1)
    );
\int_kernelData_21[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(20),
      O => int_kernelData_210(20)
    );
\int_kernelData_21[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(21),
      O => int_kernelData_210(21)
    );
\int_kernelData_21[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(22),
      O => int_kernelData_210(22)
    );
\int_kernelData_21[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_21\(23),
      O => int_kernelData_210(23)
    );
\int_kernelData_21[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(24),
      O => int_kernelData_210(24)
    );
\int_kernelData_21[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(25),
      O => int_kernelData_210(25)
    );
\int_kernelData_21[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(26),
      O => int_kernelData_210(26)
    );
\int_kernelData_21[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(27),
      O => int_kernelData_210(27)
    );
\int_kernelData_21[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(28),
      O => int_kernelData_210(28)
    );
\int_kernelData_21[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(29),
      O => int_kernelData_210(29)
    );
\int_kernelData_21[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(2),
      O => int_kernelData_210(2)
    );
\int_kernelData_21[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(30),
      O => int_kernelData_210(30)
    );
\int_kernelData_21[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_kernelData_21[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_21[31]_i_1_n_0\
    );
\int_kernelData_21[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_21\(31),
      O => int_kernelData_210(31)
    );
\int_kernelData_21[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_kernelData_13[31]_i_4_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_21[31]_i_3_n_0\
    );
\int_kernelData_21[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(3),
      O => int_kernelData_210(3)
    );
\int_kernelData_21[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(4),
      O => int_kernelData_210(4)
    );
\int_kernelData_21[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(5),
      O => int_kernelData_210(5)
    );
\int_kernelData_21[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(6),
      O => int_kernelData_210(6)
    );
\int_kernelData_21[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_21\(7),
      O => int_kernelData_210(7)
    );
\int_kernelData_21[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(8),
      O => int_kernelData_210(8)
    );
\int_kernelData_21[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_21\(9),
      O => int_kernelData_210(9)
    );
\int_kernelData_21_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(0),
      Q => \^kerneldata_21\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(10),
      Q => \^kerneldata_21\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(11),
      Q => \^kerneldata_21\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(12),
      Q => \^kerneldata_21\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(13),
      Q => \^kerneldata_21\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(14),
      Q => \^kerneldata_21\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(15),
      Q => \^kerneldata_21\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(16),
      Q => \^kerneldata_21\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(17),
      Q => \^kerneldata_21\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(18),
      Q => \^kerneldata_21\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(19),
      Q => \^kerneldata_21\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(1),
      Q => \^kerneldata_21\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(20),
      Q => \^kerneldata_21\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(21),
      Q => \^kerneldata_21\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(22),
      Q => \^kerneldata_21\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(23),
      Q => \^kerneldata_21\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(24),
      Q => \^kerneldata_21\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(25),
      Q => \^kerneldata_21\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(26),
      Q => \^kerneldata_21\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(27),
      Q => \^kerneldata_21\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(28),
      Q => \^kerneldata_21\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(29),
      Q => \^kerneldata_21\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(2),
      Q => \^kerneldata_21\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(30),
      Q => \^kerneldata_21\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(31),
      Q => \^kerneldata_21\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(3),
      Q => \^kerneldata_21\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(4),
      Q => \^kerneldata_21\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(5),
      Q => \^kerneldata_21\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(6),
      Q => \^kerneldata_21\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(7),
      Q => \^kerneldata_21\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(8),
      Q => \^kerneldata_21\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_21_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_21[31]_i_1_n_0\,
      D => int_kernelData_210(9),
      Q => \^kerneldata_21\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(0),
      O => int_kernelData_220(0)
    );
\int_kernelData_22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(10),
      O => int_kernelData_220(10)
    );
\int_kernelData_22[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(11),
      O => int_kernelData_220(11)
    );
\int_kernelData_22[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(12),
      O => int_kernelData_220(12)
    );
\int_kernelData_22[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(13),
      O => int_kernelData_220(13)
    );
\int_kernelData_22[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(14),
      O => int_kernelData_220(14)
    );
\int_kernelData_22[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(15),
      O => int_kernelData_220(15)
    );
\int_kernelData_22[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(16),
      O => int_kernelData_220(16)
    );
\int_kernelData_22[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(17),
      O => int_kernelData_220(17)
    );
\int_kernelData_22[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(18),
      O => int_kernelData_220(18)
    );
\int_kernelData_22[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(19),
      O => int_kernelData_220(19)
    );
\int_kernelData_22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(1),
      O => int_kernelData_220(1)
    );
\int_kernelData_22[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(20),
      O => int_kernelData_220(20)
    );
\int_kernelData_22[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(21),
      O => int_kernelData_220(21)
    );
\int_kernelData_22[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(22),
      O => int_kernelData_220(22)
    );
\int_kernelData_22[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_22\(23),
      O => int_kernelData_220(23)
    );
\int_kernelData_22[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(24),
      O => int_kernelData_220(24)
    );
\int_kernelData_22[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(25),
      O => int_kernelData_220(25)
    );
\int_kernelData_22[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(26),
      O => int_kernelData_220(26)
    );
\int_kernelData_22[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(27),
      O => int_kernelData_220(27)
    );
\int_kernelData_22[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(28),
      O => int_kernelData_220(28)
    );
\int_kernelData_22[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(29),
      O => int_kernelData_220(29)
    );
\int_kernelData_22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(2),
      O => int_kernelData_220(2)
    );
\int_kernelData_22[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(30),
      O => int_kernelData_220(30)
    );
\int_kernelData_22[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_kernelData_21[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_22[31]_i_1_n_0\
    );
\int_kernelData_22[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_22\(31),
      O => int_kernelData_220(31)
    );
\int_kernelData_22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(3),
      O => int_kernelData_220(3)
    );
\int_kernelData_22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(4),
      O => int_kernelData_220(4)
    );
\int_kernelData_22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(5),
      O => int_kernelData_220(5)
    );
\int_kernelData_22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(6),
      O => int_kernelData_220(6)
    );
\int_kernelData_22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_22\(7),
      O => int_kernelData_220(7)
    );
\int_kernelData_22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(8),
      O => int_kernelData_220(8)
    );
\int_kernelData_22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_22\(9),
      O => int_kernelData_220(9)
    );
\int_kernelData_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(0),
      Q => \^kerneldata_22\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(10),
      Q => \^kerneldata_22\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(11),
      Q => \^kerneldata_22\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(12),
      Q => \^kerneldata_22\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(13),
      Q => \^kerneldata_22\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(14),
      Q => \^kerneldata_22\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(15),
      Q => \^kerneldata_22\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(16),
      Q => \^kerneldata_22\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(17),
      Q => \^kerneldata_22\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(18),
      Q => \^kerneldata_22\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(19),
      Q => \^kerneldata_22\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(1),
      Q => \^kerneldata_22\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(20),
      Q => \^kerneldata_22\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(21),
      Q => \^kerneldata_22\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(22),
      Q => \^kerneldata_22\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(23),
      Q => \^kerneldata_22\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(24),
      Q => \^kerneldata_22\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(25),
      Q => \^kerneldata_22\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(26),
      Q => \^kerneldata_22\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(27),
      Q => \^kerneldata_22\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(28),
      Q => \^kerneldata_22\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(29),
      Q => \^kerneldata_22\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(2),
      Q => \^kerneldata_22\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(30),
      Q => \^kerneldata_22\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(31),
      Q => \^kerneldata_22\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(3),
      Q => \^kerneldata_22\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(4),
      Q => \^kerneldata_22\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(5),
      Q => \^kerneldata_22\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(6),
      Q => \^kerneldata_22\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(7),
      Q => \^kerneldata_22\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(8),
      Q => \^kerneldata_22\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_22[31]_i_1_n_0\,
      D => int_kernelData_220(9),
      Q => \^kerneldata_22\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(0),
      O => int_kernelData_230(0)
    );
\int_kernelData_23[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(10),
      O => int_kernelData_230(10)
    );
\int_kernelData_23[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(11),
      O => int_kernelData_230(11)
    );
\int_kernelData_23[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(12),
      O => int_kernelData_230(12)
    );
\int_kernelData_23[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(13),
      O => int_kernelData_230(13)
    );
\int_kernelData_23[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(14),
      O => int_kernelData_230(14)
    );
\int_kernelData_23[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(15),
      O => int_kernelData_230(15)
    );
\int_kernelData_23[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(16),
      O => int_kernelData_230(16)
    );
\int_kernelData_23[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(17),
      O => int_kernelData_230(17)
    );
\int_kernelData_23[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(18),
      O => int_kernelData_230(18)
    );
\int_kernelData_23[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(19),
      O => int_kernelData_230(19)
    );
\int_kernelData_23[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(1),
      O => int_kernelData_230(1)
    );
\int_kernelData_23[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(20),
      O => int_kernelData_230(20)
    );
\int_kernelData_23[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(21),
      O => int_kernelData_230(21)
    );
\int_kernelData_23[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(22),
      O => int_kernelData_230(22)
    );
\int_kernelData_23[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_23\(23),
      O => int_kernelData_230(23)
    );
\int_kernelData_23[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(24),
      O => int_kernelData_230(24)
    );
\int_kernelData_23[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(25),
      O => int_kernelData_230(25)
    );
\int_kernelData_23[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(26),
      O => int_kernelData_230(26)
    );
\int_kernelData_23[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(27),
      O => int_kernelData_230(27)
    );
\int_kernelData_23[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(28),
      O => int_kernelData_230(28)
    );
\int_kernelData_23[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(29),
      O => int_kernelData_230(29)
    );
\int_kernelData_23[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(2),
      O => int_kernelData_230(2)
    );
\int_kernelData_23[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(30),
      O => int_kernelData_230(30)
    );
\int_kernelData_23[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_kernelData_23[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_23[31]_i_1_n_0\
    );
\int_kernelData_23[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_23\(31),
      O => int_kernelData_230(31)
    );
\int_kernelData_23[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_kernelData_13[31]_i_4_n_0\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_23[31]_i_3_n_0\
    );
\int_kernelData_23[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(3),
      O => int_kernelData_230(3)
    );
\int_kernelData_23[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(4),
      O => int_kernelData_230(4)
    );
\int_kernelData_23[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(5),
      O => int_kernelData_230(5)
    );
\int_kernelData_23[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(6),
      O => int_kernelData_230(6)
    );
\int_kernelData_23[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_23\(7),
      O => int_kernelData_230(7)
    );
\int_kernelData_23[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(8),
      O => int_kernelData_230(8)
    );
\int_kernelData_23[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_23\(9),
      O => int_kernelData_230(9)
    );
\int_kernelData_23_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(0),
      Q => \^kerneldata_23\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(10),
      Q => \^kerneldata_23\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(11),
      Q => \^kerneldata_23\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(12),
      Q => \^kerneldata_23\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(13),
      Q => \^kerneldata_23\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(14),
      Q => \^kerneldata_23\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(15),
      Q => \^kerneldata_23\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(16),
      Q => \^kerneldata_23\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(17),
      Q => \^kerneldata_23\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(18),
      Q => \^kerneldata_23\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(19),
      Q => \^kerneldata_23\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(1),
      Q => \^kerneldata_23\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(20),
      Q => \^kerneldata_23\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(21),
      Q => \^kerneldata_23\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(22),
      Q => \^kerneldata_23\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(23),
      Q => \^kerneldata_23\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(24),
      Q => \^kerneldata_23\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(25),
      Q => \^kerneldata_23\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(26),
      Q => \^kerneldata_23\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(27),
      Q => \^kerneldata_23\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(28),
      Q => \^kerneldata_23\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(29),
      Q => \^kerneldata_23\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(2),
      Q => \^kerneldata_23\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(30),
      Q => \^kerneldata_23\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(31),
      Q => \^kerneldata_23\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(3),
      Q => \^kerneldata_23\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(4),
      Q => \^kerneldata_23\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(5),
      Q => \^kerneldata_23\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(6),
      Q => \^kerneldata_23\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(7),
      Q => \^kerneldata_23\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(8),
      Q => \^kerneldata_23\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_23_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_23[31]_i_1_n_0\,
      D => int_kernelData_230(9),
      Q => \^kerneldata_23\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(0),
      O => int_kernelData_240(0)
    );
\int_kernelData_24[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(10),
      O => int_kernelData_240(10)
    );
\int_kernelData_24[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(11),
      O => int_kernelData_240(11)
    );
\int_kernelData_24[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(12),
      O => int_kernelData_240(12)
    );
\int_kernelData_24[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(13),
      O => int_kernelData_240(13)
    );
\int_kernelData_24[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(14),
      O => int_kernelData_240(14)
    );
\int_kernelData_24[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(15),
      O => int_kernelData_240(15)
    );
\int_kernelData_24[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(16),
      O => int_kernelData_240(16)
    );
\int_kernelData_24[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(17),
      O => int_kernelData_240(17)
    );
\int_kernelData_24[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(18),
      O => int_kernelData_240(18)
    );
\int_kernelData_24[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(19),
      O => int_kernelData_240(19)
    );
\int_kernelData_24[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(1),
      O => int_kernelData_240(1)
    );
\int_kernelData_24[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(20),
      O => int_kernelData_240(20)
    );
\int_kernelData_24[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(21),
      O => int_kernelData_240(21)
    );
\int_kernelData_24[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(22),
      O => int_kernelData_240(22)
    );
\int_kernelData_24[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_24\(23),
      O => int_kernelData_240(23)
    );
\int_kernelData_24[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(24),
      O => int_kernelData_240(24)
    );
\int_kernelData_24[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(25),
      O => int_kernelData_240(25)
    );
\int_kernelData_24[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(26),
      O => int_kernelData_240(26)
    );
\int_kernelData_24[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(27),
      O => int_kernelData_240(27)
    );
\int_kernelData_24[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(28),
      O => int_kernelData_240(28)
    );
\int_kernelData_24[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(29),
      O => int_kernelData_240(29)
    );
\int_kernelData_24[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(2),
      O => int_kernelData_240(2)
    );
\int_kernelData_24[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(30),
      O => int_kernelData_240(30)
    );
\int_kernelData_24[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_kernelData_23[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_24[31]_i_1_n_0\
    );
\int_kernelData_24[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_24\(31),
      O => int_kernelData_240(31)
    );
\int_kernelData_24[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(3),
      O => int_kernelData_240(3)
    );
\int_kernelData_24[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(4),
      O => int_kernelData_240(4)
    );
\int_kernelData_24[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(5),
      O => int_kernelData_240(5)
    );
\int_kernelData_24[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(6),
      O => int_kernelData_240(6)
    );
\int_kernelData_24[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_24\(7),
      O => int_kernelData_240(7)
    );
\int_kernelData_24[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(8),
      O => int_kernelData_240(8)
    );
\int_kernelData_24[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_24\(9),
      O => int_kernelData_240(9)
    );
\int_kernelData_24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(0),
      Q => \^kerneldata_24\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(10),
      Q => \^kerneldata_24\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(11),
      Q => \^kerneldata_24\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(12),
      Q => \^kerneldata_24\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(13),
      Q => \^kerneldata_24\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(14),
      Q => \^kerneldata_24\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(15),
      Q => \^kerneldata_24\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(16),
      Q => \^kerneldata_24\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(17),
      Q => \^kerneldata_24\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(18),
      Q => \^kerneldata_24\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(19),
      Q => \^kerneldata_24\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(1),
      Q => \^kerneldata_24\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(20),
      Q => \^kerneldata_24\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(21),
      Q => \^kerneldata_24\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(22),
      Q => \^kerneldata_24\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(23),
      Q => \^kerneldata_24\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(24),
      Q => \^kerneldata_24\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(25),
      Q => \^kerneldata_24\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(26),
      Q => \^kerneldata_24\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(27),
      Q => \^kerneldata_24\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(28),
      Q => \^kerneldata_24\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(29),
      Q => \^kerneldata_24\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(2),
      Q => \^kerneldata_24\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(30),
      Q => \^kerneldata_24\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(31),
      Q => \^kerneldata_24\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(3),
      Q => \^kerneldata_24\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(4),
      Q => \^kerneldata_24\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(5),
      Q => \^kerneldata_24\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(6),
      Q => \^kerneldata_24\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(7),
      Q => \^kerneldata_24\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(8),
      Q => \^kerneldata_24\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_24[31]_i_1_n_0\,
      D => int_kernelData_240(9),
      Q => \^kerneldata_24\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(0),
      O => int_kernelData_20(0)
    );
\int_kernelData_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(10),
      O => int_kernelData_20(10)
    );
\int_kernelData_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(11),
      O => int_kernelData_20(11)
    );
\int_kernelData_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(12),
      O => int_kernelData_20(12)
    );
\int_kernelData_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(13),
      O => int_kernelData_20(13)
    );
\int_kernelData_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(14),
      O => int_kernelData_20(14)
    );
\int_kernelData_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(15),
      O => int_kernelData_20(15)
    );
\int_kernelData_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(16),
      O => int_kernelData_20(16)
    );
\int_kernelData_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(17),
      O => int_kernelData_20(17)
    );
\int_kernelData_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(18),
      O => int_kernelData_20(18)
    );
\int_kernelData_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(19),
      O => int_kernelData_20(19)
    );
\int_kernelData_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(1),
      O => int_kernelData_20(1)
    );
\int_kernelData_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(20),
      O => int_kernelData_20(20)
    );
\int_kernelData_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(21),
      O => int_kernelData_20(21)
    );
\int_kernelData_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(22),
      O => int_kernelData_20(22)
    );
\int_kernelData_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(23),
      O => int_kernelData_20(23)
    );
\int_kernelData_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(24),
      O => int_kernelData_20(24)
    );
\int_kernelData_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(25),
      O => int_kernelData_20(25)
    );
\int_kernelData_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(26),
      O => int_kernelData_20(26)
    );
\int_kernelData_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(27),
      O => int_kernelData_20(27)
    );
\int_kernelData_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(28),
      O => int_kernelData_20(28)
    );
\int_kernelData_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(29),
      O => int_kernelData_20(29)
    );
\int_kernelData_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(2),
      O => int_kernelData_20(2)
    );
\int_kernelData_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(30),
      O => int_kernelData_20(30)
    );
\int_kernelData_2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_2[31]_i_1_n_0\
    );
\int_kernelData_2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(31),
      O => int_kernelData_20(31)
    );
\int_kernelData_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(3),
      O => int_kernelData_20(3)
    );
\int_kernelData_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(4),
      O => int_kernelData_20(4)
    );
\int_kernelData_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(5),
      O => int_kernelData_20(5)
    );
\int_kernelData_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(6),
      O => int_kernelData_20(6)
    );
\int_kernelData_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(7),
      O => int_kernelData_20(7)
    );
\int_kernelData_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(8),
      O => int_kernelData_20(8)
    );
\int_kernelData_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(9),
      O => int_kernelData_20(9)
    );
\int_kernelData_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(0),
      Q => \^kerneldata_2\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(10),
      Q => \^kerneldata_2\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(11),
      Q => \^kerneldata_2\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(12),
      Q => \^kerneldata_2\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(13),
      Q => \^kerneldata_2\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(14),
      Q => \^kerneldata_2\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(15),
      Q => \^kerneldata_2\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(16),
      Q => \^kerneldata_2\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(17),
      Q => \^kerneldata_2\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(18),
      Q => \^kerneldata_2\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(19),
      Q => \^kerneldata_2\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(1),
      Q => \^kerneldata_2\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(20),
      Q => \^kerneldata_2\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(21),
      Q => \^kerneldata_2\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(22),
      Q => \^kerneldata_2\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(23),
      Q => \^kerneldata_2\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(24),
      Q => \^kerneldata_2\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(25),
      Q => \^kerneldata_2\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(26),
      Q => \^kerneldata_2\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(27),
      Q => \^kerneldata_2\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(28),
      Q => \^kerneldata_2\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(29),
      Q => \^kerneldata_2\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(2),
      Q => \^kerneldata_2\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(30),
      Q => \^kerneldata_2\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(31),
      Q => \^kerneldata_2\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(3),
      Q => \^kerneldata_2\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(4),
      Q => \^kerneldata_2\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(5),
      Q => \^kerneldata_2\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(6),
      Q => \^kerneldata_2\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(7),
      Q => \^kerneldata_2\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(8),
      Q => \^kerneldata_2\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(9),
      Q => \^kerneldata_2\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(0),
      O => int_kernelData_30(0)
    );
\int_kernelData_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(10),
      O => int_kernelData_30(10)
    );
\int_kernelData_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(11),
      O => int_kernelData_30(11)
    );
\int_kernelData_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(12),
      O => int_kernelData_30(12)
    );
\int_kernelData_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(13),
      O => int_kernelData_30(13)
    );
\int_kernelData_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(14),
      O => int_kernelData_30(14)
    );
\int_kernelData_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(15),
      O => int_kernelData_30(15)
    );
\int_kernelData_3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(16),
      O => int_kernelData_30(16)
    );
\int_kernelData_3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(17),
      O => int_kernelData_30(17)
    );
\int_kernelData_3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(18),
      O => int_kernelData_30(18)
    );
\int_kernelData_3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(19),
      O => int_kernelData_30(19)
    );
\int_kernelData_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(1),
      O => int_kernelData_30(1)
    );
\int_kernelData_3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(20),
      O => int_kernelData_30(20)
    );
\int_kernelData_3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(21),
      O => int_kernelData_30(21)
    );
\int_kernelData_3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(22),
      O => int_kernelData_30(22)
    );
\int_kernelData_3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(23),
      O => int_kernelData_30(23)
    );
\int_kernelData_3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(24),
      O => int_kernelData_30(24)
    );
\int_kernelData_3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(25),
      O => int_kernelData_30(25)
    );
\int_kernelData_3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(26),
      O => int_kernelData_30(26)
    );
\int_kernelData_3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(27),
      O => int_kernelData_30(27)
    );
\int_kernelData_3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(28),
      O => int_kernelData_30(28)
    );
\int_kernelData_3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(29),
      O => int_kernelData_30(29)
    );
\int_kernelData_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(2),
      O => int_kernelData_30(2)
    );
\int_kernelData_3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(30),
      O => int_kernelData_30(30)
    );
\int_kernelData_3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_3[31]_i_1_n_0\
    );
\int_kernelData_3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(31),
      O => int_kernelData_30(31)
    );
\int_kernelData_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(3),
      O => int_kernelData_30(3)
    );
\int_kernelData_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(4),
      O => int_kernelData_30(4)
    );
\int_kernelData_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(5),
      O => int_kernelData_30(5)
    );
\int_kernelData_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(6),
      O => int_kernelData_30(6)
    );
\int_kernelData_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(7),
      O => int_kernelData_30(7)
    );
\int_kernelData_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(8),
      O => int_kernelData_30(8)
    );
\int_kernelData_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(9),
      O => int_kernelData_30(9)
    );
\int_kernelData_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(0),
      Q => \^kerneldata_3\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(10),
      Q => \^kerneldata_3\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(11),
      Q => \^kerneldata_3\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(12),
      Q => \^kerneldata_3\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(13),
      Q => \^kerneldata_3\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(14),
      Q => \^kerneldata_3\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(15),
      Q => \^kerneldata_3\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(16),
      Q => \^kerneldata_3\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(17),
      Q => \^kerneldata_3\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(18),
      Q => \^kerneldata_3\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(19),
      Q => \^kerneldata_3\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(1),
      Q => \^kerneldata_3\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(20),
      Q => \^kerneldata_3\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(21),
      Q => \^kerneldata_3\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(22),
      Q => \^kerneldata_3\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(23),
      Q => \^kerneldata_3\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(24),
      Q => \^kerneldata_3\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(25),
      Q => \^kerneldata_3\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(26),
      Q => \^kerneldata_3\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(27),
      Q => \^kerneldata_3\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(28),
      Q => \^kerneldata_3\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(29),
      Q => \^kerneldata_3\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(2),
      Q => \^kerneldata_3\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(30),
      Q => \^kerneldata_3\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(31),
      Q => \^kerneldata_3\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(3),
      Q => \^kerneldata_3\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(4),
      Q => \^kerneldata_3\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(5),
      Q => \^kerneldata_3\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(6),
      Q => \^kerneldata_3\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(7),
      Q => \^kerneldata_3\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(8),
      Q => \^kerneldata_3\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(9),
      Q => \^kerneldata_3\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(0),
      O => int_kernelData_40(0)
    );
\int_kernelData_4[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(10),
      O => int_kernelData_40(10)
    );
\int_kernelData_4[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(11),
      O => int_kernelData_40(11)
    );
\int_kernelData_4[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(12),
      O => int_kernelData_40(12)
    );
\int_kernelData_4[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(13),
      O => int_kernelData_40(13)
    );
\int_kernelData_4[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(14),
      O => int_kernelData_40(14)
    );
\int_kernelData_4[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(15),
      O => int_kernelData_40(15)
    );
\int_kernelData_4[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(16),
      O => int_kernelData_40(16)
    );
\int_kernelData_4[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(17),
      O => int_kernelData_40(17)
    );
\int_kernelData_4[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(18),
      O => int_kernelData_40(18)
    );
\int_kernelData_4[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(19),
      O => int_kernelData_40(19)
    );
\int_kernelData_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(1),
      O => int_kernelData_40(1)
    );
\int_kernelData_4[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(20),
      O => int_kernelData_40(20)
    );
\int_kernelData_4[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(21),
      O => int_kernelData_40(21)
    );
\int_kernelData_4[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(22),
      O => int_kernelData_40(22)
    );
\int_kernelData_4[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(23),
      O => int_kernelData_40(23)
    );
\int_kernelData_4[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(24),
      O => int_kernelData_40(24)
    );
\int_kernelData_4[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(25),
      O => int_kernelData_40(25)
    );
\int_kernelData_4[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(26),
      O => int_kernelData_40(26)
    );
\int_kernelData_4[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(27),
      O => int_kernelData_40(27)
    );
\int_kernelData_4[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(28),
      O => int_kernelData_40(28)
    );
\int_kernelData_4[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(29),
      O => int_kernelData_40(29)
    );
\int_kernelData_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(2),
      O => int_kernelData_40(2)
    );
\int_kernelData_4[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(30),
      O => int_kernelData_40(30)
    );
\int_kernelData_4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_4[31]_i_1_n_0\
    );
\int_kernelData_4[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(31),
      O => int_kernelData_40(31)
    );
\int_kernelData_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(3),
      O => int_kernelData_40(3)
    );
\int_kernelData_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(4),
      O => int_kernelData_40(4)
    );
\int_kernelData_4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(5),
      O => int_kernelData_40(5)
    );
\int_kernelData_4[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(6),
      O => int_kernelData_40(6)
    );
\int_kernelData_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(7),
      O => int_kernelData_40(7)
    );
\int_kernelData_4[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(8),
      O => int_kernelData_40(8)
    );
\int_kernelData_4[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(9),
      O => int_kernelData_40(9)
    );
\int_kernelData_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(0),
      Q => \^kerneldata_4\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(10),
      Q => \^kerneldata_4\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(11),
      Q => \^kerneldata_4\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(12),
      Q => \^kerneldata_4\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(13),
      Q => \^kerneldata_4\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(14),
      Q => \^kerneldata_4\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(15),
      Q => \^kerneldata_4\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(16),
      Q => \^kerneldata_4\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(17),
      Q => \^kerneldata_4\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(18),
      Q => \^kerneldata_4\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(19),
      Q => \^kerneldata_4\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(1),
      Q => \^kerneldata_4\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(20),
      Q => \^kerneldata_4\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(21),
      Q => \^kerneldata_4\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(22),
      Q => \^kerneldata_4\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(23),
      Q => \^kerneldata_4\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(24),
      Q => \^kerneldata_4\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(25),
      Q => \^kerneldata_4\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(26),
      Q => \^kerneldata_4\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(27),
      Q => \^kerneldata_4\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(28),
      Q => \^kerneldata_4\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(29),
      Q => \^kerneldata_4\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(2),
      Q => \^kerneldata_4\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(30),
      Q => \^kerneldata_4\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(31),
      Q => \^kerneldata_4\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(3),
      Q => \^kerneldata_4\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(4),
      Q => \^kerneldata_4\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(5),
      Q => \^kerneldata_4\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(6),
      Q => \^kerneldata_4\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(7),
      Q => \^kerneldata_4\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(8),
      Q => \^kerneldata_4\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(9),
      Q => \^kerneldata_4\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(0),
      O => int_kernelData_50(0)
    );
\int_kernelData_5[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(10),
      O => int_kernelData_50(10)
    );
\int_kernelData_5[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(11),
      O => int_kernelData_50(11)
    );
\int_kernelData_5[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(12),
      O => int_kernelData_50(12)
    );
\int_kernelData_5[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(13),
      O => int_kernelData_50(13)
    );
\int_kernelData_5[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(14),
      O => int_kernelData_50(14)
    );
\int_kernelData_5[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(15),
      O => int_kernelData_50(15)
    );
\int_kernelData_5[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(16),
      O => int_kernelData_50(16)
    );
\int_kernelData_5[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(17),
      O => int_kernelData_50(17)
    );
\int_kernelData_5[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(18),
      O => int_kernelData_50(18)
    );
\int_kernelData_5[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(19),
      O => int_kernelData_50(19)
    );
\int_kernelData_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(1),
      O => int_kernelData_50(1)
    );
\int_kernelData_5[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(20),
      O => int_kernelData_50(20)
    );
\int_kernelData_5[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(21),
      O => int_kernelData_50(21)
    );
\int_kernelData_5[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(22),
      O => int_kernelData_50(22)
    );
\int_kernelData_5[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(23),
      O => int_kernelData_50(23)
    );
\int_kernelData_5[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(24),
      O => int_kernelData_50(24)
    );
\int_kernelData_5[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(25),
      O => int_kernelData_50(25)
    );
\int_kernelData_5[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(26),
      O => int_kernelData_50(26)
    );
\int_kernelData_5[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(27),
      O => int_kernelData_50(27)
    );
\int_kernelData_5[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(28),
      O => int_kernelData_50(28)
    );
\int_kernelData_5[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(29),
      O => int_kernelData_50(29)
    );
\int_kernelData_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(2),
      O => int_kernelData_50(2)
    );
\int_kernelData_5[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(30),
      O => int_kernelData_50(30)
    );
\int_kernelData_5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_5[31]_i_1_n_0\
    );
\int_kernelData_5[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(31),
      O => int_kernelData_50(31)
    );
\int_kernelData_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(3),
      O => int_kernelData_50(3)
    );
\int_kernelData_5[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(4),
      O => int_kernelData_50(4)
    );
\int_kernelData_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(5),
      O => int_kernelData_50(5)
    );
\int_kernelData_5[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(6),
      O => int_kernelData_50(6)
    );
\int_kernelData_5[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(7),
      O => int_kernelData_50(7)
    );
\int_kernelData_5[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(8),
      O => int_kernelData_50(8)
    );
\int_kernelData_5[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(9),
      O => int_kernelData_50(9)
    );
\int_kernelData_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(0),
      Q => \^kerneldata_5\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(10),
      Q => \^kerneldata_5\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(11),
      Q => \^kerneldata_5\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(12),
      Q => \^kerneldata_5\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(13),
      Q => \^kerneldata_5\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(14),
      Q => \^kerneldata_5\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(15),
      Q => \^kerneldata_5\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(16),
      Q => \^kerneldata_5\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(17),
      Q => \^kerneldata_5\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(18),
      Q => \^kerneldata_5\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(19),
      Q => \^kerneldata_5\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(1),
      Q => \^kerneldata_5\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(20),
      Q => \^kerneldata_5\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(21),
      Q => \^kerneldata_5\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(22),
      Q => \^kerneldata_5\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(23),
      Q => \^kerneldata_5\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(24),
      Q => \^kerneldata_5\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(25),
      Q => \^kerneldata_5\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(26),
      Q => \^kerneldata_5\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(27),
      Q => \^kerneldata_5\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(28),
      Q => \^kerneldata_5\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(29),
      Q => \^kerneldata_5\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(2),
      Q => \^kerneldata_5\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(30),
      Q => \^kerneldata_5\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(31),
      Q => \^kerneldata_5\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(3),
      Q => \^kerneldata_5\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(4),
      Q => \^kerneldata_5\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(5),
      Q => \^kerneldata_5\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(6),
      Q => \^kerneldata_5\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(7),
      Q => \^kerneldata_5\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(8),
      Q => \^kerneldata_5\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(9),
      Q => \^kerneldata_5\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(0),
      O => int_kernelData_60(0)
    );
\int_kernelData_6[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(10),
      O => int_kernelData_60(10)
    );
\int_kernelData_6[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(11),
      O => int_kernelData_60(11)
    );
\int_kernelData_6[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(12),
      O => int_kernelData_60(12)
    );
\int_kernelData_6[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(13),
      O => int_kernelData_60(13)
    );
\int_kernelData_6[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(14),
      O => int_kernelData_60(14)
    );
\int_kernelData_6[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(15),
      O => int_kernelData_60(15)
    );
\int_kernelData_6[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(16),
      O => int_kernelData_60(16)
    );
\int_kernelData_6[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(17),
      O => int_kernelData_60(17)
    );
\int_kernelData_6[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(18),
      O => int_kernelData_60(18)
    );
\int_kernelData_6[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(19),
      O => int_kernelData_60(19)
    );
\int_kernelData_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(1),
      O => int_kernelData_60(1)
    );
\int_kernelData_6[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(20),
      O => int_kernelData_60(20)
    );
\int_kernelData_6[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(21),
      O => int_kernelData_60(21)
    );
\int_kernelData_6[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(22),
      O => int_kernelData_60(22)
    );
\int_kernelData_6[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(23),
      O => int_kernelData_60(23)
    );
\int_kernelData_6[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(24),
      O => int_kernelData_60(24)
    );
\int_kernelData_6[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(25),
      O => int_kernelData_60(25)
    );
\int_kernelData_6[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(26),
      O => int_kernelData_60(26)
    );
\int_kernelData_6[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(27),
      O => int_kernelData_60(27)
    );
\int_kernelData_6[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(28),
      O => int_kernelData_60(28)
    );
\int_kernelData_6[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(29),
      O => int_kernelData_60(29)
    );
\int_kernelData_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(2),
      O => int_kernelData_60(2)
    );
\int_kernelData_6[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(30),
      O => int_kernelData_60(30)
    );
\int_kernelData_6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_6[31]_i_1_n_0\
    );
\int_kernelData_6[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(31),
      O => int_kernelData_60(31)
    );
\int_kernelData_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(3),
      O => int_kernelData_60(3)
    );
\int_kernelData_6[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(4),
      O => int_kernelData_60(4)
    );
\int_kernelData_6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(5),
      O => int_kernelData_60(5)
    );
\int_kernelData_6[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(6),
      O => int_kernelData_60(6)
    );
\int_kernelData_6[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(7),
      O => int_kernelData_60(7)
    );
\int_kernelData_6[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(8),
      O => int_kernelData_60(8)
    );
\int_kernelData_6[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(9),
      O => int_kernelData_60(9)
    );
\int_kernelData_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(0),
      Q => \^kerneldata_6\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(10),
      Q => \^kerneldata_6\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(11),
      Q => \^kerneldata_6\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(12),
      Q => \^kerneldata_6\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(13),
      Q => \^kerneldata_6\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(14),
      Q => \^kerneldata_6\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(15),
      Q => \^kerneldata_6\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(16),
      Q => \^kerneldata_6\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(17),
      Q => \^kerneldata_6\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(18),
      Q => \^kerneldata_6\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(19),
      Q => \^kerneldata_6\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(1),
      Q => \^kerneldata_6\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(20),
      Q => \^kerneldata_6\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(21),
      Q => \^kerneldata_6\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(22),
      Q => \^kerneldata_6\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(23),
      Q => \^kerneldata_6\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(24),
      Q => \^kerneldata_6\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(25),
      Q => \^kerneldata_6\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(26),
      Q => \^kerneldata_6\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(27),
      Q => \^kerneldata_6\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(28),
      Q => \^kerneldata_6\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(29),
      Q => \^kerneldata_6\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(2),
      Q => \^kerneldata_6\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(30),
      Q => \^kerneldata_6\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(31),
      Q => \^kerneldata_6\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(3),
      Q => \^kerneldata_6\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(4),
      Q => \^kerneldata_6\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(5),
      Q => \^kerneldata_6\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(6),
      Q => \^kerneldata_6\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(7),
      Q => \^kerneldata_6\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(8),
      Q => \^kerneldata_6\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(9),
      Q => \^kerneldata_6\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(0),
      O => int_kernelData_70(0)
    );
\int_kernelData_7[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(10),
      O => int_kernelData_70(10)
    );
\int_kernelData_7[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(11),
      O => int_kernelData_70(11)
    );
\int_kernelData_7[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(12),
      O => int_kernelData_70(12)
    );
\int_kernelData_7[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(13),
      O => int_kernelData_70(13)
    );
\int_kernelData_7[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(14),
      O => int_kernelData_70(14)
    );
\int_kernelData_7[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(15),
      O => int_kernelData_70(15)
    );
\int_kernelData_7[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(16),
      O => int_kernelData_70(16)
    );
\int_kernelData_7[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(17),
      O => int_kernelData_70(17)
    );
\int_kernelData_7[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(18),
      O => int_kernelData_70(18)
    );
\int_kernelData_7[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(19),
      O => int_kernelData_70(19)
    );
\int_kernelData_7[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(1),
      O => int_kernelData_70(1)
    );
\int_kernelData_7[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(20),
      O => int_kernelData_70(20)
    );
\int_kernelData_7[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(21),
      O => int_kernelData_70(21)
    );
\int_kernelData_7[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(22),
      O => int_kernelData_70(22)
    );
\int_kernelData_7[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(23),
      O => int_kernelData_70(23)
    );
\int_kernelData_7[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(24),
      O => int_kernelData_70(24)
    );
\int_kernelData_7[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(25),
      O => int_kernelData_70(25)
    );
\int_kernelData_7[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(26),
      O => int_kernelData_70(26)
    );
\int_kernelData_7[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(27),
      O => int_kernelData_70(27)
    );
\int_kernelData_7[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(28),
      O => int_kernelData_70(28)
    );
\int_kernelData_7[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(29),
      O => int_kernelData_70(29)
    );
\int_kernelData_7[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(2),
      O => int_kernelData_70(2)
    );
\int_kernelData_7[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(30),
      O => int_kernelData_70(30)
    );
\int_kernelData_7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_7[31]_i_1_n_0\
    );
\int_kernelData_7[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(31),
      O => int_kernelData_70(31)
    );
\int_kernelData_7[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(3),
      O => int_kernelData_70(3)
    );
\int_kernelData_7[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(4),
      O => int_kernelData_70(4)
    );
\int_kernelData_7[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(5),
      O => int_kernelData_70(5)
    );
\int_kernelData_7[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(6),
      O => int_kernelData_70(6)
    );
\int_kernelData_7[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(7),
      O => int_kernelData_70(7)
    );
\int_kernelData_7[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(8),
      O => int_kernelData_70(8)
    );
\int_kernelData_7[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(9),
      O => int_kernelData_70(9)
    );
\int_kernelData_7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(0),
      Q => \^kerneldata_7\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(10),
      Q => \^kerneldata_7\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(11),
      Q => \^kerneldata_7\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(12),
      Q => \^kerneldata_7\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(13),
      Q => \^kerneldata_7\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(14),
      Q => \^kerneldata_7\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(15),
      Q => \^kerneldata_7\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(16),
      Q => \^kerneldata_7\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(17),
      Q => \^kerneldata_7\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(18),
      Q => \^kerneldata_7\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(19),
      Q => \^kerneldata_7\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(1),
      Q => \^kerneldata_7\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(20),
      Q => \^kerneldata_7\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(21),
      Q => \^kerneldata_7\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(22),
      Q => \^kerneldata_7\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(23),
      Q => \^kerneldata_7\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(24),
      Q => \^kerneldata_7\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(25),
      Q => \^kerneldata_7\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(26),
      Q => \^kerneldata_7\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(27),
      Q => \^kerneldata_7\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(28),
      Q => \^kerneldata_7\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(29),
      Q => \^kerneldata_7\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(2),
      Q => \^kerneldata_7\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(30),
      Q => \^kerneldata_7\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(31),
      Q => \^kerneldata_7\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(3),
      Q => \^kerneldata_7\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(4),
      Q => \^kerneldata_7\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(5),
      Q => \^kerneldata_7\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(6),
      Q => \^kerneldata_7\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(7),
      Q => \^kerneldata_7\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(8),
      Q => \^kerneldata_7\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(9),
      Q => \^kerneldata_7\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(0),
      O => int_kernelData_80(0)
    );
\int_kernelData_8[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(10),
      O => int_kernelData_80(10)
    );
\int_kernelData_8[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(11),
      O => int_kernelData_80(11)
    );
\int_kernelData_8[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(12),
      O => int_kernelData_80(12)
    );
\int_kernelData_8[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(13),
      O => int_kernelData_80(13)
    );
\int_kernelData_8[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(14),
      O => int_kernelData_80(14)
    );
\int_kernelData_8[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(15),
      O => int_kernelData_80(15)
    );
\int_kernelData_8[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(16),
      O => int_kernelData_80(16)
    );
\int_kernelData_8[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(17),
      O => int_kernelData_80(17)
    );
\int_kernelData_8[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(18),
      O => int_kernelData_80(18)
    );
\int_kernelData_8[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(19),
      O => int_kernelData_80(19)
    );
\int_kernelData_8[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(1),
      O => int_kernelData_80(1)
    );
\int_kernelData_8[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(20),
      O => int_kernelData_80(20)
    );
\int_kernelData_8[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(21),
      O => int_kernelData_80(21)
    );
\int_kernelData_8[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(22),
      O => int_kernelData_80(22)
    );
\int_kernelData_8[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(23),
      O => int_kernelData_80(23)
    );
\int_kernelData_8[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(24),
      O => int_kernelData_80(24)
    );
\int_kernelData_8[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(25),
      O => int_kernelData_80(25)
    );
\int_kernelData_8[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(26),
      O => int_kernelData_80(26)
    );
\int_kernelData_8[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(27),
      O => int_kernelData_80(27)
    );
\int_kernelData_8[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(28),
      O => int_kernelData_80(28)
    );
\int_kernelData_8[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(29),
      O => int_kernelData_80(29)
    );
\int_kernelData_8[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(2),
      O => int_kernelData_80(2)
    );
\int_kernelData_8[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(30),
      O => int_kernelData_80(30)
    );
\int_kernelData_8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_8[31]_i_1_n_0\
    );
\int_kernelData_8[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(31),
      O => int_kernelData_80(31)
    );
\int_kernelData_8[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(3),
      O => int_kernelData_80(3)
    );
\int_kernelData_8[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(4),
      O => int_kernelData_80(4)
    );
\int_kernelData_8[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(5),
      O => int_kernelData_80(5)
    );
\int_kernelData_8[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(6),
      O => int_kernelData_80(6)
    );
\int_kernelData_8[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(7),
      O => int_kernelData_80(7)
    );
\int_kernelData_8[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(8),
      O => int_kernelData_80(8)
    );
\int_kernelData_8[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(9),
      O => int_kernelData_80(9)
    );
\int_kernelData_8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(0),
      Q => \^kerneldata_8\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(10),
      Q => \^kerneldata_8\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(11),
      Q => \^kerneldata_8\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(12),
      Q => \^kerneldata_8\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(13),
      Q => \^kerneldata_8\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(14),
      Q => \^kerneldata_8\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(15),
      Q => \^kerneldata_8\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(16),
      Q => \^kerneldata_8\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(17),
      Q => \^kerneldata_8\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(18),
      Q => \^kerneldata_8\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(19),
      Q => \^kerneldata_8\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(1),
      Q => \^kerneldata_8\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(20),
      Q => \^kerneldata_8\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(21),
      Q => \^kerneldata_8\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(22),
      Q => \^kerneldata_8\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(23),
      Q => \^kerneldata_8\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(24),
      Q => \^kerneldata_8\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(25),
      Q => \^kerneldata_8\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(26),
      Q => \^kerneldata_8\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(27),
      Q => \^kerneldata_8\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(28),
      Q => \^kerneldata_8\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(29),
      Q => \^kerneldata_8\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(2),
      Q => \^kerneldata_8\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(30),
      Q => \^kerneldata_8\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(31),
      Q => \^kerneldata_8\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(3),
      Q => \^kerneldata_8\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(4),
      Q => \^kerneldata_8\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(5),
      Q => \^kerneldata_8\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(6),
      Q => \^kerneldata_8\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(7),
      Q => \^kerneldata_8\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(8),
      Q => \^kerneldata_8\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(9),
      Q => \^kerneldata_8\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(0),
      O => int_kernelData_90(0)
    );
\int_kernelData_9[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(10),
      O => int_kernelData_90(10)
    );
\int_kernelData_9[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(11),
      O => int_kernelData_90(11)
    );
\int_kernelData_9[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(12),
      O => int_kernelData_90(12)
    );
\int_kernelData_9[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(13),
      O => int_kernelData_90(13)
    );
\int_kernelData_9[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(14),
      O => int_kernelData_90(14)
    );
\int_kernelData_9[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(15),
      O => int_kernelData_90(15)
    );
\int_kernelData_9[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(16),
      O => int_kernelData_90(16)
    );
\int_kernelData_9[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(17),
      O => int_kernelData_90(17)
    );
\int_kernelData_9[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(18),
      O => int_kernelData_90(18)
    );
\int_kernelData_9[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(19),
      O => int_kernelData_90(19)
    );
\int_kernelData_9[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(1),
      O => int_kernelData_90(1)
    );
\int_kernelData_9[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(20),
      O => int_kernelData_90(20)
    );
\int_kernelData_9[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(21),
      O => int_kernelData_90(21)
    );
\int_kernelData_9[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(22),
      O => int_kernelData_90(22)
    );
\int_kernelData_9[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_9\(23),
      O => int_kernelData_90(23)
    );
\int_kernelData_9[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(24),
      O => int_kernelData_90(24)
    );
\int_kernelData_9[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(25),
      O => int_kernelData_90(25)
    );
\int_kernelData_9[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(26),
      O => int_kernelData_90(26)
    );
\int_kernelData_9[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(27),
      O => int_kernelData_90(27)
    );
\int_kernelData_9[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(28),
      O => int_kernelData_90(28)
    );
\int_kernelData_9[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(29),
      O => int_kernelData_90(29)
    );
\int_kernelData_9[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(2),
      O => int_kernelData_90(2)
    );
\int_kernelData_9[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(30),
      O => int_kernelData_90(30)
    );
\int_kernelData_9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_kernelData_9[31]_i_1_n_0\
    );
\int_kernelData_9[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_9\(31),
      O => int_kernelData_90(31)
    );
\int_kernelData_9[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(3),
      O => int_kernelData_90(3)
    );
\int_kernelData_9[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(4),
      O => int_kernelData_90(4)
    );
\int_kernelData_9[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(5),
      O => int_kernelData_90(5)
    );
\int_kernelData_9[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(6),
      O => int_kernelData_90(6)
    );
\int_kernelData_9[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_9\(7),
      O => int_kernelData_90(7)
    );
\int_kernelData_9[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(8),
      O => int_kernelData_90(8)
    );
\int_kernelData_9[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_9\(9),
      O => int_kernelData_90(9)
    );
\int_kernelData_9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(0),
      Q => \^kerneldata_9\(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(10),
      Q => \^kerneldata_9\(10),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(11),
      Q => \^kerneldata_9\(11),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(12),
      Q => \^kerneldata_9\(12),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(13),
      Q => \^kerneldata_9\(13),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(14),
      Q => \^kerneldata_9\(14),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(15),
      Q => \^kerneldata_9\(15),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(16),
      Q => \^kerneldata_9\(16),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(17),
      Q => \^kerneldata_9\(17),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(18),
      Q => \^kerneldata_9\(18),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(19),
      Q => \^kerneldata_9\(19),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(1),
      Q => \^kerneldata_9\(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(20),
      Q => \^kerneldata_9\(20),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(21),
      Q => \^kerneldata_9\(21),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(22),
      Q => \^kerneldata_9\(22),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(23),
      Q => \^kerneldata_9\(23),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(24),
      Q => \^kerneldata_9\(24),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(25),
      Q => \^kerneldata_9\(25),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(26),
      Q => \^kerneldata_9\(26),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(27),
      Q => \^kerneldata_9\(27),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(28),
      Q => \^kerneldata_9\(28),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(29),
      Q => \^kerneldata_9\(29),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(2),
      Q => \^kerneldata_9\(2),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(30),
      Q => \^kerneldata_9\(30),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(31),
      Q => \^kerneldata_9\(31),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(3),
      Q => \^kerneldata_9\(3),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(4),
      Q => \^kerneldata_9\(4),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(5),
      Q => \^kerneldata_9\(5),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(6),
      Q => \^kerneldata_9\(6),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(7),
      Q => \^kerneldata_9\(7),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(8),
      Q => \^kerneldata_9\(8),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\int_kernelData_9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_9[31]_i_1_n_0\,
      D => int_kernelData_90(9),
      Q => \^kerneldata_9\(9),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => \rdata[0]_i_4_n_0\,
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_0\(0),
      I1 => \int_ctrl_reg_n_0_[0]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_10_n_0\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(0),
      I1 => \^kerneldata_3\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(0),
      O => \rdata[0]_i_11_n_0\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(0),
      I1 => \^kerneldata_7\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(0),
      O => \rdata[0]_i_12_n_0\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(0),
      I1 => \^kerneldata_11\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(0),
      O => \rdata[0]_i_13_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[0]_i_7_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[0]_i_8_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[0]_i_9_n_0\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000230020"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => int_gie_reg_n_0,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(0),
      I1 => \^kerneldata_23\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(0),
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(0),
      I1 => \^kerneldata_19\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(0),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(0),
      I1 => \^kerneldata_15\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(0),
      O => \rdata[0]_i_9_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[10]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[10]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[10]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(10),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[10]_i_10_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[10]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[10]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[10]_i_6_n_0\,
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[10]_i_7_n_0\,
      I1 => \rdata[10]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[10]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[10]_i_10_n_0\,
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(10),
      I1 => \^kerneldata_23\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(10),
      O => \rdata[10]_i_4_n_0\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(10),
      I1 => \^kerneldata_19\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(10),
      O => \rdata[10]_i_5_n_0\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(10),
      I1 => \^kerneldata_15\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(10),
      O => \rdata[10]_i_6_n_0\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(10),
      I1 => \^kerneldata_11\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(10),
      O => \rdata[10]_i_7_n_0\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(10),
      I1 => \^kerneldata_7\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(10),
      O => \rdata[10]_i_8_n_0\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(10),
      I1 => \^kerneldata_3\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(10),
      O => \rdata[10]_i_9_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[11]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[11]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[11]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(11),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[11]_i_10_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[11]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[11]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[11]_i_6_n_0\,
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[11]_i_7_n_0\,
      I1 => \rdata[11]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[11]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[11]_i_10_n_0\,
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(11),
      I1 => \^kerneldata_23\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(11),
      O => \rdata[11]_i_4_n_0\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(11),
      I1 => \^kerneldata_19\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(11),
      O => \rdata[11]_i_5_n_0\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(11),
      I1 => \^kerneldata_15\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(11),
      O => \rdata[11]_i_6_n_0\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(11),
      I1 => \^kerneldata_11\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(11),
      O => \rdata[11]_i_7_n_0\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(11),
      I1 => \^kerneldata_7\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(11),
      O => \rdata[11]_i_8_n_0\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(11),
      I1 => \^kerneldata_3\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(11),
      O => \rdata[11]_i_9_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[12]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[12]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[12]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(12),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[12]_i_10_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[12]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[12]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[12]_i_6_n_0\,
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[12]_i_7_n_0\,
      I1 => \rdata[12]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[12]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[12]_i_10_n_0\,
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(12),
      I1 => \^kerneldata_23\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(12),
      O => \rdata[12]_i_4_n_0\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(12),
      I1 => \^kerneldata_19\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(12),
      O => \rdata[12]_i_5_n_0\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(12),
      I1 => \^kerneldata_15\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(12),
      O => \rdata[12]_i_6_n_0\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(12),
      I1 => \^kerneldata_11\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(12),
      O => \rdata[12]_i_7_n_0\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(12),
      I1 => \^kerneldata_7\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(12),
      O => \rdata[12]_i_8_n_0\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(12),
      I1 => \^kerneldata_3\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(12),
      O => \rdata[12]_i_9_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[13]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[13]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[13]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(13),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[13]_i_10_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[13]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[13]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[13]_i_6_n_0\,
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[13]_i_7_n_0\,
      I1 => \rdata[13]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[13]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[13]_i_10_n_0\,
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(13),
      I1 => \^kerneldata_23\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(13),
      O => \rdata[13]_i_4_n_0\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(13),
      I1 => \^kerneldata_19\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(13),
      O => \rdata[13]_i_5_n_0\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(13),
      I1 => \^kerneldata_15\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(13),
      O => \rdata[13]_i_6_n_0\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(13),
      I1 => \^kerneldata_11\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(13),
      O => \rdata[13]_i_7_n_0\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(13),
      I1 => \^kerneldata_7\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(13),
      O => \rdata[13]_i_8_n_0\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(13),
      I1 => \^kerneldata_3\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(13),
      O => \rdata[13]_i_9_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[14]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[14]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[14]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[14]_i_10_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[14]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[14]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[14]_i_6_n_0\,
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[14]_i_7_n_0\,
      I1 => \rdata[14]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[14]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[14]_i_10_n_0\,
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(14),
      I1 => \^kerneldata_23\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(14),
      O => \rdata[14]_i_4_n_0\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(14),
      I1 => \^kerneldata_19\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(14),
      O => \rdata[14]_i_5_n_0\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(14),
      I1 => \^kerneldata_15\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(14),
      O => \rdata[14]_i_6_n_0\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(14),
      I1 => \^kerneldata_11\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(14),
      O => \rdata[14]_i_7_n_0\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(14),
      I1 => \^kerneldata_7\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(14),
      O => \rdata[14]_i_8_n_0\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(14),
      I1 => \^kerneldata_3\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(14),
      O => \rdata[14]_i_9_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[15]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[15]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[15]_i_10_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[15]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[15]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[15]_i_6_n_0\,
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[15]_i_7_n_0\,
      I1 => \rdata[15]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[15]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[15]_i_10_n_0\,
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(15),
      I1 => \^kerneldata_23\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(15),
      O => \rdata[15]_i_4_n_0\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(15),
      I1 => \^kerneldata_19\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(15),
      O => \rdata[15]_i_5_n_0\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(15),
      I1 => \^kerneldata_15\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(15),
      O => \rdata[15]_i_6_n_0\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(15),
      I1 => \^kerneldata_11\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(15),
      O => \rdata[15]_i_7_n_0\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(15),
      I1 => \^kerneldata_7\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(15),
      O => \rdata[15]_i_8_n_0\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(15),
      I1 => \^kerneldata_3\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(15),
      O => \rdata[15]_i_9_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[16]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[16]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[16]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(16),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[16]_i_10_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[16]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[16]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[16]_i_6_n_0\,
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[16]_i_7_n_0\,
      I1 => \rdata[16]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[16]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[16]_i_10_n_0\,
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(16),
      I1 => \^kerneldata_23\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(16),
      O => \rdata[16]_i_4_n_0\
    );
\rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(16),
      I1 => \^kerneldata_19\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(16),
      O => \rdata[16]_i_5_n_0\
    );
\rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(16),
      I1 => \^kerneldata_15\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(16),
      O => \rdata[16]_i_6_n_0\
    );
\rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(16),
      I1 => \^kerneldata_11\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(16),
      O => \rdata[16]_i_7_n_0\
    );
\rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(16),
      I1 => \^kerneldata_7\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(16),
      O => \rdata[16]_i_8_n_0\
    );
\rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(16),
      I1 => \^kerneldata_3\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(16),
      O => \rdata[16]_i_9_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[17]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[17]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[17]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(17),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[17]_i_10_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[17]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[17]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[17]_i_6_n_0\,
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[17]_i_7_n_0\,
      I1 => \rdata[17]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[17]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[17]_i_10_n_0\,
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(17),
      I1 => \^kerneldata_23\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(17),
      O => \rdata[17]_i_4_n_0\
    );
\rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(17),
      I1 => \^kerneldata_19\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(17),
      O => \rdata[17]_i_5_n_0\
    );
\rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(17),
      I1 => \^kerneldata_15\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(17),
      O => \rdata[17]_i_6_n_0\
    );
\rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(17),
      I1 => \^kerneldata_11\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(17),
      O => \rdata[17]_i_7_n_0\
    );
\rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(17),
      I1 => \^kerneldata_7\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(17),
      O => \rdata[17]_i_8_n_0\
    );
\rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(17),
      I1 => \^kerneldata_3\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(17),
      O => \rdata[17]_i_9_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[18]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[18]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[18]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(18),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[18]_i_10_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[18]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[18]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[18]_i_6_n_0\,
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[18]_i_7_n_0\,
      I1 => \rdata[18]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[18]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[18]_i_10_n_0\,
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(18),
      I1 => \^kerneldata_23\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(18),
      O => \rdata[18]_i_4_n_0\
    );
\rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(18),
      I1 => \^kerneldata_19\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(18),
      O => \rdata[18]_i_5_n_0\
    );
\rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(18),
      I1 => \^kerneldata_15\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(18),
      O => \rdata[18]_i_6_n_0\
    );
\rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(18),
      I1 => \^kerneldata_11\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(18),
      O => \rdata[18]_i_7_n_0\
    );
\rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(18),
      I1 => \^kerneldata_7\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(18),
      O => \rdata[18]_i_8_n_0\
    );
\rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(18),
      I1 => \^kerneldata_3\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(18),
      O => \rdata[18]_i_9_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[19]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[19]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[19]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(19),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[19]_i_10_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[19]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[19]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[19]_i_6_n_0\,
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[19]_i_7_n_0\,
      I1 => \rdata[19]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[19]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[19]_i_10_n_0\,
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(19),
      I1 => \^kerneldata_23\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(19),
      O => \rdata[19]_i_4_n_0\
    );
\rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(19),
      I1 => \^kerneldata_19\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(19),
      O => \rdata[19]_i_5_n_0\
    );
\rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(19),
      I1 => \^kerneldata_15\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(19),
      O => \rdata[19]_i_6_n_0\
    );
\rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(19),
      I1 => \^kerneldata_11\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(19),
      O => \rdata[19]_i_7_n_0\
    );
\rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(19),
      I1 => \^kerneldata_7\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(19),
      O => \rdata[19]_i_8_n_0\
    );
\rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(19),
      I1 => \^kerneldata_3\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(19),
      O => \rdata[19]_i_9_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata_reg[1]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => \rdata[1]_i_4_n_0\,
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_0\(1),
      I1 => \int_ctrl_reg_n_0_[1]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_ap_done,
      O => \rdata[1]_i_10_n_0\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(1),
      I1 => \^kerneldata_3\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(1),
      O => \rdata[1]_i_11_n_0\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(1),
      I1 => \^kerneldata_7\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(1),
      O => \rdata[1]_i_12_n_0\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(1),
      I1 => \^kerneldata_11\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(1),
      O => \rdata[1]_i_13_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[1]_i_7_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[1]_i_8_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[1]_i_9_n_0\,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => p_1_in,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(1),
      I1 => \^kerneldata_23\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(1),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(1),
      I1 => \^kerneldata_19\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(1),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(1),
      I1 => \^kerneldata_15\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(1),
      O => \rdata[1]_i_9_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[20]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[20]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[20]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(20),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[20]_i_10_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[20]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[20]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[20]_i_6_n_0\,
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[20]_i_7_n_0\,
      I1 => \rdata[20]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[20]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[20]_i_10_n_0\,
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(20),
      I1 => \^kerneldata_23\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(20),
      O => \rdata[20]_i_4_n_0\
    );
\rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(20),
      I1 => \^kerneldata_19\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(20),
      O => \rdata[20]_i_5_n_0\
    );
\rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(20),
      I1 => \^kerneldata_15\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(20),
      O => \rdata[20]_i_6_n_0\
    );
\rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(20),
      I1 => \^kerneldata_11\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(20),
      O => \rdata[20]_i_7_n_0\
    );
\rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(20),
      I1 => \^kerneldata_7\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(20),
      O => \rdata[20]_i_8_n_0\
    );
\rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(20),
      I1 => \^kerneldata_3\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(20),
      O => \rdata[20]_i_9_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[21]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[21]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[21]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(21),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[21]_i_10_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[21]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[21]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[21]_i_6_n_0\,
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[21]_i_7_n_0\,
      I1 => \rdata[21]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[21]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[21]_i_10_n_0\,
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(21),
      I1 => \^kerneldata_23\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(21),
      O => \rdata[21]_i_4_n_0\
    );
\rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(21),
      I1 => \^kerneldata_19\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(21),
      O => \rdata[21]_i_5_n_0\
    );
\rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(21),
      I1 => \^kerneldata_15\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(21),
      O => \rdata[21]_i_6_n_0\
    );
\rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(21),
      I1 => \^kerneldata_11\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(21),
      O => \rdata[21]_i_7_n_0\
    );
\rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(21),
      I1 => \^kerneldata_7\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(21),
      O => \rdata[21]_i_8_n_0\
    );
\rdata[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(21),
      I1 => \^kerneldata_3\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(21),
      O => \rdata[21]_i_9_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[22]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[22]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[22]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(22),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[22]_i_10_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[22]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[22]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[22]_i_6_n_0\,
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[22]_i_7_n_0\,
      I1 => \rdata[22]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[22]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[22]_i_10_n_0\,
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(22),
      I1 => \^kerneldata_23\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(22),
      O => \rdata[22]_i_4_n_0\
    );
\rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(22),
      I1 => \^kerneldata_19\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(22),
      O => \rdata[22]_i_5_n_0\
    );
\rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(22),
      I1 => \^kerneldata_15\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(22),
      O => \rdata[22]_i_6_n_0\
    );
\rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(22),
      I1 => \^kerneldata_11\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(22),
      O => \rdata[22]_i_7_n_0\
    );
\rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(22),
      I1 => \^kerneldata_7\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(22),
      O => \rdata[22]_i_8_n_0\
    );
\rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(22),
      I1 => \^kerneldata_3\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(22),
      O => \rdata[22]_i_9_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[23]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[23]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[23]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(23),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[23]_i_10_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[23]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[23]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[23]_i_6_n_0\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[23]_i_7_n_0\,
      I1 => \rdata[23]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[23]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[23]_i_10_n_0\,
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(23),
      I1 => \^kerneldata_23\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(23),
      O => \rdata[23]_i_4_n_0\
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(23),
      I1 => \^kerneldata_19\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(23),
      O => \rdata[23]_i_5_n_0\
    );
\rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(23),
      I1 => \^kerneldata_15\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(23),
      O => \rdata[23]_i_6_n_0\
    );
\rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(23),
      I1 => \^kerneldata_11\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(23),
      O => \rdata[23]_i_7_n_0\
    );
\rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(23),
      I1 => \^kerneldata_7\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(23),
      O => \rdata[23]_i_8_n_0\
    );
\rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(23),
      I1 => \^kerneldata_3\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(23),
      O => \rdata[23]_i_9_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[24]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[24]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[24]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(24),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[24]_i_10_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[24]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[24]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[24]_i_6_n_0\,
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[24]_i_7_n_0\,
      I1 => \rdata[24]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[24]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[24]_i_10_n_0\,
      O => \rdata[24]_i_3_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(24),
      I1 => \^kerneldata_23\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(24),
      O => \rdata[24]_i_4_n_0\
    );
\rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(24),
      I1 => \^kerneldata_19\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(24),
      O => \rdata[24]_i_5_n_0\
    );
\rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(24),
      I1 => \^kerneldata_15\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(24),
      O => \rdata[24]_i_6_n_0\
    );
\rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(24),
      I1 => \^kerneldata_11\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(24),
      O => \rdata[24]_i_7_n_0\
    );
\rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(24),
      I1 => \^kerneldata_7\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(24),
      O => \rdata[24]_i_8_n_0\
    );
\rdata[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(24),
      I1 => \^kerneldata_3\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(24),
      O => \rdata[24]_i_9_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[25]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[25]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[25]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(25),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[25]_i_10_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[25]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[25]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[25]_i_6_n_0\,
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[25]_i_7_n_0\,
      I1 => \rdata[25]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[25]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[25]_i_10_n_0\,
      O => \rdata[25]_i_3_n_0\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(25),
      I1 => \^kerneldata_23\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(25),
      O => \rdata[25]_i_4_n_0\
    );
\rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(25),
      I1 => \^kerneldata_19\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(25),
      O => \rdata[25]_i_5_n_0\
    );
\rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(25),
      I1 => \^kerneldata_15\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(25),
      O => \rdata[25]_i_6_n_0\
    );
\rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(25),
      I1 => \^kerneldata_11\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(25),
      O => \rdata[25]_i_7_n_0\
    );
\rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(25),
      I1 => \^kerneldata_7\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(25),
      O => \rdata[25]_i_8_n_0\
    );
\rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(25),
      I1 => \^kerneldata_3\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(25),
      O => \rdata[25]_i_9_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[26]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[26]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[26]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(26),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[26]_i_10_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[26]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[26]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[26]_i_6_n_0\,
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[26]_i_7_n_0\,
      I1 => \rdata[26]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[26]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[26]_i_10_n_0\,
      O => \rdata[26]_i_3_n_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(26),
      I1 => \^kerneldata_23\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(26),
      O => \rdata[26]_i_4_n_0\
    );
\rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(26),
      I1 => \^kerneldata_19\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(26),
      O => \rdata[26]_i_5_n_0\
    );
\rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(26),
      I1 => \^kerneldata_15\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(26),
      O => \rdata[26]_i_6_n_0\
    );
\rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(26),
      I1 => \^kerneldata_11\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(26),
      O => \rdata[26]_i_7_n_0\
    );
\rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(26),
      I1 => \^kerneldata_7\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(26),
      O => \rdata[26]_i_8_n_0\
    );
\rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(26),
      I1 => \^kerneldata_3\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(26),
      O => \rdata[26]_i_9_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[27]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[27]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[27]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(27),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[27]_i_10_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[27]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[27]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[27]_i_6_n_0\,
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[27]_i_7_n_0\,
      I1 => \rdata[27]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[27]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[27]_i_10_n_0\,
      O => \rdata[27]_i_3_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(27),
      I1 => \^kerneldata_23\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(27),
      O => \rdata[27]_i_4_n_0\
    );
\rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(27),
      I1 => \^kerneldata_19\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(27),
      O => \rdata[27]_i_5_n_0\
    );
\rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(27),
      I1 => \^kerneldata_15\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(27),
      O => \rdata[27]_i_6_n_0\
    );
\rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(27),
      I1 => \^kerneldata_11\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(27),
      O => \rdata[27]_i_7_n_0\
    );
\rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(27),
      I1 => \^kerneldata_7\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(27),
      O => \rdata[27]_i_8_n_0\
    );
\rdata[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(27),
      I1 => \^kerneldata_3\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(27),
      O => \rdata[27]_i_9_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[28]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[28]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[28]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(28),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[28]_i_10_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[28]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[28]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[28]_i_6_n_0\,
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[28]_i_7_n_0\,
      I1 => \rdata[28]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[28]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[28]_i_10_n_0\,
      O => \rdata[28]_i_3_n_0\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(28),
      I1 => \^kerneldata_23\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(28),
      O => \rdata[28]_i_4_n_0\
    );
\rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(28),
      I1 => \^kerneldata_19\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(28),
      O => \rdata[28]_i_5_n_0\
    );
\rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(28),
      I1 => \^kerneldata_15\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(28),
      O => \rdata[28]_i_6_n_0\
    );
\rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(28),
      I1 => \^kerneldata_11\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(28),
      O => \rdata[28]_i_7_n_0\
    );
\rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(28),
      I1 => \^kerneldata_7\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(28),
      O => \rdata[28]_i_8_n_0\
    );
\rdata[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(28),
      I1 => \^kerneldata_3\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(28),
      O => \rdata[28]_i_9_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[29]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[29]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[29]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(29),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[29]_i_10_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[29]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[29]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[29]_i_6_n_0\,
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[29]_i_7_n_0\,
      I1 => \rdata[29]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[29]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[29]_i_10_n_0\,
      O => \rdata[29]_i_3_n_0\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(29),
      I1 => \^kerneldata_23\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(29),
      O => \rdata[29]_i_4_n_0\
    );
\rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(29),
      I1 => \^kerneldata_19\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(29),
      O => \rdata[29]_i_5_n_0\
    );
\rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(29),
      I1 => \^kerneldata_15\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(29),
      O => \rdata[29]_i_6_n_0\
    );
\rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(29),
      I1 => \^kerneldata_11\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(29),
      O => \rdata[29]_i_7_n_0\
    );
\rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(29),
      I1 => \^kerneldata_7\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(29),
      O => \rdata[29]_i_8_n_0\
    );
\rdata[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(29),
      I1 => \^kerneldata_3\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(29),
      O => \rdata[29]_i_9_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[2]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[2]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(2),
      I1 => \^kerneldata_3\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(2),
      O => \rdata[2]_i_10_n_0\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(2),
      I1 => \^kerneldata_7\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(2),
      O => \rdata[2]_i_11_n_0\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(2),
      I1 => \^kerneldata_11\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(2),
      O => \rdata[2]_i_12_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[2]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[2]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[2]_i_6_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(2),
      I1 => \^kerneldata_23\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(2),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(2),
      I1 => \^kerneldata_19\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(2),
      O => \rdata[2]_i_5_n_0\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(2),
      I1 => \^kerneldata_15\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(2),
      O => \rdata[2]_i_6_n_0\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \^kerneldata_0\(2),
      I1 => \int_ctrl_reg_n_0_[2]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ap_start,
      I4 => Q(0),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_9_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[30]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[30]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[30]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(30),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[30]_i_10_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[30]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[30]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[30]_i_6_n_0\,
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[30]_i_7_n_0\,
      I1 => \rdata[30]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[30]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[30]_i_10_n_0\,
      O => \rdata[30]_i_3_n_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(30),
      I1 => \^kerneldata_23\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(30),
      O => \rdata[30]_i_4_n_0\
    );
\rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(30),
      I1 => \^kerneldata_19\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(30),
      O => \rdata[30]_i_5_n_0\
    );
\rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(30),
      I1 => \^kerneldata_15\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(30),
      O => \rdata[30]_i_6_n_0\
    );
\rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(30),
      I1 => \^kerneldata_11\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(30),
      O => \rdata[30]_i_7_n_0\
    );
\rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(30),
      I1 => \^kerneldata_7\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(30),
      O => \rdata[30]_i_8_n_0\
    );
\rdata[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(30),
      I1 => \^kerneldata_3\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(30),
      O => \rdata[30]_i_9_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => ap_rst_n,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(31),
      I1 => \^kerneldata_7\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(31),
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(31),
      I1 => \^kerneldata_3\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(31),
      O => \rdata[31]_i_11_n_0\
    );
\rdata[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[31]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(31),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[31]_i_12_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_ctrl_rvalid\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => ap_rst_n,
      O => \rdata[31]_i_2_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[31]_i_8_n_0\,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => \rdata[31]_i_10_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[31]_i_11_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[31]_i_12_n_0\,
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(31),
      I1 => \^kerneldata_23\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(31),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(31),
      I1 => \^kerneldata_19\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(31),
      O => \rdata[31]_i_7_n_0\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(31),
      I1 => \^kerneldata_15\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(31),
      O => \rdata[31]_i_8_n_0\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(31),
      I1 => \^kerneldata_11\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(31),
      O => \rdata[31]_i_9_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[3]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[3]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(3),
      I1 => \^kerneldata_3\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(3),
      O => \rdata[3]_i_10_n_0\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(3),
      I1 => \^kerneldata_7\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(3),
      O => \rdata[3]_i_11_n_0\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(3),
      I1 => \^kerneldata_11\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(3),
      O => \rdata[3]_i_12_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[3]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[3]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[3]_i_6_n_0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(3),
      I1 => \^kerneldata_23\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(3),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(3),
      I1 => \^kerneldata_19\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(3),
      O => \rdata[3]_i_5_n_0\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(3),
      I1 => \^kerneldata_15\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(3),
      O => \rdata[3]_i_6_n_0\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^kerneldata_0\(3),
      I1 => \int_ctrl_reg_n_0_[3]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ap_done,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_9_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[4]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[4]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[4]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(4),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[4]_i_10_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[4]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[4]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[4]_i_6_n_0\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[4]_i_7_n_0\,
      I1 => \rdata[4]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[4]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[4]_i_10_n_0\,
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(4),
      I1 => \^kerneldata_23\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(4),
      O => \rdata[4]_i_4_n_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(4),
      I1 => \^kerneldata_19\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(4),
      O => \rdata[4]_i_5_n_0\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(4),
      I1 => \^kerneldata_15\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(4),
      O => \rdata[4]_i_6_n_0\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(4),
      I1 => \^kerneldata_11\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(4),
      O => \rdata[4]_i_7_n_0\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(4),
      I1 => \^kerneldata_7\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(4),
      O => \rdata[4]_i_8_n_0\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(4),
      I1 => \^kerneldata_3\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(4),
      O => \rdata[4]_i_9_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[5]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[5]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[5]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(5),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[5]_i_10_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[5]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[5]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[5]_i_6_n_0\,
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[5]_i_7_n_0\,
      I1 => \rdata[5]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[5]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[5]_i_10_n_0\,
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(5),
      I1 => \^kerneldata_23\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(5),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(5),
      I1 => \^kerneldata_19\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(5),
      O => \rdata[5]_i_5_n_0\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(5),
      I1 => \^kerneldata_15\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(5),
      O => \rdata[5]_i_6_n_0\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(5),
      I1 => \^kerneldata_11\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(5),
      O => \rdata[5]_i_7_n_0\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(5),
      I1 => \^kerneldata_7\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(5),
      O => \rdata[5]_i_8_n_0\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(5),
      I1 => \^kerneldata_3\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(5),
      O => \rdata[5]_i_9_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[6]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[6]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[6]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(6),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[6]_i_10_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[6]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[6]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[6]_i_6_n_0\,
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[6]_i_7_n_0\,
      I1 => \rdata[6]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[6]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[6]_i_10_n_0\,
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(6),
      I1 => \^kerneldata_23\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(6),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(6),
      I1 => \^kerneldata_19\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(6),
      O => \rdata[6]_i_5_n_0\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(6),
      I1 => \^kerneldata_15\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(6),
      O => \rdata[6]_i_6_n_0\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(6),
      I1 => \^kerneldata_11\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(6),
      O => \rdata[6]_i_7_n_0\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(6),
      I1 => \^kerneldata_7\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(6),
      O => \rdata[6]_i_8_n_0\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(6),
      I1 => \^kerneldata_3\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(6),
      O => \rdata[6]_i_9_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[7]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[7]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(7),
      I1 => \^kerneldata_3\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(7),
      O => \rdata[7]_i_10_n_0\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(7),
      I1 => \^kerneldata_7\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(7),
      O => \rdata[7]_i_11_n_0\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(7),
      I1 => \^kerneldata_11\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(7),
      O => \rdata[7]_i_12_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[7]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[7]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[7]_i_6_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(7),
      I1 => \^kerneldata_23\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(7),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(7),
      I1 => \^kerneldata_19\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(7),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(7),
      I1 => \^kerneldata_15\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(7),
      O => \rdata[7]_i_6_n_0\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^kerneldata_0\(7),
      I1 => \int_ctrl_reg_n_0_[7]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => int_auto_restart_reg_n_0,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_9_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[8]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[8]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[8]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(8),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[8]_i_10_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[8]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[8]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[8]_i_6_n_0\,
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[8]_i_7_n_0\,
      I1 => \rdata[8]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[8]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[8]_i_10_n_0\,
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(8),
      I1 => \^kerneldata_23\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(8),
      O => \rdata[8]_i_4_n_0\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(8),
      I1 => \^kerneldata_19\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(8),
      O => \rdata[8]_i_5_n_0\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(8),
      I1 => \^kerneldata_15\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(8),
      O => \rdata[8]_i_6_n_0\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(8),
      I1 => \^kerneldata_11\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(8),
      O => \rdata[8]_i_7_n_0\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(8),
      I1 => \^kerneldata_7\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(8),
      O => \rdata[8]_i_8_n_0\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(8),
      I1 => \^kerneldata_3\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(8),
      O => \rdata[8]_i_9_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[9]_i_2_n_0\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[9]_i_3_n_0\,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[9]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(9),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_10_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[9]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[9]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[9]_i_6_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[9]_i_7_n_0\,
      I1 => \rdata[9]_i_8_n_0\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[9]_i_9_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[9]_i_10_n_0\,
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_24\(9),
      I1 => \^kerneldata_23\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_22\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_21\(9),
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_20\(9),
      I1 => \^kerneldata_19\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_18\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_17\(9),
      O => \rdata[9]_i_5_n_0\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_16\(9),
      I1 => \^kerneldata_15\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_14\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_13\(9),
      O => \rdata[9]_i_6_n_0\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_12\(9),
      I1 => \^kerneldata_11\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_10\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_9\(9),
      O => \rdata[9]_i_7_n_0\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(9),
      I1 => \^kerneldata_7\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(9),
      O => \rdata[9]_i_8_n_0\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(9),
      I1 => \^kerneldata_3\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(9),
      O => \rdata[9]_i_9_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_5_n_0\,
      I1 => \rdata_reg[0]_i_6_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_10_n_0\,
      I1 => \rdata[0]_i_11_n_0\,
      O => \rdata_reg[0]_i_5_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_12_n_0\,
      I1 => \rdata[0]_i_13_n_0\,
      O => \rdata_reg[0]_i_6_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_5_n_0\,
      I1 => \rdata_reg[1]_i_6_n_0\,
      O => \rdata_reg[1]_i_2_n_0\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_10_n_0\,
      I1 => \rdata[1]_i_11_n_0\,
      O => \rdata_reg[1]_i_5_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_12_n_0\,
      I1 => \rdata[1]_i_13_n_0\,
      O => \rdata_reg[1]_i_6_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_7_n_0\,
      I1 => \rdata_reg[2]_i_8_n_0\,
      O => \rdata_reg[2]_i_3_n_0\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_9_n_0\,
      I1 => \rdata[2]_i_10_n_0\,
      O => \rdata_reg[2]_i_7_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_11_n_0\,
      I1 => \rdata[2]_i_12_n_0\,
      O => \rdata_reg[2]_i_8_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_CTRL_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_7_n_0\,
      I1 => \rdata_reg[3]_i_8_n_0\,
      O => \rdata_reg[3]_i_3_n_0\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_9_n_0\,
      I1 => \rdata[3]_i_10_n_0\,
      O => \rdata_reg[3]_i_7_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_11_n_0\,
      I1 => \rdata[3]_i_12_n_0\,
      O => \rdata_reg[3]_i_8_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_7_n_0\,
      I1 => \rdata_reg[7]_i_8_n_0\,
      O => \rdata_reg[7]_i_3_n_0\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_9_n_0\,
      I1 => \rdata[7]_i_10_n_0\,
      O => \rdata_reg[7]_i_7_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_11_n_0\,
      I1 => \rdata[7]_i_12_n_0\,
      O => \rdata_reg[7]_i_8_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => s_axi_CTRL_ARVALID,
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axi_ctrl_rvalid\,
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => ap_rst_n,
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CTRL_WREADY
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_CTRL_AWVALID,
      I2 => wstate(0),
      I3 => ap_rst_n,
      O => \waddr[7]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[7]_i_1_n_0\,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_0_[7]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_CTRL_WVALID,
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => wstate(1),
      I2 => s_axi_CTRL_WVALID,
      I3 => wstate(0),
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      R => \^int_kerneldata_24_reg[0]_0\(0)
    );
\x_reg_585[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \exitcond1_reg_2183_reg[0]\,
      I5 => Q(1),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb is
  port (
    p_37_in : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    lineBuffer_0_we1 : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    icmp_reg_2525 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter8 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9_reg : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x_assign_reg_781_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lineBuffer_0_addr_reg_2501_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb is
begin
cnn_2d_conv_d8x8_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb_ram
     port map (
      E(0) => p_37_in,
      O16(31 downto 0) => O16(31 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter8 => ap_enable_reg_pp3_iter8,
      ap_enable_reg_pp3_iter9_reg => ap_enable_reg_pp3_iter9_reg,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\,
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0) => \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0),
      \outStream_V_data_V_1_state_reg[1]\(0) => \outStream_V_data_V_1_state_reg[1]\(0),
      p_0_in => lineBuffer_0_we1,
      q0(31 downto 0) => q0(31 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      ram_reg => ram_reg,
      \x_assign_reg_781_reg[2]\(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \x4_reg_748_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond1_reg_2183_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_37_in : in STD_LOGIC;
    \x_reg_585_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_reg_781_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \x4_reg_748_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud is
begin
cnn_2d_conv_d8x8_cud_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_27
     port map (
      D(31 downto 0) => D(31 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[7]\(2 downto 0) => \ap_CS_fsm_reg[7]\(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      \exitcond1_reg_2183_reg[0]\ => \exitcond1_reg_2183_reg[0]\,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      p_37_in => p_37_in,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(31 downto 0) => ram_reg_2(31 downto 0),
      \x4_reg_748_reg[1]\(1 downto 0) => \x4_reg_748_reg[1]\(1 downto 0),
      \x4_reg_748_reg[2]\(2 downto 0) => \x4_reg_748_reg[2]\(2 downto 0),
      \x_assign_reg_781_reg[2]\(2 downto 0) => \x_assign_reg_781_reg[2]\(2 downto 0),
      \x_reg_585_reg[2]\(2 downto 0) => \x_reg_585_reg[2]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \window_4_2_2_reg_2290_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    lineBuffer_2_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_reg_2525 : in STD_LOGIC;
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cond_mid2_reg_2206_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \exitcond_flatten_reg_2192_reg[0]\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sel_tmp_mid2_reg_2243_reg[0]\ : in STD_LOGIC;
    \sel_tmp2_mid2_reg_2251_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_24 : entity is "cnn_2d_conv_d8x8_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_24 is
begin
cnn_2d_conv_d8x8_cud_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram_26
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      D(31 downto 0) => D(31 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[7]\(1 downto 0) => \ap_CS_fsm_reg[7]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      \cond_mid2_reg_2206_reg[0]\ => \cond_mid2_reg_2206_reg[0]\,
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg[0]\,
      \exitcond_flatten_reg_2192_reg[0]\ => \exitcond_flatten_reg_2192_reg[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      lineBuffer_2_ce0 => lineBuffer_2_ce0,
      ram_reg_0(31 downto 0) => ram_reg(31 downto 0),
      ram_reg_1(31 downto 0) => ram_reg_0(31 downto 0),
      \sel_tmp2_mid2_reg_2251_reg[0]\ => \sel_tmp2_mid2_reg_2251_reg[0]\,
      \sel_tmp_mid2_reg_2243_reg[0]\ => \sel_tmp_mid2_reg_2243_reg[0]\,
      \window_4_2_2_reg_2290_reg[31]\(31 downto 0) => \window_4_2_2_reg_2290_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    lineBuffer_2_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \window_4_3_fu_274_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    icmp_reg_2525 : in STD_LOGIC;
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    \exitcond_flatten_reg_2192_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp2_iter0_reg : in STD_LOGIC;
    p_37_in : in STD_LOGIC;
    x1_mid2_reg_2201 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_reg_781_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp3_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    \x4_reg_748_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \x4_reg_748_reg[1]_0\ : in STD_LOGIC;
    \cond_mid2_reg_2206_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_V_data_V_0_sel : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_25 : entity is "cnn_2d_conv_d8x8_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_25 is
begin
cnn_2d_conv_d8x8_cud_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_ram
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      D(31 downto 0) => D(31 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[7]\(2 downto 0) => \ap_CS_fsm_reg[7]\(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => ap_enable_reg_pp3_iter0_reg,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      \cond_mid2_reg_2206_reg[0]\ => \cond_mid2_reg_2206_reg[0]\,
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg[0]\,
      \exitcond_flatten_reg_2192_reg[0]\ => \exitcond_flatten_reg_2192_reg[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_payload_A_reg[31]\(31 downto 0) => \inStream_V_data_V_0_payload_A_reg[31]\(31 downto 0),
      \inStream_V_data_V_0_payload_B_reg[31]\(31 downto 0) => \inStream_V_data_V_0_payload_B_reg[31]\(31 downto 0),
      inStream_V_data_V_0_sel => inStream_V_data_V_0_sel,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      lineBuffer_2_ce0 => lineBuffer_2_ce0,
      p_37_in => p_37_in,
      \window_4_3_fu_274_reg[31]\(31 downto 0) => \window_4_3_fu_274_reg[31]\(31 downto 0),
      x1_mid2_reg_2201(2 downto 0) => x1_mid2_reg_2201(2 downto 0),
      \x4_reg_748_reg[1]\(1 downto 0) => \x4_reg_748_reg[1]\(1 downto 0),
      \x4_reg_748_reg[1]_0\ => \x4_reg_748_reg[1]_0\,
      \x_assign_reg_781_reg[1]\(1 downto 0) => \x_assign_reg_781_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi is
  port (
    tmp5_fu_2041_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_51
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_0_reg[31]\(31 downto 0) => \int_kernelData_0_reg[31]\(31 downto 0),
      p_82_in => p_82_in,
      tmp5_fu_2041_p2(31 downto 0) => tmp5_fu_2041_p2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_0 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_0 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_50
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_1_reg[31]\(31 downto 0) => \int_kernelData_1_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_1 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_1 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_49
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_10_reg[31]\(31 downto 0) => \int_kernelData_10_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_10 is
  port (
    tmp20_fu_2053_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_3_3_1_reg_815_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \windowRightCol_3_reg_2750_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_10 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_10 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_40
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      p_82_in => p_82_in,
      tmp20_fu_2053_p2(31 downto 0) => tmp20_fu_2053_p2(31 downto 0),
      \windowRightCol_3_reg_2750_reg[31]\(31 downto 0) => \windowRightCol_3_reg_2750_reg[31]\(31 downto 0),
      \window_3_3_1_reg_815_reg[31]\(31 downto 0) => \window_3_3_1_reg_815_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_11 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_11 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_11 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_39
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_2_reg[31]\(31 downto 0) => \int_kernelData_2_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_12 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_20_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_12 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_12 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_38
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_20_reg[31]\(31 downto 0) => \int_kernelData_20_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_21_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_13 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_13 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_37
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_21_reg[31]\(31 downto 0) => \int_kernelData_21_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_4_2_i_reg_2835_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_4_1_reg_803_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_4_2_reg_792_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_14 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_14 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_36
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      p_82_in => p_82_in,
      \tmp_9_4_2_i_reg_2835_reg[31]\(31 downto 0) => \tmp_9_4_2_i_reg_2835_reg[31]\(31 downto 0),
      \window_4_1_reg_803_reg[31]\(31 downto 0) => \window_4_1_reg_803_reg[31]\(31 downto 0),
      \window_4_2_reg_792_reg[31]\(31 downto 0) => \window_4_2_reg_792_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_15 is
  port (
    p_82_in : out STD_LOGIC;
    tmp23_fu_2059_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    icmp_reg_2525 : in STD_LOGIC;
    \exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \window_4_2_reg_792_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_4_3_2_reg_2604_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_15 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_15 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_35
     port map (
      E(0) => p_82_in,
      Q(31 downto 0) => Q(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      tmp23_fu_2059_p2(31 downto 0) => tmp23_fu_2059_p2(31 downto 0),
      \window_4_2_reg_792_reg[31]\(31 downto 0) => \window_4_2_reg_792_reg[31]\(31 downto 0),
      \window_4_3_2_reg_2604_reg[31]\(31 downto 0) => \window_4_3_2_reg_2604_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_16 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_24_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_16 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_16 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_34
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_24_reg[31]\(31 downto 0) => \int_kernelData_24_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_17 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_17 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_33
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_3_reg[31]\(31 downto 0) => \int_kernelData_3_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_18 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_18 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_4_reg[31]\(31 downto 0) => \int_kernelData_4_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_19 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_19 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_31
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_5_reg[31]\(31 downto 0) => \int_kernelData_5_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_2 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_2 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_48
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_11_reg[31]\(31 downto 0) => \int_kernelData_11_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_20 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_20 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_30
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_6_reg[31]\(31 downto 0) => \int_kernelData_6_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_21 is
  port (
    tmp2_fu_2047_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_21 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_21 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_29
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_7_reg[31]\(31 downto 0) => \int_kernelData_7_reg[31]\(31 downto 0),
      p_82_in => p_82_in,
      tmp2_fu_2047_p2(31 downto 0) => tmp2_fu_2047_p2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_22 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_22 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_22 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_28
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_8_reg[31]\(31 downto 0) => \int_kernelData_8_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_23 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_23 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_9_reg[31]\(31 downto 0) => \int_kernelData_9_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_2_2_i_reg_2795_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg__0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_2_1_reg_873_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \window_2_2_reg_861_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_3 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_3 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_47
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      \buff1_reg__0_0\ => \buff1_reg__0\,
      p_82_in => p_82_in,
      \tmp_9_2_2_i_reg_2795_reg[31]\(31 downto 0) => \tmp_9_2_2_i_reg_2795_reg[31]\(31 downto 0),
      \window_2_1_reg_873_reg[31]\(31 downto 0) => \window_2_1_reg_873_reg[31]\(31 downto 0),
      \window_2_2_reg_861_reg[31]\(31 downto 0) => \window_2_2_reg_861_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_2_2_reg_861_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_2_3_reg_850_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_4 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_4 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_46
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      p_82_in => p_82_in,
      \window_2_2_reg_861_reg[31]\(31 downto 0) => \window_2_2_reg_861_reg[31]\(31 downto 0),
      \window_2_3_reg_850_reg[31]\(31 downto 0) => \window_2_3_reg_850_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_2_3_reg_850_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \windowRightCol_2_reg_2745_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_5 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_5 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_45
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      p_82_in => p_82_in,
      \windowRightCol_2_reg_2745_reg[31]\(31 downto 0) => \windowRightCol_2_reg_2745_reg[31]\(31 downto 0),
      \window_2_3_reg_850_reg[31]\(31 downto 0) => \window_2_3_reg_850_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_15_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_6 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_6 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_44
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_15_reg[31]\(31 downto 0) => \int_kernelData_15_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_16_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_7 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_7 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_43
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_16_reg[31]\(31 downto 0) => \int_kernelData_16_reg[31]\(31 downto 0),
      p_82_in => p_82_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_3_2_i_reg_2820_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_3_1_reg_838_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_3_2_reg_826_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_8 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_8 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_42
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      p_82_in => p_82_in,
      \tmp_9_3_2_i_reg_2820_reg[31]\(31 downto 0) => \tmp_9_3_2_i_reg_2820_reg[31]\(31 downto 0),
      \window_3_1_reg_838_reg[31]\(31 downto 0) => \window_3_1_reg_838_reg[31]\(31 downto 0),
      \window_3_2_reg_826_reg[31]\(31 downto 0) => \window_3_2_reg_826_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_82_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_3_2_reg_826_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ : in STD_LOGIC;
    \window_3_3_1_reg_815_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_9 : entity is "cnn_2d_conv_d8x8_fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_9 is
begin
cnn_2d_conv_d8x8_fYi_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_MulnS_0_41
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\,
      p_82_in => p_82_in,
      \window_3_2_reg_826_reg[31]\(31 downto 0) => \window_3_2_reg_826_reg[31]\(31 downto 0),
      \window_3_3_1_reg_815_reg[31]\(31 downto 0) => \window_3_3_1_reg_815_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b000000010";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b000001000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b000100000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b000000001";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b001000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b100000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b000000100";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "9'b000010000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 8;
  attribute ap_const_lv26_1 : string;
  attribute ap_const_lv26_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "26'b00000000000000000000000001";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "2'b11";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 1;
  attribute ap_const_lv32_10 : integer;
  attribute ap_const_lv32_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 16;
  attribute ap_const_lv32_13 : integer;
  attribute ap_const_lv32_13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 19;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is 8;
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "3'b000";
  attribute ap_const_lv3_1 : string;
  attribute ap_const_lv3_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "3'b001";
  attribute ap_const_lv3_2 : string;
  attribute ap_const_lv3_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "3'b010";
  attribute ap_const_lv3_3 : string;
  attribute ap_const_lv3_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "3'b011";
  attribute ap_const_lv3_5 : string;
  attribute ap_const_lv3_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "3'b101";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "4'b0000";
  attribute ap_const_lv4_1 : string;
  attribute ap_const_lv4_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "4'b0001";
  attribute ap_const_lv4_5 : string;
  attribute ap_const_lv4_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "4'b0101";
  attribute ap_const_lv4_8 : string;
  attribute ap_const_lv4_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "4'b1000";
  attribute ap_const_lv4_9 : string;
  attribute ap_const_lv4_9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "4'b1001";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "5'b10000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "6'b000000";
  attribute ap_const_lv7_0 : string;
  attribute ap_const_lv7_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "7'b0000000";
  attribute ap_const_lv7_1 : string;
  attribute ap_const_lv7_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "7'b0000001";
  attribute ap_const_lv7_40 : string;
  attribute ap_const_lv7_40 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "7'b1000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_6_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_condition_1006 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_reg_n_0 : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226 : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259 : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251 : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243 : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_pipeline_reg_pp3_iter1_p_i_reg_2497 : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter5_p_i_reg_2497 : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter6_p_i_reg_2497 : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_2d_conv_d8x8_fYi_U12_n_64 : STD_LOGIC;
  signal cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_4 : STD_LOGIC;
  signal cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal \cond_mid2_reg_2206[0]_i_1_n_0\ : STD_LOGIC;
  signal \cond_mid2_reg_2206[0]_i_2_n_0\ : STD_LOGIC;
  signal \cond_mid2_reg_2206_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond1_reg_2183[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond1_reg_2183[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond1_reg_2183[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond1_reg_2183_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_flatten1_fu_1561_p2 : STD_LOGIC;
  signal \exitcond_flatten1_reg_2483_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_flatten8_reg_2226 : STD_LOGIC;
  signal \exitcond_flatten8_reg_2226[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_2192[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_2192_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_fu_1722_p2 : STD_LOGIC;
  signal icmp_reg_2525 : STD_LOGIC;
  signal icmp_reg_25250 : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_14_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_15_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_reg_2525_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \^instream_tready\ : STD_LOGIC;
  signal inStream_V_data_V_0_ack_in : STD_LOGIC;
  signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_load_A : STD_LOGIC;
  signal inStream_V_data_V_0_load_B : STD_LOGIC;
  signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_sel : STD_LOGIC;
  signal inStream_V_data_V_0_sel0 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \inStream_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal indvar_flatten1_reg_7590 : STD_LOGIC;
  signal \indvar_flatten1_reg_759[6]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten1_reg_759_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal indvar_flatten6_reg_6300 : STD_LOGIC;
  signal \indvar_flatten6_reg_630_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal indvar_flatten_next1_fu_1567_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal indvar_flatten_next7_fu_1019_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal indvar_flatten_next_fu_918_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvar_flatten_reg_5970 : STD_LOGIC;
  signal \indvar_flatten_reg_597_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal kernelData_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_16 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_17 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_19 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_22 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_23 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_24 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_U_n_1 : STD_LOGIC;
  signal lineBuffer_0_U_n_10 : STD_LOGIC;
  signal lineBuffer_0_U_n_11 : STD_LOGIC;
  signal lineBuffer_0_U_n_12 : STD_LOGIC;
  signal lineBuffer_0_U_n_13 : STD_LOGIC;
  signal lineBuffer_0_U_n_14 : STD_LOGIC;
  signal lineBuffer_0_U_n_15 : STD_LOGIC;
  signal lineBuffer_0_U_n_16 : STD_LOGIC;
  signal lineBuffer_0_U_n_17 : STD_LOGIC;
  signal lineBuffer_0_U_n_18 : STD_LOGIC;
  signal lineBuffer_0_U_n_19 : STD_LOGIC;
  signal lineBuffer_0_U_n_2 : STD_LOGIC;
  signal lineBuffer_0_U_n_20 : STD_LOGIC;
  signal lineBuffer_0_U_n_21 : STD_LOGIC;
  signal lineBuffer_0_U_n_22 : STD_LOGIC;
  signal lineBuffer_0_U_n_23 : STD_LOGIC;
  signal lineBuffer_0_U_n_24 : STD_LOGIC;
  signal lineBuffer_0_U_n_25 : STD_LOGIC;
  signal lineBuffer_0_U_n_26 : STD_LOGIC;
  signal lineBuffer_0_U_n_27 : STD_LOGIC;
  signal lineBuffer_0_U_n_28 : STD_LOGIC;
  signal lineBuffer_0_U_n_29 : STD_LOGIC;
  signal lineBuffer_0_U_n_30 : STD_LOGIC;
  signal lineBuffer_0_U_n_31 : STD_LOGIC;
  signal lineBuffer_0_U_n_32 : STD_LOGIC;
  signal lineBuffer_0_U_n_33 : STD_LOGIC;
  signal lineBuffer_0_U_n_34 : STD_LOGIC;
  signal lineBuffer_0_U_n_35 : STD_LOGIC;
  signal lineBuffer_0_U_n_4 : STD_LOGIC;
  signal lineBuffer_0_U_n_5 : STD_LOGIC;
  signal lineBuffer_0_U_n_6 : STD_LOGIC;
  signal lineBuffer_0_U_n_7 : STD_LOGIC;
  signal lineBuffer_0_U_n_8 : STD_LOGIC;
  signal lineBuffer_0_U_n_9 : STD_LOGIC;
  signal \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\ : STD_LOGIC;
  signal \lineBuffer_0_addr_reg_2501[2]_i_3_n_0\ : STD_LOGIC;
  signal lineBuffer_0_we1 : STD_LOGIC;
  signal lineBuffer_1_U_n_33 : STD_LOGIC;
  signal lineBuffer_1_U_n_34 : STD_LOGIC;
  signal lineBuffer_1_U_n_35 : STD_LOGIC;
  signal lineBuffer_1_U_n_37 : STD_LOGIC;
  signal lineBuffer_1_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_1_we0 : STD_LOGIC;
  signal lineBuffer_2_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lineBuffer_2_ce0 : STD_LOGIC;
  signal lineBuffer_2_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_3_addr_2_reg_2519 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lineBuffer_3_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal outStream_V_data_V_1_ack_in : STD_LOGIC;
  signal outStream_V_data_V_1_load_A : STD_LOGIC;
  signal outStream_V_data_V_1_load_B : STD_LOGIC;
  signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \outStream_V_data_V_1_payload_A[11]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal outStream_V_data_V_1_sel : STD_LOGIC;
  signal outStream_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr066_out : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_id_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_last_V_1_ack_in : STD_LOGIC;
  signal outStream_V_last_V_1_payload_A : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_28_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_29_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_30_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_31_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_32_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_33_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_34_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_35_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_36_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_37_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_38_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_39_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_40_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_41_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_42_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_43_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_44_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_45_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_46_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_47_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal outStream_V_last_V_1_payload_B : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_last_V_1_sel : STD_LOGIC;
  signal outStream_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_user_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_37_in : STD_LOGIC;
  signal p_82_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_94_in : STD_LOGIC;
  signal p_i_fu_1703_p2 : STD_LOGIC;
  signal p_i_reg_2497 : STD_LOGIC;
  signal \p_i_reg_2497[0]_i_2_n_0\ : STD_LOGIC;
  signal readCount_1_fu_282 : STD_LOGIC;
  signal readCount_1_fu_2820 : STD_LOGIC;
  signal \readCount_1_fu_282[0]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[0]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[0]_i_6_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[0]_i_7_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[12]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[12]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[12]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[12]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[16]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[16]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[16]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[16]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[20]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[20]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[20]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[20]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[24]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[24]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[24]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[24]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[28]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[28]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[28]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[28]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[4]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[4]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[4]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[4]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[8]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[8]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[8]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282[8]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg_n_0_[0]\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg_n_0_[1]\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg_n_0_[2]\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg_n_0_[3]\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg_n_0_[4]\ : STD_LOGIC;
  signal \readCount_1_fu_282_reg_n_0_[5]\ : STD_LOGIC;
  signal sel_tmp14_reg_23160 : STD_LOGIC;
  signal \sel_tmp14_reg_2316[0]_i_1_n_0\ : STD_LOGIC;
  signal \sel_tmp14_reg_2316_reg_n_0_[0]\ : STD_LOGIC;
  signal sel_tmp18_mid2_fu_1091_p3 : STD_LOGIC;
  signal sel_tmp18_mid2_reg_2259 : STD_LOGIC;
  signal \sel_tmp2_mid2_reg_2251[0]_i_1_n_0\ : STD_LOGIC;
  signal \sel_tmp2_mid2_reg_2251_reg_n_0_[0]\ : STD_LOGIC;
  signal \sel_tmp6_reg_2309[0]_i_1_n_0\ : STD_LOGIC;
  signal \sel_tmp6_reg_2309_reg_n_0_[0]\ : STD_LOGIC;
  signal \sel_tmp_mid2_reg_2243[0]_i_1_n_0\ : STD_LOGIC;
  signal \sel_tmp_mid2_reg_2243_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp13_fu_2097_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp13_reg_2865 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp13_reg_28650 : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_18_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_18_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_18_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_18_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[23]_i_9_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_18_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[27]_i_9_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_18_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_19_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_20_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_21_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_22_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_23_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_24_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_25_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_16_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_17_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_2865_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp1_fu_1150_p2 : STD_LOGIC;
  signal tmp1_reg_2303 : STD_LOGIC;
  signal tmp20_fu_2053_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp20_reg_2850 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp20_reg_28500 : STD_LOGIC;
  signal tmp23_fu_2059_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp23_reg_2855 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp26_fu_2146_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp26_reg_2870 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp26_reg_2870[11]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_34_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_35_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_36_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_38_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_39_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_40_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_41_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_42_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_43_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_44_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_34_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_35_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_36_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_38_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_39_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_40_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_41_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_42_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_43_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_44_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_45_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_34_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_35_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_36_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_38_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_39_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_40_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_41_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_42_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_43_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_44_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_45_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_34_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_35_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_36_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_38_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_39_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_40_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_41_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_42_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_43_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_44_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_45_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[23]_i_9_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_34_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_35_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_36_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_38_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_39_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_40_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_41_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_42_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_43_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_44_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_45_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[27]_i_9_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_34_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_35_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_36_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_37_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_38_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_39_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_40_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_41_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_42_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_43_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_44_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_45_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_46_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_47_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_48_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_49_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_50_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_51_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_52_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_53_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_54_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_55_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_56_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_57_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_58_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_59_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_63_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_64_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_65_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_66_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_67_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_68_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_69_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_70_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_71_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_72_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_73_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_74_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_75_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_76_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_77_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_78_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_79_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_80_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_81_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_82_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_83_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_84_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_85_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_16_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_17_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_18_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_19_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_20_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_21_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_22_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_23_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_24_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_25_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_26_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_27_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_28_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_29_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_30_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_31_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_32_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_33_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[11]_i_37_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[15]_i_37_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[19]_i_37_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[23]_i_37_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[27]_i_37_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_60_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_61_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_62_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_11_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_5\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_6\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_12_n_7\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp26_reg_2870_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp2_fu_2047_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp2_reg_2845 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp5_fu_2041_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp5_reg_2840 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp9_fu_2078_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp9_reg_2860 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp9_reg_2860[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_18_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_18_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_18_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_18_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[23]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_18_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[27]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_18_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_19_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_20_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_21_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_22_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_23_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_24_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_25_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_26_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[31]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_16_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_17_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp9_reg_2860_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_27_fu_1712_p4 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_9_0_1_i_reg_2755 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_0_3_i_reg_2760 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_0_4_i_reg_2765 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_1_1_i_reg_2775 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_1_4_i_reg_2780 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_1_i_reg_2770 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_2_1_i_reg_2790 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_2_2_i_reg_2795 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_2_3_i_reg_2800 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_2_4_i_reg_2805 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_2_i_reg_2785 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_3_1_i_reg_2815 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_3_2_i_reg_2820 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_3_3_i_reg_2825 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_3_i_reg_2810 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_4_1_i_reg_2830 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_4_2_i_reg_2835 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_2_fu_2165_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_last_V_fu_2171_p2 : STD_LOGIC;
  signal tmp_s_fu_1107_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal windowRightCol_2_reg_2745 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal windowRightCol_3_reg_2750 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_0_fu_214 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_0_read_as_fu_210 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_1_fu_218 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_2_fu_222 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_3_fu_226 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_fu_234 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_read_as_fu_230 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_1_fu_238 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_2_fu_242 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_3_fu_246 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_0_fu_254 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_0_read_as_fu_250 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_1_phi_fu_876_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_1_reg_873 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_1_reg_873[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_reg_873[9]_i_1_n_0\ : STD_LOGIC;
  signal window_2_2_reg_861 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_2_reg_861[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_2_reg_861[9]_i_1_n_0\ : STD_LOGIC;
  signal window_2_3_reg_850 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_3_reg_850[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[31]_i_2_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_3_reg_850[9]_i_1_n_0\ : STD_LOGIC;
  signal window_2_4_1_reg_712 : STD_LOGIC;
  signal \window_2_4_1_reg_712[31]_i_2_n_0\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_4_1_reg_712_reg_n_0_[9]\ : STD_LOGIC;
  signal window_3_0_fu_262 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_3_0_read_as_fu_258 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_3_1_phi_fu_841_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_3_1_reg_838 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_3_1_reg_838[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_1_reg_838[9]_i_1_n_0\ : STD_LOGIC;
  signal window_3_2_reg_826 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_3_2_reg_826[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_2_reg_826[9]_i_1_n_0\ : STD_LOGIC;
  signal window_3_3_1_reg_815 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_3_3_1_reg_815[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_3_3_1_reg_815[9]_i_1_n_0\ : STD_LOGIC;
  signal window_4_0_fu_270 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_4_0_read_as_fu_266 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_4_1_phi_fu_806_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_4_1_reg_803 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_4_1_reg_803[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_1_reg_803[9]_i_1_n_0\ : STD_LOGIC;
  signal window_4_2_2_fu_1133_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_4_2_2_reg_2290 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_4_2_reg_792 : STD_LOGIC;
  signal \window_4_2_reg_792[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792[9]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_2_reg_792_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_3_2_reg_2604 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_4_3_fu_274 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_4_3_fu_274[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_4_3_fu_274[31]_i_3_n_0\ : STD_LOGIC;
  signal \window_4_3_fu_274[31]_i_4_n_0\ : STD_LOGIC;
  signal \window_4_3_fu_274[31]_i_5_n_0\ : STD_LOGIC;
  signal \window_4_3_fu_274[31]_i_6_n_0\ : STD_LOGIC;
  signal window_4_4_10_reg_676 : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_10_reg_676_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_15_reg_688 : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_15_reg_688_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_17_reg_700 : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_17_reg_700_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_1_reg_664 : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_1_reg_664_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_24_reg_724 : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_24_reg_724_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_30_reg_736 : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_30_reg_736_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_32_reg_652 : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_32_reg_652_reg_n_0_[9]\ : STD_LOGIC;
  signal window_4_4_fu_206 : STD_LOGIC;
  signal \window_4_4_fu_206[31]_i_2_n_0\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_4_4_fu_206_reg_n_0_[9]\ : STD_LOGIC;
  signal writeCount_1_fu_278 : STD_LOGIC;
  signal \writeCount_1_fu_278[0]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[0]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[0]_i_6_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[0]_i_7_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[12]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[12]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[12]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[12]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[16]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[16]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[16]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[16]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[20]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[20]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[20]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[20]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[24]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[24]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[24]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[24]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[28]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[28]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[28]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[28]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[4]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[4]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[4]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[4]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[8]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[8]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[8]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278[8]_i_5_n_0\ : STD_LOGIC;
  signal writeCount_1_fu_278_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \writeCount_1_fu_278_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_278_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal writeCount_fu_2155_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal x1_mid2_reg_2201 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \x1_mid2_reg_2201[0]_i_1_n_0\ : STD_LOGIC;
  signal \x1_mid2_reg_2201[1]_i_1_n_0\ : STD_LOGIC;
  signal \x1_mid2_reg_2201[2]_i_1_n_0\ : STD_LOGIC;
  signal x1_reg_619 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x4_mid2_fu_1031_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal x4_mid2_reg_2235 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal x4_reg_748 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal x_1_fu_901_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_1_reg_21870 : STD_LOGIC;
  signal \x_1_reg_2187[3]_i_4_n_0\ : STD_LOGIC;
  signal \x_1_reg_2187[3]_i_5_n_0\ : STD_LOGIC;
  signal \x_1_reg_2187_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_2_fu_972_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_3_fu_1120_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal x_4_fu_1739_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_reg_781 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_phi_fu_589_p4 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal x_reg_585 : STD_LOGIC;
  signal \x_reg_585_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_585_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_585_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_585_reg_n_0_[3]\ : STD_LOGIC;
  signal \y3_reg_641[0]_i_1_n_0\ : STD_LOGIC;
  signal \y3_reg_641[1]_i_1_n_0\ : STD_LOGIC;
  signal \y3_reg_641[2]_i_1_n_0\ : STD_LOGIC;
  signal \y3_reg_641[2]_i_2_n_0\ : STD_LOGIC;
  signal \y3_reg_641_reg_n_0_[0]\ : STD_LOGIC;
  signal \y3_reg_641_reg_n_0_[1]\ : STD_LOGIC;
  signal \y3_reg_641_reg_n_0_[2]\ : STD_LOGIC;
  signal y_2_fu_1587_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \y_2_fu_1587_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal y_assign_reg_770 : STD_LOGIC;
  signal \y_assign_reg_770[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_assign_reg_770_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal y_reg_608 : STD_LOGIC;
  signal \y_reg_608[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg_608[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg_608[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg_608_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_reg_608_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_reg_608_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_icmp_reg_2525_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_reg_2525_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_reg_2525_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_reg_2525_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_reg_2525_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_readCount_1_fu_282_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp13_reg_2865_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp13_reg_2865_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp26_reg_2870_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp26_reg_2870_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp26_reg_2870_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp26_reg_2870_reg[31]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp26_reg_2870_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp9_reg_2860_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp9_reg_2860_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_writeCount_1_fu_278_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_3\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_4\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_6\ : label is "soft_lutpair426";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_2 : label is "soft_lutpair425";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3\ : label is "inst/\ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3\ : label is "inst/\ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \cond_mid2_reg_2206[0]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \inStream_V_data_V_0_state[0]_i_3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \inStream_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \inStream_V_data_V_0_state[1]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \inStream_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_759[0]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_759[1]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_759[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_759[3]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_759[4]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_759[6]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_630[1]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_630[2]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_630[3]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_597[0]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_597[1]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_597[2]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_597[3]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_597[4]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \lineBuffer_0_addr_reg_2501[2]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \lineBuffer_0_addr_reg_2501[2]_i_3\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \outStream_TDATA[20]_INST_0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \outStream_TDATA[27]_INST_0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \outStream_TDATA[28]_INST_0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \outStream_TDATA[29]_INST_0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \outStream_TDATA[30]_INST_0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \outStream_TDATA[31]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair465";
  attribute HLUTNM : string;
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_2\ : label is "lutpair258";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_3\ : label is "lutpair257";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_4\ : label is "lutpair256";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_5\ : label is "lutpair255";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_6\ : label is "lutpair259";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_7\ : label is "lutpair258";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_8\ : label is "lutpair257";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_9\ : label is "lutpair256";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_2\ : label is "lutpair262";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_3\ : label is "lutpair261";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_4\ : label is "lutpair260";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_5\ : label is "lutpair259";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_6\ : label is "lutpair263";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_7\ : label is "lutpair262";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_8\ : label is "lutpair261";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_9\ : label is "lutpair260";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_2\ : label is "lutpair266";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_3\ : label is "lutpair265";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_4\ : label is "lutpair264";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_5\ : label is "lutpair263";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_6\ : label is "lutpair267";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_7\ : label is "lutpair266";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_8\ : label is "lutpair265";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_9\ : label is "lutpair264";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_2\ : label is "lutpair270";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_3\ : label is "lutpair269";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_4\ : label is "lutpair268";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_5\ : label is "lutpair267";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_6\ : label is "lutpair271";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_7\ : label is "lutpair270";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_8\ : label is "lutpair269";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_9\ : label is "lutpair268";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_2\ : label is "lutpair274";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_3\ : label is "lutpair273";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_4\ : label is "lutpair272";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_5\ : label is "lutpair271";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_6\ : label is "lutpair275";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_7\ : label is "lutpair274";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_8\ : label is "lutpair273";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_9\ : label is "lutpair272";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_3\ : label is "lutpair277";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_4\ : label is "lutpair276";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_5\ : label is "lutpair275";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_8\ : label is "lutpair277";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_9\ : label is "lutpair276";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_2\ : label is "lutpair250";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_3\ : label is "lutpair249";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_4\ : label is "lutpair248";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_5\ : label is "lutpair251";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_6\ : label is "lutpair250";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_7\ : label is "lutpair249";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_8\ : label is "lutpair248";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_2\ : label is "lutpair254";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_3\ : label is "lutpair253";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_4\ : label is "lutpair252";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_5\ : label is "lutpair251";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_6\ : label is "lutpair255";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_7\ : label is "lutpair254";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_8\ : label is "lutpair253";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_9\ : label is "lutpair252";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \outStream_V_data_V_1_state[0]_i_2\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \outStream_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \outStream_V_keep_V_1_state[1]_i_2\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \p_i_reg_2497[0]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \p_i_reg_2497[0]_i_2\ : label is "soft_lutpair427";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_11\ : label is "lutpair66";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_12\ : label is "lutpair65";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_13\ : label is "lutpair64";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_14\ : label is "lutpair63";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_15\ : label is "lutpair67";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_16\ : label is "lutpair66";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_17\ : label is "lutpair65";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_18\ : label is "lutpair64";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_2\ : label is "lutpair100";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_3\ : label is "lutpair99";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_4\ : label is "lutpair98";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_5\ : label is "lutpair97";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_6\ : label is "lutpair101";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_7\ : label is "lutpair100";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_8\ : label is "lutpair99";
  attribute HLUTNM of \tmp13_reg_2865[11]_i_9\ : label is "lutpair98";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_11\ : label is "lutpair70";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_12\ : label is "lutpair69";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_13\ : label is "lutpair68";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_14\ : label is "lutpair67";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_15\ : label is "lutpair71";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_16\ : label is "lutpair70";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_17\ : label is "lutpair69";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_18\ : label is "lutpair68";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_2\ : label is "lutpair104";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_3\ : label is "lutpair103";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_4\ : label is "lutpair102";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_5\ : label is "lutpair101";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_6\ : label is "lutpair105";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_7\ : label is "lutpair104";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_8\ : label is "lutpair103";
  attribute HLUTNM of \tmp13_reg_2865[15]_i_9\ : label is "lutpair102";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_11\ : label is "lutpair74";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_12\ : label is "lutpair73";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_13\ : label is "lutpair72";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_14\ : label is "lutpair71";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_15\ : label is "lutpair75";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_16\ : label is "lutpair74";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_17\ : label is "lutpair73";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_18\ : label is "lutpair72";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_2\ : label is "lutpair108";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_3\ : label is "lutpair107";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_4\ : label is "lutpair106";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_5\ : label is "lutpair105";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_6\ : label is "lutpair109";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_7\ : label is "lutpair108";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_8\ : label is "lutpair107";
  attribute HLUTNM of \tmp13_reg_2865[19]_i_9\ : label is "lutpair106";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_11\ : label is "lutpair78";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_12\ : label is "lutpair77";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_13\ : label is "lutpair76";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_14\ : label is "lutpair75";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_15\ : label is "lutpair79";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_16\ : label is "lutpair78";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_17\ : label is "lutpair77";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_18\ : label is "lutpair76";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_2\ : label is "lutpair112";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_3\ : label is "lutpair111";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_4\ : label is "lutpair110";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_5\ : label is "lutpair109";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_6\ : label is "lutpair113";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_7\ : label is "lutpair112";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_8\ : label is "lutpair111";
  attribute HLUTNM of \tmp13_reg_2865[23]_i_9\ : label is "lutpair110";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_11\ : label is "lutpair82";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_12\ : label is "lutpair81";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_13\ : label is "lutpair80";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_14\ : label is "lutpair79";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_15\ : label is "lutpair83";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_16\ : label is "lutpair82";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_17\ : label is "lutpair81";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_18\ : label is "lutpair80";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_2\ : label is "lutpair116";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_3\ : label is "lutpair115";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_4\ : label is "lutpair114";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_5\ : label is "lutpair113";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_6\ : label is "lutpair117";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_7\ : label is "lutpair116";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_8\ : label is "lutpair115";
  attribute HLUTNM of \tmp13_reg_2865[27]_i_9\ : label is "lutpair114";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_11\ : label is "lutpair89";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_12\ : label is "lutpair88";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_13\ : label is "lutpair87";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_16\ : label is "lutpair89";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_17\ : label is "lutpair88";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_18\ : label is "lutpair86";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_19\ : label is "lutpair85";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_2\ : label is "lutpair119";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_20\ : label is "lutpair84";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_21\ : label is "lutpair83";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_22\ : label is "lutpair87";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_23\ : label is "lutpair86";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_24\ : label is "lutpair85";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_25\ : label is "lutpair84";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_3\ : label is "lutpair118";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_4\ : label is "lutpair117";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_7\ : label is "lutpair119";
  attribute HLUTNM of \tmp13_reg_2865[31]_i_8\ : label is "lutpair118";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_2\ : label is "lutpair92";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_3\ : label is "lutpair91";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_4\ : label is "lutpair90";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_5\ : label is "lutpair93";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_6\ : label is "lutpair92";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_7\ : label is "lutpair91";
  attribute HLUTNM of \tmp13_reg_2865[3]_i_8\ : label is "lutpair90";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_11\ : label is "lutpair62";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_12\ : label is "lutpair61";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_13\ : label is "lutpair60";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_14\ : label is "lutpair63";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_15\ : label is "lutpair62";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_16\ : label is "lutpair61";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_17\ : label is "lutpair60";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_2\ : label is "lutpair96";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_3\ : label is "lutpair95";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_4\ : label is "lutpair94";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_5\ : label is "lutpair93";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_6\ : label is "lutpair97";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_7\ : label is "lutpair96";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_8\ : label is "lutpair95";
  attribute HLUTNM of \tmp13_reg_2865[7]_i_9\ : label is "lutpair94";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_13\ : label is "lutpair212";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_16\ : label is "lutpair211";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_17\ : label is "lutpair213";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_18\ : label is "lutpair212";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_2\ : label is "lutpair236";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_21\ : label is "lutpair184";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_22\ : label is "lutpair183";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_23\ : label is "lutpair182";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_24\ : label is "lutpair181";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_25\ : label is "lutpair185";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_26\ : label is "lutpair184";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_27\ : label is "lutpair183";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_28\ : label is "lutpair182";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_29\ : label is "lutpair154";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_30\ : label is "lutpair153";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_31\ : label is "lutpair152";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_32\ : label is "lutpair151";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_33\ : label is "lutpair155";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_34\ : label is "lutpair154";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_35\ : label is "lutpair153";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_36\ : label is "lutpair152";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_38\ : label is "lutpair120";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_41\ : label is "lutpair121";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_42\ : label is "lutpair120";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_5\ : label is "lutpair235";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_6\ : label is "lutpair237";
  attribute HLUTNM of \tmp26_reg_2870[11]_i_7\ : label is "lutpair236";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_13\ : label is "lutpair214";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_16\ : label is "lutpair213";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_17\ : label is "lutpair215";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_18\ : label is "lutpair214";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_2\ : label is "lutpair238";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_21\ : label is "lutpair188";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_22\ : label is "lutpair187";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_23\ : label is "lutpair186";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_24\ : label is "lutpair185";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_25\ : label is "lutpair189";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_26\ : label is "lutpair188";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_27\ : label is "lutpair187";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_28\ : label is "lutpair186";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_29\ : label is "lutpair158";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_30\ : label is "lutpair157";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_31\ : label is "lutpair156";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_32\ : label is "lutpair155";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_33\ : label is "lutpair159";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_34\ : label is "lutpair158";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_35\ : label is "lutpair157";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_36\ : label is "lutpair156";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_38\ : label is "lutpair124";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_39\ : label is "lutpair123";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_40\ : label is "lutpair122";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_41\ : label is "lutpair121";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_42\ : label is "lutpair125";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_43\ : label is "lutpair124";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_44\ : label is "lutpair123";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_45\ : label is "lutpair122";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_5\ : label is "lutpair237";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_6\ : label is "lutpair239";
  attribute HLUTNM of \tmp26_reg_2870[15]_i_7\ : label is "lutpair238";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_13\ : label is "lutpair216";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_16\ : label is "lutpair215";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_17\ : label is "lutpair217";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_18\ : label is "lutpair216";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_2\ : label is "lutpair240";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_21\ : label is "lutpair192";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_22\ : label is "lutpair191";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_23\ : label is "lutpair190";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_24\ : label is "lutpair189";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_25\ : label is "lutpair193";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_26\ : label is "lutpair192";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_27\ : label is "lutpair191";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_28\ : label is "lutpair190";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_29\ : label is "lutpair162";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_30\ : label is "lutpair161";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_31\ : label is "lutpair160";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_32\ : label is "lutpair159";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_33\ : label is "lutpair163";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_34\ : label is "lutpair162";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_35\ : label is "lutpair161";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_36\ : label is "lutpair160";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_38\ : label is "lutpair128";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_39\ : label is "lutpair127";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_40\ : label is "lutpair126";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_41\ : label is "lutpair125";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_42\ : label is "lutpair129";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_43\ : label is "lutpair128";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_44\ : label is "lutpair127";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_45\ : label is "lutpair126";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_5\ : label is "lutpair239";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_6\ : label is "lutpair241";
  attribute HLUTNM of \tmp26_reg_2870[19]_i_7\ : label is "lutpair240";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_13\ : label is "lutpair218";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_16\ : label is "lutpair217";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_17\ : label is "lutpair219";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_18\ : label is "lutpair218";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_2\ : label is "lutpair242";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_21\ : label is "lutpair196";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_22\ : label is "lutpair195";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_23\ : label is "lutpair194";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_24\ : label is "lutpair193";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_25\ : label is "lutpair197";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_26\ : label is "lutpair196";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_27\ : label is "lutpair195";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_28\ : label is "lutpair194";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_29\ : label is "lutpair166";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_30\ : label is "lutpair165";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_31\ : label is "lutpair164";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_32\ : label is "lutpair163";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_33\ : label is "lutpair167";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_34\ : label is "lutpair166";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_35\ : label is "lutpair165";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_36\ : label is "lutpair164";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_38\ : label is "lutpair132";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_39\ : label is "lutpair131";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_40\ : label is "lutpair130";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_41\ : label is "lutpair129";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_42\ : label is "lutpair133";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_43\ : label is "lutpair132";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_44\ : label is "lutpair131";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_45\ : label is "lutpair130";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_5\ : label is "lutpair241";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_6\ : label is "lutpair243";
  attribute HLUTNM of \tmp26_reg_2870[23]_i_7\ : label is "lutpair242";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_13\ : label is "lutpair220";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_16\ : label is "lutpair219";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_17\ : label is "lutpair221";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_18\ : label is "lutpair220";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_2\ : label is "lutpair244";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_21\ : label is "lutpair200";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_22\ : label is "lutpair199";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_23\ : label is "lutpair198";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_24\ : label is "lutpair197";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_25\ : label is "lutpair201";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_26\ : label is "lutpair200";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_27\ : label is "lutpair199";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_28\ : label is "lutpair198";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_29\ : label is "lutpair170";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_30\ : label is "lutpair169";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_31\ : label is "lutpair168";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_32\ : label is "lutpair167";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_33\ : label is "lutpair171";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_34\ : label is "lutpair170";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_35\ : label is "lutpair169";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_36\ : label is "lutpair168";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_38\ : label is "lutpair136";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_39\ : label is "lutpair135";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_40\ : label is "lutpair134";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_41\ : label is "lutpair133";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_42\ : label is "lutpair137";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_43\ : label is "lutpair136";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_44\ : label is "lutpair135";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_45\ : label is "lutpair134";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_5\ : label is "lutpair243";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_6\ : label is "lutpair245";
  attribute HLUTNM of \tmp26_reg_2870[27]_i_7\ : label is "lutpair244";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_15\ : label is "lutpair227";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_16\ : label is "lutpair226";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_17\ : label is "lutpair225";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_2\ : label is "lutpair247";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_20\ : label is "lutpair227";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_21\ : label is "lutpair226";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_22\ : label is "lutpair207";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_23\ : label is "lutpair206";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_24\ : label is "lutpair205";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_27\ : label is "lutpair207";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_28\ : label is "lutpair206";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_29\ : label is "lutpair177";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_3\ : label is "lutpair246";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_30\ : label is "lutpair176";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_31\ : label is "lutpair175";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_34\ : label is "lutpair177";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_35\ : label is "lutpair176";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_36\ : label is "lutpair224";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_37\ : label is "lutpair223";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_38\ : label is "lutpair222";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_39\ : label is "lutpair221";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_4\ : label is "lutpair245";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_40\ : label is "lutpair225";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_41\ : label is "lutpair224";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_42\ : label is "lutpair223";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_43\ : label is "lutpair222";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_44\ : label is "lutpair204";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_45\ : label is "lutpair203";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_46\ : label is "lutpair202";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_47\ : label is "lutpair201";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_48\ : label is "lutpair205";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_49\ : label is "lutpair204";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_50\ : label is "lutpair203";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_51\ : label is "lutpair202";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_52\ : label is "lutpair174";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_53\ : label is "lutpair173";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_54\ : label is "lutpair172";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_55\ : label is "lutpair171";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_56\ : label is "lutpair175";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_57\ : label is "lutpair174";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_58\ : label is "lutpair173";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_59\ : label is "lutpair172";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_63\ : label is "lutpair147";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_64\ : label is "lutpair146";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_65\ : label is "lutpair145";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_68\ : label is "lutpair147";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_69\ : label is "lutpair146";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_7\ : label is "lutpair247";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_70\ : label is "lutpair144";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_71\ : label is "lutpair143";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_72\ : label is "lutpair142";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_73\ : label is "lutpair141";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_74\ : label is "lutpair145";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_75\ : label is "lutpair144";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_76\ : label is "lutpair143";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_77\ : label is "lutpair142";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_78\ : label is "lutpair140";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_79\ : label is "lutpair139";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_8\ : label is "lutpair246";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_80\ : label is "lutpair138";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_81\ : label is "lutpair137";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_82\ : label is "lutpair141";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_83\ : label is "lutpair140";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_84\ : label is "lutpair139";
  attribute HLUTNM of \tmp26_reg_2870[31]_i_85\ : label is "lutpair138";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_2\ : label is "lutpair230";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_3\ : label is "lutpair229";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_4\ : label is "lutpair228";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_5\ : label is "lutpair231";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_6\ : label is "lutpair230";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_7\ : label is "lutpair229";
  attribute HLUTNM of \tmp26_reg_2870[3]_i_8\ : label is "lutpair228";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_13\ : label is "lutpair210";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_14\ : label is "lutpair209";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_15\ : label is "lutpair208";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_16\ : label is "lutpair211";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_17\ : label is "lutpair210";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_18\ : label is "lutpair209";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_19\ : label is "lutpair208";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_2\ : label is "lutpair234";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_20\ : label is "lutpair180";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_21\ : label is "lutpair179";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_22\ : label is "lutpair178";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_23\ : label is "lutpair181";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_24\ : label is "lutpair180";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_25\ : label is "lutpair179";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_26\ : label is "lutpair178";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_27\ : label is "lutpair150";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_28\ : label is "lutpair149";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_29\ : label is "lutpair148";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_3\ : label is "lutpair233";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_30\ : label is "lutpair151";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_31\ : label is "lutpair150";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_32\ : label is "lutpair149";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_33\ : label is "lutpair148";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_4\ : label is "lutpair232";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_5\ : label is "lutpair231";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_6\ : label is "lutpair235";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_7\ : label is "lutpair234";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_8\ : label is "lutpair233";
  attribute HLUTNM of \tmp26_reg_2870[7]_i_9\ : label is "lutpair232";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_11\ : label is "lutpair6";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_12\ : label is "lutpair5";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_13\ : label is "lutpair4";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_14\ : label is "lutpair3";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_15\ : label is "lutpair7";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_16\ : label is "lutpair6";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_17\ : label is "lutpair5";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_18\ : label is "lutpair4";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_2\ : label is "lutpair40";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_6\ : label is "lutpair41";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_7\ : label is "lutpair40";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \tmp9_reg_2860[11]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_11\ : label is "lutpair10";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_12\ : label is "lutpair9";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_13\ : label is "lutpair8";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_14\ : label is "lutpair7";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_15\ : label is "lutpair11";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_16\ : label is "lutpair10";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_17\ : label is "lutpair9";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_18\ : label is "lutpair8";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_4\ : label is "lutpair42";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_5\ : label is "lutpair41";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_6\ : label is "lutpair45";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_7\ : label is "lutpair44";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \tmp9_reg_2860[15]_i_9\ : label is "lutpair42";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_11\ : label is "lutpair14";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_12\ : label is "lutpair13";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_13\ : label is "lutpair12";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_14\ : label is "lutpair11";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_15\ : label is "lutpair15";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_16\ : label is "lutpair14";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_17\ : label is "lutpair13";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_18\ : label is "lutpair12";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_2\ : label is "lutpair48";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_4\ : label is "lutpair46";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_5\ : label is "lutpair45";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_6\ : label is "lutpair49";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_7\ : label is "lutpair48";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_8\ : label is "lutpair47";
  attribute HLUTNM of \tmp9_reg_2860[19]_i_9\ : label is "lutpair46";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_11\ : label is "lutpair18";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_12\ : label is "lutpair17";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_13\ : label is "lutpair16";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_14\ : label is "lutpair15";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_15\ : label is "lutpair19";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_16\ : label is "lutpair18";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_17\ : label is "lutpair17";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_18\ : label is "lutpair16";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_2\ : label is "lutpair52";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_6\ : label is "lutpair53";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_7\ : label is "lutpair52";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_8\ : label is "lutpair51";
  attribute HLUTNM of \tmp9_reg_2860[23]_i_9\ : label is "lutpair50";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_11\ : label is "lutpair22";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_12\ : label is "lutpair21";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_13\ : label is "lutpair20";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_14\ : label is "lutpair19";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_15\ : label is "lutpair23";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_16\ : label is "lutpair22";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_17\ : label is "lutpair21";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_18\ : label is "lutpair20";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_2\ : label is "lutpair56";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_3\ : label is "lutpair55";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_4\ : label is "lutpair54";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_5\ : label is "lutpair53";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_6\ : label is "lutpair57";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_7\ : label is "lutpair56";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_8\ : label is "lutpair55";
  attribute HLUTNM of \tmp9_reg_2860[27]_i_9\ : label is "lutpair54";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_12\ : label is "lutpair29";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_13\ : label is "lutpair28";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_14\ : label is "lutpair27";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_17\ : label is "lutpair29";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_18\ : label is "lutpair28";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_19\ : label is "lutpair26";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_20\ : label is "lutpair25";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_21\ : label is "lutpair24";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_22\ : label is "lutpair23";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_23\ : label is "lutpair27";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_24\ : label is "lutpair26";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_25\ : label is "lutpair25";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_26\ : label is "lutpair24";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_3\ : label is "lutpair59";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_4\ : label is "lutpair58";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_5\ : label is "lutpair57";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_8\ : label is "lutpair59";
  attribute HLUTNM of \tmp9_reg_2860[31]_i_9\ : label is "lutpair58";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_6\ : label is "lutpair32";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_7\ : label is "lutpair31";
  attribute HLUTNM of \tmp9_reg_2860[3]_i_8\ : label is "lutpair30";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_12\ : label is "lutpair1";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_13\ : label is "lutpair0";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_14\ : label is "lutpair3";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_15\ : label is "lutpair2";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_16\ : label is "lutpair1";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_17\ : label is "lutpair0";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_6\ : label is "lutpair37";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_7\ : label is "lutpair36";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_8\ : label is "lutpair35";
  attribute HLUTNM of \tmp9_reg_2860[7]_i_9\ : label is "lutpair34";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[0]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[10]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[11]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[12]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[13]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[14]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[15]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[16]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[17]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[18]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[19]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[1]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[20]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[21]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[22]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[23]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[24]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[25]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[26]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[27]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[28]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[29]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[2]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[30]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[31]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[3]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[4]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[5]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[6]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[7]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[8]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \window_2_1_reg_873[9]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[0]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[10]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[11]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[12]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[13]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[14]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[15]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[16]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[17]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[18]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[19]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[1]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[20]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[21]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[22]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[23]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[24]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[25]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[26]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[27]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[28]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[29]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[2]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[30]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[31]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[3]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[4]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[5]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[6]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[7]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[8]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \window_2_2_reg_861[9]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[0]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[10]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[11]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[12]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[13]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[14]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[15]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[16]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[17]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[18]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[19]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[1]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[20]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[21]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[22]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[23]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[24]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[25]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[26]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[27]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[28]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[29]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[2]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[30]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[31]_i_2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[3]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[4]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[5]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[6]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[7]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[8]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \window_2_3_reg_850[9]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \window_2_4_1_reg_712[31]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[0]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[10]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[11]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[12]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[13]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[14]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[15]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[16]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[17]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[18]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[19]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[1]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[20]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[21]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[22]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[23]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[24]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[25]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[26]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[27]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[28]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[29]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[2]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[30]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[31]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[3]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[4]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[5]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[6]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[7]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[8]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \window_3_1_reg_838[9]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[0]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[10]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[11]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[12]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[13]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[14]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[15]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[16]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[17]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[18]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[19]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[1]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[20]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[21]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[22]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[23]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[24]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[25]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[26]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[27]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[28]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[29]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[2]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[30]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[31]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[3]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[4]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[5]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[6]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[7]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[8]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \window_3_2_reg_826[9]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[0]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[10]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[11]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[12]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[13]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[14]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[15]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[16]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[17]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[18]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[19]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[20]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[21]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[22]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[23]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[24]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[25]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[26]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[27]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[28]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[29]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[2]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[30]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[31]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[3]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[4]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[5]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[6]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[7]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[8]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \window_3_3_1_reg_815[9]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[0]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[10]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[11]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[12]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[13]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[14]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[15]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[16]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[17]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[18]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[19]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[1]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[20]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[21]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[22]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[23]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[24]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[25]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[26]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[27]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[28]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[29]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[2]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[30]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[31]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[3]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[4]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[5]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[6]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[7]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[8]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \window_4_1_reg_803[9]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[0]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[10]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[11]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[12]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[13]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[14]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[15]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[16]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[17]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[18]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[19]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[1]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[20]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[21]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[22]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[23]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[24]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[25]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[26]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[27]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[28]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[29]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[2]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[30]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[31]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[3]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[4]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[5]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[6]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[7]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[8]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \window_4_2_reg_792[9]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \window_4_4_fu_206[31]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \x1_mid2_reg_2201[0]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \x1_mid2_reg_2201[2]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \x1_reg_619[1]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \x1_reg_619[2]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \x1_reg_619[3]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \x4_mid2_reg_2235[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \x4_mid2_reg_2235[1]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \x4_mid2_reg_2235[2]_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \x_1_reg_2187[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \x_assign_reg_781[0]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \x_assign_reg_781[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \x_assign_reg_781[2]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \x_assign_reg_781[3]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \y3_reg_641[2]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \y_assign_reg_770[1]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \y_assign_reg_770[2]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \y_assign_reg_770[3]_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \y_assign_reg_770[3]_i_3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \y_reg_608[1]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \y_reg_608[2]_i_1\ : label is "soft_lutpair428";
begin
  inStream_TREADY <= \^instream_tready\;
  outStream_TDEST(5) <= \<const0>\;
  outStream_TDEST(4) <= \<const0>\;
  outStream_TDEST(3) <= \<const0>\;
  outStream_TDEST(2) <= \<const0>\;
  outStream_TDEST(1) <= \<const0>\;
  outStream_TDEST(0) <= \<const0>\;
  outStream_TID(4) <= \<const0>\;
  outStream_TID(3) <= \<const0>\;
  outStream_TID(2) <= \<const0>\;
  outStream_TID(1) <= \<const0>\;
  outStream_TID(0) <= \<const0>\;
  outStream_TKEEP(3) <= \<const1>\;
  outStream_TKEEP(2) <= \<const1>\;
  outStream_TKEEP(1) <= \<const1>\;
  outStream_TKEEP(0) <= \<const1>\;
  outStream_TSTRB(3) <= \<const0>\;
  outStream_TSTRB(2) <= \<const0>\;
  outStream_TSTRB(1) <= \<const0>\;
  outStream_TSTRB(0) <= \<const0>\;
  outStream_TUSER(1) <= \<const0>\;
  outStream_TUSER(0) <= \<const0>\;
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000800"
    )
        port map (
      I0 => \exitcond1_reg_2183[0]_i_3_n_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond1_reg_2183[0]_i_2_n_0\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404440444C444044"
    )
        port map (
      I0 => \exitcond1_reg_2183[0]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I5 => \exitcond1_reg_2183[0]_i_3_n_0\,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAABAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \ap_CS_fsm[3]_i_2_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(1),
      I1 => \indvar_flatten_reg_597_reg__0\(2),
      I2 => \indvar_flatten_reg_597_reg__0\(4),
      I3 => \indvar_flatten_reg_597_reg__0\(3),
      I4 => \indvar_flatten_reg_597_reg__0\(0),
      I5 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => \ap_CS_fsm[4]_i_2_n_0\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(0),
      I1 => \indvar_flatten_reg_597_reg__0\(3),
      I2 => \indvar_flatten_reg_597_reg__0\(4),
      I3 => \indvar_flatten_reg_597_reg__0\(2),
      I4 => \indvar_flatten_reg_597_reg__0\(1),
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAAFEFFAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => \ap_CS_fsm[6]_i_2_n_0\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => ap_enable_reg_pp2_iter2,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B0A0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => \ap_CS_fsm[6]_i_2_n_0\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_enable_reg_pp2_iter1,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(0),
      I1 => \indvar_flatten6_reg_630_reg__0\(1),
      I2 => \indvar_flatten6_reg_630_reg__0\(3),
      I3 => \indvar_flatten6_reg_630_reg__0\(2),
      O => \ap_CS_fsm[6]_i_2_n_0\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEEEEEEEEEEEE"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_2_n_0\,
      I1 => ap_CS_fsm_state11,
      I2 => ap_enable_reg_pp3_iter9_reg_n_0,
      I3 => ap_enable_reg_pp3_iter8,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => ap_enable_reg_pp3_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FF00FF00FF00"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_3_n_0\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_enable_reg_pp3_iter2,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => lineBuffer_0_U_n_1,
      I5 => lineBuffer_0_U_n_2,
      O => \ap_CS_fsm[7]_i_2_n_0\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8,
      I1 => ap_enable_reg_pp3_iter9_reg_n_0,
      O => \ap_CS_fsm[7]_i_3_n_0\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_0\,
      I1 => \ap_CS_fsm[8]_i_3_n_0\,
      I2 => ap_CS_fsm_state22,
      I3 => \ap_CS_fsm[8]_i_4_n_0\,
      I4 => \ap_CS_fsm[8]_i_5_n_0\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E00000000000"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter9_reg_n_0,
      I4 => ap_enable_reg_pp3_iter8,
      I5 => lineBuffer_0_U_n_2,
      O => \ap_CS_fsm[8]_i_2_n_0\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_4,
      I1 => outStream_V_dest_V_1_ack_in,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_V_data_V_1_ack_in,
      O => \ap_CS_fsm[8]_i_3_n_0\
    );
\ap_CS_fsm[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5F1F1"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter9_reg_n_0,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => outStream_V_data_V_1_ack_in,
      I3 => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\,
      I4 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      O => \ap_CS_fsm[8]_i_4_n_0\
    );
\ap_CS_fsm[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002020202"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_6_n_0\,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ap_enable_reg_pp3_iter0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I5 => icmp_reg_2525,
      O => \ap_CS_fsm[8]_i_5_n_0\
    );
\ap_CS_fsm[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp3_stage0,
      O => \ap_CS_fsm[8]_i_6_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_7,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => p_84_in,
      I4 => \ap_CS_fsm[4]_i_2_n_0\,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      O => p_84_in
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8B8F8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter10,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I4 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state4,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state7,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \ap_CS_fsm[6]_i_2_n_0\,
      O => ap_enable_reg_pp2_iter0_i_1_n_0
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_0,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter10,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_CS_fsm_state7,
      I3 => ap_enable_reg_pp2_iter1,
      O => ap_enable_reg_pp2_iter1_i_1_n_0
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_0,
      Q => ap_enable_reg_pp2_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1,
      Q => ap_enable_reg_pp2_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_state11,
      I2 => ap_rst_n,
      I3 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      I4 => lineBuffer_0_U_n_2,
      I5 => ap_enable_reg_pp3_iter0_i_2_n_0,
      O => ap_enable_reg_pp3_iter0_i_1_n_0
    );
ap_enable_reg_pp3_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBAAFB00000000"
    )
        port map (
      I0 => outStream_V_data_V_1_ack_in,
      I1 => ap_enable_reg_pp3_iter9_reg_n_0,
      I2 => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp3_iter8,
      I4 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I5 => ap_CS_fsm_pp3_stage0,
      O => ap_enable_reg_pp3_iter0_i_2_n_0
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_0,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200E2000000E2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_0,
      I1 => p_82_in,
      I2 => ap_enable_reg_pp3_iter0,
      I3 => ap_enable_reg_pp3_iter1_i_2_n_0,
      I4 => ap_CS_fsm_state11,
      I5 => ap_CS_fsm_pp3_stage0,
      O => ap_enable_reg_pp3_iter1_i_1_n_0
    );
ap_enable_reg_pp3_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => lineBuffer_0_U_n_1,
      I2 => lineBuffer_0_U_n_2,
      I3 => ap_rst_n,
      O => ap_enable_reg_pp3_iter1_i_2_n_0
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter1_i_1_n_0,
      Q => ap_enable_reg_pp3_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp3_iter0,
      I4 => lineBuffer_0_U_n_1,
      I5 => lineBuffer_0_U_n_2,
      O => ap_enable_reg_pp3_iter2_i_1_n_0
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter2_i_1_n_0,
      Q => ap_enable_reg_pp3_iter2,
      R => '0'
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_enable_reg_pp3_iter2,
      Q => ap_enable_reg_pp3_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_enable_reg_pp3_iter3,
      Q => ap_enable_reg_pp3_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_enable_reg_pp3_iter4,
      Q => ap_enable_reg_pp3_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_enable_reg_pp3_iter5,
      Q => ap_enable_reg_pp3_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_enable_reg_pp3_iter6,
      Q => ap_enable_reg_pp3_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_enable_reg_pp3_iter7,
      Q => ap_enable_reg_pp3_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000C0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter9_reg_n_0,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => ap_rst_n,
      I3 => lineBuffer_0_U_n_2,
      I4 => lineBuffer_0_U_n_1,
      I5 => ap_CS_fsm_state11,
      O => ap_enable_reg_pp3_iter9_i_1_n_0
    );
ap_enable_reg_pp3_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter9_i_1_n_0,
      Q => ap_enable_reg_pp3_iter9_reg_n_0,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => exitcond_flatten8_reg_2226,
      Q => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => sel_tmp18_mid2_reg_2259,
      Q => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => \sel_tmp2_mid2_reg_2251_reg_n_0_[0]\,
      Q => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => \sel_tmp_mid2_reg_2243_reg_n_0_[0]\,
      Q => ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => lineBuffer_3_addr_2_reg_2519(0),
      Q => ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519(0),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => lineBuffer_3_addr_2_reg_2519(1),
      Q => ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519(1),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => lineBuffer_3_addr_2_reg_2519(2),
      Q => ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519(2),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_p_i_reg_2497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => p_i_reg_2497,
      Q => ap_pipeline_reg_pp3_iter1_p_i_reg_2497,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_condition_1006,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp3_iter1_p_i_reg_2497,
      Q => \ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3_n_0\
    );
\ap_pipeline_reg_pp3_iter5_p_i_reg_2497_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => \ap_pipeline_reg_pp3_iter4_p_i_reg_2497_reg[0]_srl3_n_0\,
      Q => ap_pipeline_reg_pp3_iter5_p_i_reg_2497,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter6_p_i_reg_2497[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8A8888AA8A"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => ap_enable_reg_pp3_iter9_reg_n_0,
      I3 => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp3_iter8,
      I5 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      O => ap_condition_1006
    );
\ap_pipeline_reg_pp3_iter6_p_i_reg_2497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_pipeline_reg_pp3_iter5_p_i_reg_2497,
      Q => ap_pipeline_reg_pp3_iter6_p_i_reg_2497,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => ap_pipeline_reg_pp3_iter6_p_i_reg_2497,
      Q => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_1006,
      D => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\,
      R => '0'
    );
cnn_2d_conv_d8x8_fYi_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi
     port map (
      Q(31 downto 0) => window_0_0_read_as_fu_210(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_9\(31 downto 0),
      \int_kernelData_0_reg[31]\(31 downto 0) => kernelData_0(31 downto 0),
      p_82_in => p_82_in,
      tmp5_fu_2041_p2(31 downto 0) => tmp5_fu_2041_p2(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_0
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(31 downto 0),
      Q(31 downto 0) => window_0_0_fu_214(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_1_reg[31]\(31 downto 0) => kernelData_1(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_1
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(31 downto 0),
      Q(31 downto 0) => window_2_0_read_as_fu_250(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_10_reg[31]\(31 downto 0) => kernelData_10(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_2
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(31 downto 0),
      Q(31 downto 0) => window_2_0_fu_254(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_11_reg[31]\(31 downto 0) => kernelData_11(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_3
     port map (
      D(31 downto 0) => window_2_1_phi_fu_876_p4(31 downto 0),
      Q(31 downto 0) => kernelData_12(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      \buff1_reg__0\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      p_82_in => p_82_in,
      \tmp_9_2_2_i_reg_2795_reg[31]\(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(31 downto 0),
      \window_2_1_reg_873_reg[31]\(31 downto 0) => window_2_1_reg_873(31 downto 0),
      \window_2_2_reg_861_reg[31]\(31 downto 0) => window_2_2_reg_861(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_4
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(31 downto 0),
      Q(31 downto 0) => kernelData_13(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      p_82_in => p_82_in,
      \window_2_2_reg_861_reg[31]\(31 downto 0) => window_2_2_reg_861(31 downto 0),
      \window_2_3_reg_850_reg[31]\(31 downto 0) => window_2_3_reg_850(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_5
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(31 downto 0),
      Q(31 downto 0) => kernelData_14(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      p_82_in => p_82_in,
      \windowRightCol_2_reg_2745_reg[31]\(31 downto 0) => windowRightCol_2_reg_2745(31 downto 0),
      \window_2_3_reg_850_reg[31]\(31 downto 0) => window_2_3_reg_850(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_6
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(31 downto 0),
      Q(31 downto 0) => window_3_0_read_as_fu_258(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_15_reg[31]\(31 downto 0) => kernelData_15(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_7
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(31 downto 0),
      Q(31 downto 0) => window_3_0_fu_262(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_16_reg[31]\(31 downto 0) => kernelData_16(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_8
     port map (
      D(31 downto 0) => window_3_1_phi_fu_841_p4(31 downto 0),
      Q(31 downto 0) => kernelData_17(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      p_82_in => p_82_in,
      \tmp_9_3_2_i_reg_2820_reg[31]\(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(31 downto 0),
      \window_3_1_reg_838_reg[31]\(31 downto 0) => window_3_1_reg_838(31 downto 0),
      \window_3_2_reg_826_reg[31]\(31 downto 0) => window_3_2_reg_826(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_9
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(31 downto 0),
      Q(31 downto 0) => kernelData_18(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      p_82_in => p_82_in,
      \window_3_2_reg_826_reg[31]\(31 downto 0) => window_3_2_reg_826(31 downto 0),
      \window_3_3_1_reg_815_reg[31]\(31 downto 0) => window_3_3_1_reg_815(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U19: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_10
     port map (
      Q(31 downto 0) => kernelData_19(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_10\(31 downto 0),
      p_82_in => p_82_in,
      tmp20_fu_2053_p2(31 downto 0) => tmp20_fu_2053_p2(31 downto 0),
      \windowRightCol_3_reg_2750_reg[31]\(31 downto 0) => windowRightCol_3_reg_2750(31 downto 0),
      \window_3_3_1_reg_815_reg[31]\(31 downto 0) => window_3_3_1_reg_815(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_11
     port map (
      Q(31 downto 0) => window_0_1_fu_218(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_9\(31 downto 0),
      \int_kernelData_2_reg[31]\(31 downto 0) => kernelData_2(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U20: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_12
     port map (
      Q(31 downto 0) => window_4_0_read_as_fu_266(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_10\(31 downto 0),
      \int_kernelData_20_reg[31]\(31 downto 0) => kernelData_20(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U21: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_13
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(31 downto 0),
      Q(31 downto 0) => window_4_0_fu_270(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_21_reg[31]\(31 downto 0) => kernelData_21(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_14
     port map (
      D(31 downto 0) => window_4_1_phi_fu_806_p4(31 downto 0),
      Q(31 downto 0) => kernelData_22(31 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      p_82_in => p_82_in,
      \tmp_9_4_2_i_reg_2835_reg[31]\(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(31 downto 0),
      \window_4_1_reg_803_reg[31]\(31 downto 0) => window_4_1_reg_803(31 downto 0),
      \window_4_2_reg_792_reg[31]\(31) => \window_4_2_reg_792_reg_n_0_[31]\,
      \window_4_2_reg_792_reg[31]\(30) => \window_4_2_reg_792_reg_n_0_[30]\,
      \window_4_2_reg_792_reg[31]\(29) => \window_4_2_reg_792_reg_n_0_[29]\,
      \window_4_2_reg_792_reg[31]\(28) => \window_4_2_reg_792_reg_n_0_[28]\,
      \window_4_2_reg_792_reg[31]\(27) => \window_4_2_reg_792_reg_n_0_[27]\,
      \window_4_2_reg_792_reg[31]\(26) => \window_4_2_reg_792_reg_n_0_[26]\,
      \window_4_2_reg_792_reg[31]\(25) => \window_4_2_reg_792_reg_n_0_[25]\,
      \window_4_2_reg_792_reg[31]\(24) => \window_4_2_reg_792_reg_n_0_[24]\,
      \window_4_2_reg_792_reg[31]\(23) => \window_4_2_reg_792_reg_n_0_[23]\,
      \window_4_2_reg_792_reg[31]\(22) => \window_4_2_reg_792_reg_n_0_[22]\,
      \window_4_2_reg_792_reg[31]\(21) => \window_4_2_reg_792_reg_n_0_[21]\,
      \window_4_2_reg_792_reg[31]\(20) => \window_4_2_reg_792_reg_n_0_[20]\,
      \window_4_2_reg_792_reg[31]\(19) => \window_4_2_reg_792_reg_n_0_[19]\,
      \window_4_2_reg_792_reg[31]\(18) => \window_4_2_reg_792_reg_n_0_[18]\,
      \window_4_2_reg_792_reg[31]\(17) => \window_4_2_reg_792_reg_n_0_[17]\,
      \window_4_2_reg_792_reg[31]\(16) => \window_4_2_reg_792_reg_n_0_[16]\,
      \window_4_2_reg_792_reg[31]\(15) => \window_4_2_reg_792_reg_n_0_[15]\,
      \window_4_2_reg_792_reg[31]\(14) => \window_4_2_reg_792_reg_n_0_[14]\,
      \window_4_2_reg_792_reg[31]\(13) => \window_4_2_reg_792_reg_n_0_[13]\,
      \window_4_2_reg_792_reg[31]\(12) => \window_4_2_reg_792_reg_n_0_[12]\,
      \window_4_2_reg_792_reg[31]\(11) => \window_4_2_reg_792_reg_n_0_[11]\,
      \window_4_2_reg_792_reg[31]\(10) => \window_4_2_reg_792_reg_n_0_[10]\,
      \window_4_2_reg_792_reg[31]\(9) => \window_4_2_reg_792_reg_n_0_[9]\,
      \window_4_2_reg_792_reg[31]\(8) => \window_4_2_reg_792_reg_n_0_[8]\,
      \window_4_2_reg_792_reg[31]\(7) => \window_4_2_reg_792_reg_n_0_[7]\,
      \window_4_2_reg_792_reg[31]\(6) => \window_4_2_reg_792_reg_n_0_[6]\,
      \window_4_2_reg_792_reg[31]\(5) => \window_4_2_reg_792_reg_n_0_[5]\,
      \window_4_2_reg_792_reg[31]\(4) => \window_4_2_reg_792_reg_n_0_[4]\,
      \window_4_2_reg_792_reg[31]\(3) => \window_4_2_reg_792_reg_n_0_[3]\,
      \window_4_2_reg_792_reg[31]\(2) => \window_4_2_reg_792_reg_n_0_[2]\,
      \window_4_2_reg_792_reg[31]\(1) => \window_4_2_reg_792_reg_n_0_[1]\,
      \window_4_2_reg_792_reg[31]\(0) => \window_4_2_reg_792_reg_n_0_[0]\
    );
cnn_2d_conv_d8x8_fYi_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_15
     port map (
      Q(31 downto 0) => kernelData_23(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp3_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_0,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => lineBuffer_0_U_n_1,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_13\(31 downto 0),
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      p_82_in => p_82_in,
      tmp23_fu_2059_p2(31 downto 0) => tmp23_fu_2059_p2(31 downto 0),
      \window_4_2_reg_792_reg[31]\(31) => \window_4_2_reg_792_reg_n_0_[31]\,
      \window_4_2_reg_792_reg[31]\(30) => \window_4_2_reg_792_reg_n_0_[30]\,
      \window_4_2_reg_792_reg[31]\(29) => \window_4_2_reg_792_reg_n_0_[29]\,
      \window_4_2_reg_792_reg[31]\(28) => \window_4_2_reg_792_reg_n_0_[28]\,
      \window_4_2_reg_792_reg[31]\(27) => \window_4_2_reg_792_reg_n_0_[27]\,
      \window_4_2_reg_792_reg[31]\(26) => \window_4_2_reg_792_reg_n_0_[26]\,
      \window_4_2_reg_792_reg[31]\(25) => \window_4_2_reg_792_reg_n_0_[25]\,
      \window_4_2_reg_792_reg[31]\(24) => \window_4_2_reg_792_reg_n_0_[24]\,
      \window_4_2_reg_792_reg[31]\(23) => \window_4_2_reg_792_reg_n_0_[23]\,
      \window_4_2_reg_792_reg[31]\(22) => \window_4_2_reg_792_reg_n_0_[22]\,
      \window_4_2_reg_792_reg[31]\(21) => \window_4_2_reg_792_reg_n_0_[21]\,
      \window_4_2_reg_792_reg[31]\(20) => \window_4_2_reg_792_reg_n_0_[20]\,
      \window_4_2_reg_792_reg[31]\(19) => \window_4_2_reg_792_reg_n_0_[19]\,
      \window_4_2_reg_792_reg[31]\(18) => \window_4_2_reg_792_reg_n_0_[18]\,
      \window_4_2_reg_792_reg[31]\(17) => \window_4_2_reg_792_reg_n_0_[17]\,
      \window_4_2_reg_792_reg[31]\(16) => \window_4_2_reg_792_reg_n_0_[16]\,
      \window_4_2_reg_792_reg[31]\(15) => \window_4_2_reg_792_reg_n_0_[15]\,
      \window_4_2_reg_792_reg[31]\(14) => \window_4_2_reg_792_reg_n_0_[14]\,
      \window_4_2_reg_792_reg[31]\(13) => \window_4_2_reg_792_reg_n_0_[13]\,
      \window_4_2_reg_792_reg[31]\(12) => \window_4_2_reg_792_reg_n_0_[12]\,
      \window_4_2_reg_792_reg[31]\(11) => \window_4_2_reg_792_reg_n_0_[11]\,
      \window_4_2_reg_792_reg[31]\(10) => \window_4_2_reg_792_reg_n_0_[10]\,
      \window_4_2_reg_792_reg[31]\(9) => \window_4_2_reg_792_reg_n_0_[9]\,
      \window_4_2_reg_792_reg[31]\(8) => \window_4_2_reg_792_reg_n_0_[8]\,
      \window_4_2_reg_792_reg[31]\(7) => \window_4_2_reg_792_reg_n_0_[7]\,
      \window_4_2_reg_792_reg[31]\(6) => \window_4_2_reg_792_reg_n_0_[6]\,
      \window_4_2_reg_792_reg[31]\(5) => \window_4_2_reg_792_reg_n_0_[5]\,
      \window_4_2_reg_792_reg[31]\(4) => \window_4_2_reg_792_reg_n_0_[4]\,
      \window_4_2_reg_792_reg[31]\(3) => \window_4_2_reg_792_reg_n_0_[3]\,
      \window_4_2_reg_792_reg[31]\(2) => \window_4_2_reg_792_reg_n_0_[2]\,
      \window_4_2_reg_792_reg[31]\(1) => \window_4_2_reg_792_reg_n_0_[1]\,
      \window_4_2_reg_792_reg[31]\(0) => \window_4_2_reg_792_reg_n_0_[0]\,
      \window_4_3_2_reg_2604_reg[31]\(31 downto 0) => window_4_3_2_reg_2604(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_16
     port map (
      Q(31 downto 0) => window_4_3_fu_274(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_13\(31 downto 0),
      \int_kernelData_24_reg[31]\(31 downto 0) => kernelData_24(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_17
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(31 downto 0),
      Q(31 downto 0) => window_0_2_fu_222(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_3_reg[31]\(31 downto 0) => kernelData_3(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_18
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(31 downto 0),
      Q(31 downto 0) => window_0_3_fu_226(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_4_reg[31]\(31 downto 0) => kernelData_4(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_19
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(31 downto 0),
      Q(31 downto 0) => window_1_0_read_as_fu_230(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_5_reg[31]\(31 downto 0) => kernelData_5(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_20
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(31 downto 0),
      Q(31 downto 0) => window_1_0_fu_234(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_6_reg[31]\(31 downto 0) => kernelData_6(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_21
     port map (
      Q(31 downto 0) => window_1_1_fu_238(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_18\(31 downto 0),
      \int_kernelData_7_reg[31]\(31 downto 0) => kernelData_7(31 downto 0),
      p_82_in => p_82_in,
      tmp2_fu_2047_p2(31 downto 0) => tmp2_fu_2047_p2(31 downto 0)
    );
cnn_2d_conv_d8x8_fYi_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_22
     port map (
      Q(31 downto 0) => window_1_2_fu_242(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_18\(31 downto 0),
      \int_kernelData_8_reg[31]\(31 downto 0) => kernelData_8(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_fYi_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_fYi_23
     port map (
      D(31 downto 0) => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(31 downto 0),
      Q(31 downto 0) => window_1_3_fu_246(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_9_reg[31]\(31 downto 0) => kernelData_9(31 downto 0),
      p_82_in => p_82_in
    );
cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5_CTRL_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => x_reg_585,
      \ap_CS_fsm_reg[0]\ => cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_4,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[2]_i_2_n_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_7,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter1_reg => cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U_n_6,
      ap_enable_reg_pp0_iter1_reg_0 => \ap_CS_fsm[1]_i_2_n_0\,
      ap_enable_reg_pp0_iter1_reg_1 => \ap_CS_fsm[1]_i_4_n_0\,
      ap_rst_n => ap_rst_n,
      \exitcond1_reg_2183_reg[0]\ => \exitcond1_reg_2183_reg_n_0_[0]\,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      \int_kernelData_24_reg[0]_0\(0) => ap_rst_n_inv,
      interrupt => interrupt,
      kernelData_0(31 downto 0) => kernelData_0(31 downto 0),
      kernelData_1(31 downto 0) => kernelData_1(31 downto 0),
      kernelData_10(31 downto 0) => kernelData_10(31 downto 0),
      kernelData_11(31 downto 0) => kernelData_11(31 downto 0),
      kernelData_12(31 downto 0) => kernelData_12(31 downto 0),
      kernelData_13(31 downto 0) => kernelData_13(31 downto 0),
      kernelData_14(31 downto 0) => kernelData_14(31 downto 0),
      kernelData_15(31 downto 0) => kernelData_15(31 downto 0),
      kernelData_16(31 downto 0) => kernelData_16(31 downto 0),
      kernelData_17(31 downto 0) => kernelData_17(31 downto 0),
      kernelData_18(31 downto 0) => kernelData_18(31 downto 0),
      kernelData_19(31 downto 0) => kernelData_19(31 downto 0),
      kernelData_2(31 downto 0) => kernelData_2(31 downto 0),
      kernelData_20(31 downto 0) => kernelData_20(31 downto 0),
      kernelData_21(31 downto 0) => kernelData_21(31 downto 0),
      kernelData_22(31 downto 0) => kernelData_22(31 downto 0),
      kernelData_23(31 downto 0) => kernelData_23(31 downto 0),
      kernelData_24(31 downto 0) => kernelData_24(31 downto 0),
      kernelData_3(31 downto 0) => kernelData_3(31 downto 0),
      kernelData_4(31 downto 0) => kernelData_4(31 downto 0),
      kernelData_5(31 downto 0) => kernelData_5(31 downto 0),
      kernelData_6(31 downto 0) => kernelData_6(31 downto 0),
      kernelData_7(31 downto 0) => kernelData_7(31 downto 0),
      kernelData_8(31 downto 0) => kernelData_8(31 downto 0),
      kernelData_9(31 downto 0) => kernelData_9(31 downto 0),
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      \outStream_V_dest_V_1_state_reg[1]\(0) => outStream_V_dest_V_1_ack_in,
      \outStream_V_id_V_1_state_reg[1]\(0) => outStream_V_id_V_1_ack_in,
      \outStream_V_keep_V_1_state_reg[1]\(0) => outStream_V_keep_V_1_ack_in,
      \outStream_V_last_V_1_state_reg[1]\(0) => outStream_V_last_V_1_ack_in,
      \outStream_V_strb_V_1_state_reg[1]\(0) => outStream_V_strb_V_1_ack_in,
      \outStream_V_user_V_1_state_reg[1]\(0) => outStream_V_user_V_1_ack_in,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
\cond_mid2_reg_2206[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222E22222222E2"
    )
        port map (
      I0 => \cond_mid2_reg_2206_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter10,
      I2 => \y_reg_608_reg_n_0_[0]\,
      I3 => \y_reg_608_reg_n_0_[1]\,
      I4 => \y_reg_608_reg_n_0_[2]\,
      I5 => \cond_mid2_reg_2206[0]_i_2_n_0\,
      O => \cond_mid2_reg_2206[0]_i_1_n_0\
    );
\cond_mid2_reg_2206[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => x1_reg_619(0),
      I1 => x1_reg_619(1),
      I2 => x1_reg_619(2),
      I3 => x1_reg_619(3),
      O => \cond_mid2_reg_2206[0]_i_2_n_0\
    );
\cond_mid2_reg_2206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_mid2_reg_2206[0]_i_1_n_0\,
      Q => \cond_mid2_reg_2206_reg_n_0_[0]\,
      R => '0'
    );
\exitcond1_reg_2183[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF300055FF5500"
    )
        port map (
      I0 => \exitcond1_reg_2183[0]_i_2_n_0\,
      I1 => \exitcond1_reg_2183[0]_i_3_n_0\,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \exitcond1_reg_2183[0]_i_1_n_0\
    );
\exitcond1_reg_2183[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \x_reg_585_reg_n_0_[1]\,
      I1 => \x_reg_585_reg_n_0_[0]\,
      I2 => \x_reg_585_reg_n_0_[3]\,
      I3 => \x_reg_585_reg_n_0_[2]\,
      O => \exitcond1_reg_2183[0]_i_2_n_0\
    );
\exitcond1_reg_2183[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \x_1_reg_2187_reg__0\(1),
      I1 => \x_1_reg_2187_reg__0\(0),
      I2 => \x_1_reg_2187_reg__0\(3),
      I3 => \x_1_reg_2187_reg__0\(2),
      O => \exitcond1_reg_2183[0]_i_3_n_0\
    );
\exitcond1_reg_2183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond1_reg_2183[0]_i_1_n_0\,
      Q => \exitcond1_reg_2183_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_flatten1_reg_2483[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      O => exitcond_flatten1_fu_1561_p2
    );
\exitcond_flatten1_reg_2483_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_82_in,
      D => exitcond_flatten1_fu_1561_p2,
      Q => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_flatten8_reg_2226[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(2),
      I1 => \indvar_flatten6_reg_630_reg__0\(3),
      I2 => \indvar_flatten6_reg_630_reg__0\(1),
      I3 => \indvar_flatten6_reg_630_reg__0\(0),
      O => \exitcond_flatten8_reg_2226[0]_i_1_n_0\
    );
\exitcond_flatten8_reg_2226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => \exitcond_flatten8_reg_2226[0]_i_1_n_0\,
      Q => exitcond_flatten8_reg_2226,
      R => '0'
    );
\exitcond_flatten_reg_2192[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5455F0F0"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_0\,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      O => \exitcond_flatten_reg_2192[0]_i_1_n_0\
    );
\exitcond_flatten_reg_2192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_2192[0]_i_1_n_0\,
      Q => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      R => '0'
    );
\icmp_reg_2525[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(14),
      I1 => tmp_27_fu_1712_p4(15),
      O => \icmp_reg_2525[0]_i_10_n_0\
    );
\icmp_reg_2525[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(12),
      I1 => tmp_27_fu_1712_p4(13),
      O => \icmp_reg_2525[0]_i_11_n_0\
    );
\icmp_reg_2525[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(10),
      I1 => tmp_27_fu_1712_p4(11),
      O => \icmp_reg_2525[0]_i_12_n_0\
    );
\icmp_reg_2525[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(8),
      I1 => tmp_27_fu_1712_p4(9),
      O => \icmp_reg_2525[0]_i_13_n_0\
    );
\icmp_reg_2525[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(0),
      I1 => tmp_27_fu_1712_p4(1),
      O => \icmp_reg_2525[0]_i_14_n_0\
    );
\icmp_reg_2525[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(6),
      I1 => tmp_27_fu_1712_p4(7),
      O => \icmp_reg_2525[0]_i_15_n_0\
    );
\icmp_reg_2525[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(4),
      I1 => tmp_27_fu_1712_p4(5),
      O => \icmp_reg_2525[0]_i_16_n_0\
    );
\icmp_reg_2525[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(2),
      I1 => tmp_27_fu_1712_p4(3),
      O => \icmp_reg_2525[0]_i_17_n_0\
    );
\icmp_reg_2525[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(0),
      I1 => tmp_27_fu_1712_p4(1),
      O => \icmp_reg_2525[0]_i_18_n_0\
    );
\icmp_reg_2525[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(24),
      I1 => tmp_27_fu_1712_p4(25),
      O => \icmp_reg_2525[0]_i_3_n_0\
    );
\icmp_reg_2525[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(22),
      I1 => tmp_27_fu_1712_p4(23),
      O => \icmp_reg_2525[0]_i_5_n_0\
    );
\icmp_reg_2525[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(20),
      I1 => tmp_27_fu_1712_p4(21),
      O => \icmp_reg_2525[0]_i_6_n_0\
    );
\icmp_reg_2525[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(18),
      I1 => tmp_27_fu_1712_p4(19),
      O => \icmp_reg_2525[0]_i_7_n_0\
    );
\icmp_reg_2525[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(16),
      I1 => tmp_27_fu_1712_p4(17),
      O => \icmp_reg_2525[0]_i_8_n_0\
    );
\icmp_reg_2525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_25250,
      D => icmp_fu_1722_p2,
      Q => icmp_reg_2525,
      R => '0'
    );
\icmp_reg_2525_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_reg_2525_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_icmp_reg_2525_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_fu_1722_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_27_fu_1712_p4(25),
      O(3 downto 0) => \NLW_icmp_reg_2525_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_reg_2525[0]_i_3_n_0\
    );
\icmp_reg_2525_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_reg_2525_reg[0]_i_4_n_0\,
      CO(3) => \icmp_reg_2525_reg[0]_i_2_n_0\,
      CO(2) => \icmp_reg_2525_reg[0]_i_2_n_1\,
      CO(1) => \icmp_reg_2525_reg[0]_i_2_n_2\,
      CO(0) => \icmp_reg_2525_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_reg_2525_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_reg_2525[0]_i_5_n_0\,
      S(2) => \icmp_reg_2525[0]_i_6_n_0\,
      S(1) => \icmp_reg_2525[0]_i_7_n_0\,
      S(0) => \icmp_reg_2525[0]_i_8_n_0\
    );
\icmp_reg_2525_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_reg_2525_reg[0]_i_9_n_0\,
      CO(3) => \icmp_reg_2525_reg[0]_i_4_n_0\,
      CO(2) => \icmp_reg_2525_reg[0]_i_4_n_1\,
      CO(1) => \icmp_reg_2525_reg[0]_i_4_n_2\,
      CO(0) => \icmp_reg_2525_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_reg_2525_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_reg_2525[0]_i_10_n_0\,
      S(2) => \icmp_reg_2525[0]_i_11_n_0\,
      S(1) => \icmp_reg_2525[0]_i_12_n_0\,
      S(0) => \icmp_reg_2525[0]_i_13_n_0\
    );
\icmp_reg_2525_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_reg_2525_reg[0]_i_9_n_0\,
      CO(2) => \icmp_reg_2525_reg[0]_i_9_n_1\,
      CO(1) => \icmp_reg_2525_reg[0]_i_9_n_2\,
      CO(0) => \icmp_reg_2525_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_reg_2525[0]_i_14_n_0\,
      O(3 downto 0) => \NLW_icmp_reg_2525_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_reg_2525[0]_i_15_n_0\,
      S(2) => \icmp_reg_2525[0]_i_16_n_0\,
      S(1) => \icmp_reg_2525[0]_i_17_n_0\,
      S(0) => \icmp_reg_2525[0]_i_18_n_0\
    );
\inStream_V_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_load_A
    );
\inStream_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_A(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_A(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_A(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_A(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_A(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_A(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_A(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_A(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_A(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_A(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_A(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_A(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_A(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_A(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_A(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_A(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_A(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_A(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_A(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_A(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_A(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_A(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_A(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_A(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_A(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_A(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_A(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_A(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_A(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_A(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_A(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_A(9),
      R => '0'
    );
\inStream_V_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_load_B
    );
\inStream_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_B(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_B(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_B(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_B(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_B(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_B(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_B(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_B(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_B(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_B(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_B(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_B(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_B(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_B(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_B(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_B(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_B(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_B(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_B(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_B(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_B(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_B(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_B(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_B(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_B(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_B(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_B(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_B(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_B(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_B(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_B(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_B(9),
      R => '0'
    );
inStream_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inStream_V_data_V_0_sel0,
      I1 => inStream_V_data_V_0_sel,
      O => inStream_V_data_V_0_sel_rd_i_1_n_0
    );
inStream_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_rd_i_1_n_0,
      Q => inStream_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_V_data_V_0_ack_in,
      I1 => inStream_TVALID,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_sel_wr_i_1_n_0
    );
inStream_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_wr_i_1_n_0,
      Q => inStream_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E0E0F0A0E0E0"
    )
        port map (
      I0 => \inStream_V_data_V_0_state[0]_i_2_n_0\,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => inStream_TVALID,
      I4 => inStream_V_data_V_0_ack_in,
      I5 => \inStream_V_data_V_0_state[1]_i_2_n_0\,
      O => \inStream_V_data_V_0_state[0]_i_1_n_0\
    );
\inStream_V_data_V_0_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808888800000000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state[0]_i_3_n_0\,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \ap_CS_fsm[1]_i_2_n_0\,
      O => \inStream_V_data_V_0_state[0]_i_2_n_0\
    );
\inStream_V_data_V_0_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => lineBuffer_0_U_n_1,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => icmp_reg_2525,
      I3 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp3_iter1_reg_n_0,
      O => \inStream_V_data_V_0_state[0]_i_3_n_0\
    );
\inStream_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state[1]_i_2_n_0\,
      O => inStream_V_data_V_0_state(1)
    );
\inStream_V_data_V_0_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_0,
      I1 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I2 => icmp_reg_2525,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => lineBuffer_0_U_n_1,
      I5 => \inStream_V_data_V_0_state[1]_i_3_n_0\,
      O => \inStream_V_data_V_0_state[1]_i_2_n_0\
    );
\inStream_V_data_V_0_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D55FFFF"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => \inStream_V_data_V_0_state[1]_i_3_n_0\
    );
\inStream_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_state[0]_i_1_n_0\,
      Q => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_state(1),
      Q => inStream_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\inStream_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808888888088"
    )
        port map (
      I0 => inStream_V_dest_V_0_state(0),
      I1 => ap_rst_n,
      I2 => inStream_TVALID,
      I3 => \^instream_tready\,
      I4 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I5 => inStream_V_data_V_0_sel0,
      O => \inStream_V_dest_V_0_state[0]_i_1_n_0\
    );
\inStream_V_dest_V_0_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FF000FFFFF000"
    )
        port map (
      I0 => \inStream_V_dest_V_0_state[0]_i_3_n_0\,
      I1 => \inStream_V_data_V_0_state[0]_i_3_n_0\,
      I2 => \^instream_tready\,
      I3 => inStream_TVALID,
      I4 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I5 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => inStream_V_dest_V_0_state(0)
    );
\inStream_V_dest_V_0_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \inStream_V_dest_V_0_state[0]_i_3_n_0\
    );
\inStream_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \^instream_tready\,
      I2 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I3 => inStream_V_data_V_0_sel0,
      O => inStream_V_dest_V_0_state(1)
    );
\inStream_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C44444"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \window_4_3_fu_274[31]_i_3_n_0\,
      O => inStream_V_data_V_0_sel0
    );
\inStream_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_dest_V_0_state(1),
      Q => \^instream_tready\,
      R => ap_rst_n_inv
    );
\indvar_flatten1_reg_759[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(0),
      O => indvar_flatten_next1_fu_1567_p2(0)
    );
\indvar_flatten1_reg_759[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(0),
      I1 => \indvar_flatten1_reg_759_reg__0\(1),
      O => indvar_flatten_next1_fu_1567_p2(1)
    );
\indvar_flatten1_reg_759[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(1),
      I1 => \indvar_flatten1_reg_759_reg__0\(0),
      I2 => \indvar_flatten1_reg_759_reg__0\(2),
      O => indvar_flatten_next1_fu_1567_p2(2)
    );
\indvar_flatten1_reg_759[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(2),
      I1 => \indvar_flatten1_reg_759_reg__0\(0),
      I2 => \indvar_flatten1_reg_759_reg__0\(1),
      I3 => \indvar_flatten1_reg_759_reg__0\(3),
      O => indvar_flatten_next1_fu_1567_p2(3)
    );
\indvar_flatten1_reg_759[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(3),
      I1 => \indvar_flatten1_reg_759_reg__0\(1),
      I2 => \indvar_flatten1_reg_759_reg__0\(0),
      I3 => \indvar_flatten1_reg_759_reg__0\(2),
      I4 => \indvar_flatten1_reg_759_reg__0\(4),
      O => indvar_flatten_next1_fu_1567_p2(4)
    );
\indvar_flatten1_reg_759[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(1),
      I1 => \indvar_flatten1_reg_759_reg__0\(0),
      I2 => \indvar_flatten1_reg_759_reg__0\(2),
      I3 => \indvar_flatten1_reg_759_reg__0\(3),
      I4 => \indvar_flatten1_reg_759_reg__0\(4),
      I5 => \indvar_flatten1_reg_759_reg__0\(5),
      O => indvar_flatten_next1_fu_1567_p2(5)
    );
\indvar_flatten1_reg_759[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten1_reg_759[6]_i_2_n_0\,
      I1 => \indvar_flatten1_reg_759_reg__0\(5),
      I2 => \indvar_flatten1_reg_759_reg__0\(4),
      I3 => \indvar_flatten1_reg_759_reg__0\(3),
      I4 => \indvar_flatten1_reg_759_reg__0\(6),
      O => indvar_flatten_next1_fu_1567_p2(6)
    );
\indvar_flatten1_reg_759[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(1),
      I1 => \indvar_flatten1_reg_759_reg__0\(0),
      I2 => \indvar_flatten1_reg_759_reg__0\(2),
      O => \indvar_flatten1_reg_759[6]_i_2_n_0\
    );
\indvar_flatten1_reg_759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(0),
      Q => \indvar_flatten1_reg_759_reg__0\(0),
      R => ap_CS_fsm_state11
    );
\indvar_flatten1_reg_759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(1),
      Q => \indvar_flatten1_reg_759_reg__0\(1),
      R => ap_CS_fsm_state11
    );
\indvar_flatten1_reg_759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(2),
      Q => \indvar_flatten1_reg_759_reg__0\(2),
      R => ap_CS_fsm_state11
    );
\indvar_flatten1_reg_759_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(3),
      Q => \indvar_flatten1_reg_759_reg__0\(3),
      R => ap_CS_fsm_state11
    );
\indvar_flatten1_reg_759_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(4),
      Q => \indvar_flatten1_reg_759_reg__0\(4),
      R => ap_CS_fsm_state11
    );
\indvar_flatten1_reg_759_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(5),
      Q => \indvar_flatten1_reg_759_reg__0\(5),
      R => ap_CS_fsm_state11
    );
\indvar_flatten1_reg_759_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => indvar_flatten_next1_fu_1567_p2(6),
      Q => \indvar_flatten1_reg_759_reg__0\(6),
      R => ap_CS_fsm_state11
    );
\indvar_flatten6_reg_630[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(0),
      O => indvar_flatten_next7_fu_1019_p2(0)
    );
\indvar_flatten6_reg_630[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(0),
      I1 => \indvar_flatten6_reg_630_reg__0\(1),
      O => indvar_flatten_next7_fu_1019_p2(1)
    );
\indvar_flatten6_reg_630[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(1),
      I1 => \indvar_flatten6_reg_630_reg__0\(0),
      I2 => \indvar_flatten6_reg_630_reg__0\(2),
      O => indvar_flatten_next7_fu_1019_p2(2)
    );
\indvar_flatten6_reg_630[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(0),
      I1 => \indvar_flatten6_reg_630_reg__0\(1),
      I2 => \indvar_flatten6_reg_630_reg__0\(2),
      I3 => \indvar_flatten6_reg_630_reg__0\(3),
      O => indvar_flatten_next7_fu_1019_p2(3)
    );
\indvar_flatten6_reg_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => indvar_flatten_next7_fu_1019_p2(0),
      Q => \indvar_flatten6_reg_630_reg__0\(0),
      R => ap_CS_fsm_state7
    );
\indvar_flatten6_reg_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => indvar_flatten_next7_fu_1019_p2(1),
      Q => \indvar_flatten6_reg_630_reg__0\(1),
      R => ap_CS_fsm_state7
    );
\indvar_flatten6_reg_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => indvar_flatten_next7_fu_1019_p2(2),
      Q => \indvar_flatten6_reg_630_reg__0\(2),
      R => ap_CS_fsm_state7
    );
\indvar_flatten6_reg_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => indvar_flatten_next7_fu_1019_p2(3),
      Q => \indvar_flatten6_reg_630_reg__0\(3),
      R => ap_CS_fsm_state7
    );
\indvar_flatten_reg_597[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(0),
      O => indvar_flatten_next_fu_918_p2(0)
    );
\indvar_flatten_reg_597[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(0),
      I1 => \indvar_flatten_reg_597_reg__0\(1),
      O => indvar_flatten_next_fu_918_p2(1)
    );
\indvar_flatten_reg_597[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(0),
      I1 => \indvar_flatten_reg_597_reg__0\(1),
      I2 => \indvar_flatten_reg_597_reg__0\(2),
      O => indvar_flatten_next_fu_918_p2(2)
    );
\indvar_flatten_reg_597[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(0),
      I1 => \indvar_flatten_reg_597_reg__0\(1),
      I2 => \indvar_flatten_reg_597_reg__0\(2),
      I3 => \indvar_flatten_reg_597_reg__0\(3),
      O => indvar_flatten_next_fu_918_p2(3)
    );
\indvar_flatten_reg_597[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_597_reg__0\(2),
      I1 => \indvar_flatten_reg_597_reg__0\(3),
      I2 => \indvar_flatten_reg_597_reg__0\(0),
      I3 => \indvar_flatten_reg_597_reg__0\(1),
      I4 => \indvar_flatten_reg_597_reg__0\(4),
      O => indvar_flatten_next_fu_918_p2(4)
    );
\indvar_flatten_reg_597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => indvar_flatten_next_fu_918_p2(0),
      Q => \indvar_flatten_reg_597_reg__0\(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => indvar_flatten_next_fu_918_p2(1),
      Q => \indvar_flatten_reg_597_reg__0\(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => indvar_flatten_next_fu_918_p2(2),
      Q => \indvar_flatten_reg_597_reg__0\(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => indvar_flatten_next_fu_918_p2(3),
      Q => \indvar_flatten_reg_597_reg__0\(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => indvar_flatten_next_fu_918_p2(4),
      Q => \indvar_flatten_reg_597_reg__0\(4),
      R => ap_CS_fsm_state4
    );
lineBuffer_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_bkb
     port map (
      O16(31) => lineBuffer_0_U_n_4,
      O16(30) => lineBuffer_0_U_n_5,
      O16(29) => lineBuffer_0_U_n_6,
      O16(28) => lineBuffer_0_U_n_7,
      O16(27) => lineBuffer_0_U_n_8,
      O16(26) => lineBuffer_0_U_n_9,
      O16(25) => lineBuffer_0_U_n_10,
      O16(24) => lineBuffer_0_U_n_11,
      O16(23) => lineBuffer_0_U_n_12,
      O16(22) => lineBuffer_0_U_n_13,
      O16(21) => lineBuffer_0_U_n_14,
      O16(20) => lineBuffer_0_U_n_15,
      O16(19) => lineBuffer_0_U_n_16,
      O16(18) => lineBuffer_0_U_n_17,
      O16(17) => lineBuffer_0_U_n_18,
      O16(16) => lineBuffer_0_U_n_19,
      O16(15) => lineBuffer_0_U_n_20,
      O16(14) => lineBuffer_0_U_n_21,
      O16(13) => lineBuffer_0_U_n_22,
      O16(12) => lineBuffer_0_U_n_23,
      O16(11) => lineBuffer_0_U_n_24,
      O16(10) => lineBuffer_0_U_n_25,
      O16(9) => lineBuffer_0_U_n_26,
      O16(8) => lineBuffer_0_U_n_27,
      O16(7) => lineBuffer_0_U_n_28,
      O16(6) => lineBuffer_0_U_n_29,
      O16(5) => lineBuffer_0_U_n_30,
      O16(4) => lineBuffer_0_U_n_31,
      O16(3) => lineBuffer_0_U_n_32,
      O16(2) => lineBuffer_0_U_n_33,
      O16(1) => lineBuffer_0_U_n_34,
      O16(0) => lineBuffer_0_U_n_35,
      Q(0) => ap_CS_fsm_pp3_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_0,
      ap_enable_reg_pp3_iter8 => ap_enable_reg_pp3_iter8,
      ap_enable_reg_pp3_iter9_reg => ap_enable_reg_pp3_iter9_reg_n_0,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg[0]\ => \ap_pipeline_reg_pp3_iter8_p_i_reg_2497_reg_n_0_[0]\,
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      \lineBuffer_0_addr_reg_2501_reg[2]\(2 downto 0) => lineBuffer_3_addr_2_reg_2519(2 downto 0),
      lineBuffer_0_we1 => lineBuffer_0_we1,
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      p_37_in => p_37_in,
      q0(31 downto 0) => lineBuffer_1_q0(31 downto 0),
      \q0_reg[0]\ => lineBuffer_0_U_n_2,
      ram_reg => lineBuffer_0_U_n_1,
      \x_assign_reg_781_reg[2]\(2 downto 0) => x_assign_reg_781(2 downto 0)
    );
\lineBuffer_0_addr_reg_2501[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => lineBuffer_0_U_n_1,
      O => icmp_reg_25250
    );
\lineBuffer_0_addr_reg_2501[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \lineBuffer_0_addr_reg_2501[2]_i_3_n_0\,
      I1 => \indvar_flatten1_reg_759_reg__0\(0),
      I2 => \indvar_flatten1_reg_759_reg__0\(5),
      I3 => \indvar_flatten1_reg_759_reg__0\(6),
      O => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\
    );
\lineBuffer_0_addr_reg_2501[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_flatten1_reg_759_reg__0\(2),
      I1 => \indvar_flatten1_reg_759_reg__0\(1),
      I2 => \indvar_flatten1_reg_759_reg__0\(4),
      I3 => \indvar_flatten1_reg_759_reg__0\(3),
      O => \lineBuffer_0_addr_reg_2501[2]_i_3_n_0\
    );
\lineBuffer_0_addr_reg_2501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_25250,
      D => x_assign_reg_781(0),
      Q => lineBuffer_3_addr_2_reg_2519(0),
      R => '0'
    );
\lineBuffer_0_addr_reg_2501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_25250,
      D => x_assign_reg_781(1),
      Q => lineBuffer_3_addr_2_reg_2519(1),
      R => '0'
    );
\lineBuffer_0_addr_reg_2501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_25250,
      D => x_assign_reg_781(2),
      Q => lineBuffer_3_addr_2_reg_2519(2),
      R => '0'
    );
lineBuffer_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud
     port map (
      D(31 downto 0) => lineBuffer_1_q0(31 downto 0),
      DIADI(31 downto 0) => inStream_V_data_V_0_data_out(31 downto 0),
      E(0) => lineBuffer_0_we1,
      Q(2 downto 0) => lineBuffer_3_addr_2_reg_2519(2 downto 0),
      WEA(0) => lineBuffer_1_we0,
      WEBWE(0) => p_94_in,
      \ap_CS_fsm_reg[7]\(2) => ap_CS_fsm_pp3_stage0,
      \ap_CS_fsm_reg[7]\(1) => ap_CS_fsm_pp2_stage0,
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      \exitcond1_reg_2183_reg[0]\ => \exitcond1_reg_2183_reg_n_0_[0]\,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      p_37_in => p_37_in,
      ram_reg => lineBuffer_1_U_n_33,
      ram_reg_0 => lineBuffer_1_U_n_34,
      ram_reg_1 => lineBuffer_1_U_n_37,
      ram_reg_2(31 downto 0) => lineBuffer_2_q0(31 downto 0),
      \x4_reg_748_reg[1]\(1) => lineBuffer_1_U_n_35,
      \x4_reg_748_reg[1]\(0) => tmp_s_fu_1107_p2(0),
      \x4_reg_748_reg[2]\(2 downto 0) => x4_reg_748(2 downto 0),
      \x_assign_reg_781_reg[2]\(2 downto 0) => x_assign_reg_781(2 downto 0),
      \x_reg_585_reg[2]\(2) => \x_reg_585_reg_n_0_[2]\,
      \x_reg_585_reg[2]\(1) => \x_reg_585_reg_n_0_[1]\,
      \x_reg_585_reg[2]\(0) => \x_reg_585_reg_n_0_[0]\
    );
lineBuffer_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_24
     port map (
      ADDRARDADDR(2 downto 0) => lineBuffer_2_address0(2 downto 0),
      D(31 downto 0) => lineBuffer_2_q0(31 downto 0),
      DIADI(31 downto 0) => inStream_V_data_V_0_data_out(31 downto 0),
      E(0) => lineBuffer_0_we1,
      Q(2 downto 0) => lineBuffer_3_addr_2_reg_2519(2 downto 0),
      WEBWE(0) => p_94_in,
      \ap_CS_fsm_reg[7]\(1) => ap_CS_fsm_pp3_stage0,
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp1_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_0,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => lineBuffer_0_U_n_1,
      \cond_mid2_reg_2206_reg[0]\ => \cond_mid2_reg_2206_reg_n_0_[0]\,
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      \exitcond_flatten_reg_2192_reg[0]\ => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      lineBuffer_2_ce0 => lineBuffer_2_ce0,
      ram_reg(31 downto 0) => lineBuffer_3_q0(31 downto 0),
      ram_reg_0(31 downto 0) => lineBuffer_1_q0(31 downto 0),
      \sel_tmp2_mid2_reg_2251_reg[0]\ => \sel_tmp2_mid2_reg_2251_reg_n_0_[0]\,
      \sel_tmp_mid2_reg_2243_reg[0]\ => \sel_tmp_mid2_reg_2243_reg_n_0_[0]\,
      \window_4_2_2_reg_2290_reg[31]\(31 downto 0) => window_4_2_2_fu_1133_p3(31 downto 0)
    );
lineBuffer_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_cud_25
     port map (
      ADDRARDADDR(2 downto 0) => lineBuffer_2_address0(2 downto 0),
      D(31 downto 0) => lineBuffer_3_q0(31 downto 0),
      DIADI(31 downto 0) => inStream_V_data_V_0_data_out(31 downto 0),
      Q(2 downto 0) => ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519(2 downto 0),
      \ap_CS_fsm_reg[7]\(2) => ap_CS_fsm_pp3_stage0,
      \ap_CS_fsm_reg[7]\(1) => ap_CS_fsm_pp2_stage0,
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp1_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => lineBuffer_1_U_n_33,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => lineBuffer_1_U_n_34,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_0,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483_reg[0]\ => cnn_2d_conv_d8x8_fYi_U12_n_64,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg[0]\ => lineBuffer_0_U_n_1,
      \cond_mid2_reg_2206_reg[0]\ => \cond_mid2_reg_2206_reg_n_0_[0]\,
      \exitcond_flatten1_reg_2483_reg[0]\ => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      \exitcond_flatten_reg_2192_reg[0]\ => \exitcond_flatten_reg_2192_reg_n_0_[0]\,
      icmp_reg_2525 => icmp_reg_2525,
      \inStream_V_data_V_0_payload_A_reg[31]\(31 downto 0) => inStream_V_data_V_0_payload_A(31 downto 0),
      \inStream_V_data_V_0_payload_B_reg[31]\(31 downto 0) => inStream_V_data_V_0_payload_B(31 downto 0),
      inStream_V_data_V_0_sel => inStream_V_data_V_0_sel,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      lineBuffer_2_ce0 => lineBuffer_2_ce0,
      p_37_in => p_37_in,
      \window_4_3_fu_274_reg[31]\(31 downto 0) => window_4_3_fu_274(31 downto 0),
      x1_mid2_reg_2201(2 downto 0) => x1_mid2_reg_2201(2 downto 0),
      \x4_reg_748_reg[1]\(1) => lineBuffer_1_U_n_35,
      \x4_reg_748_reg[1]\(0) => tmp_s_fu_1107_p2(0),
      \x4_reg_748_reg[1]_0\ => lineBuffer_1_U_n_37,
      \x_assign_reg_781_reg[1]\(1 downto 0) => x_assign_reg_781(1 downto 0)
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(0),
      I1 => outStream_V_data_V_1_payload_A(0),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(10),
      I1 => outStream_V_data_V_1_payload_A(10),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(11),
      I1 => outStream_V_data_V_1_payload_A(11),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(12),
      I1 => outStream_V_data_V_1_payload_A(12),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(13),
      I1 => outStream_V_data_V_1_payload_A(13),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(14),
      I1 => outStream_V_data_V_1_payload_A(14),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(15),
      I1 => outStream_V_data_V_1_payload_A(15),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(16),
      I1 => outStream_V_data_V_1_payload_A(16),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(17),
      I1 => outStream_V_data_V_1_payload_A(17),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(18),
      I1 => outStream_V_data_V_1_payload_A(18),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(19),
      I1 => outStream_V_data_V_1_payload_A(19),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(1),
      I1 => outStream_V_data_V_1_payload_A(1),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(20),
      I1 => outStream_V_data_V_1_payload_A(20),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(21),
      I1 => outStream_V_data_V_1_payload_A(21),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(22),
      I1 => outStream_V_data_V_1_payload_A(22),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(23),
      I1 => outStream_V_data_V_1_payload_A(23),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(24),
      I1 => outStream_V_data_V_1_payload_A(24),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(25),
      I1 => outStream_V_data_V_1_payload_A(25),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(26),
      I1 => outStream_V_data_V_1_payload_A(26),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(26)
    );
\outStream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(27),
      I1 => outStream_V_data_V_1_payload_A(27),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(27)
    );
\outStream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(28),
      I1 => outStream_V_data_V_1_payload_A(28),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(28)
    );
\outStream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(29),
      I1 => outStream_V_data_V_1_payload_A(29),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(29)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(2),
      I1 => outStream_V_data_V_1_payload_A(2),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(2)
    );
\outStream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(30),
      I1 => outStream_V_data_V_1_payload_A(30),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(30)
    );
\outStream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(31),
      I1 => outStream_V_data_V_1_payload_A(31),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(31)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(3),
      I1 => outStream_V_data_V_1_payload_A(3),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(3)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(4),
      I1 => outStream_V_data_V_1_payload_A(4),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(4)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(5),
      I1 => outStream_V_data_V_1_payload_A(5),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(5)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(6),
      I1 => outStream_V_data_V_1_payload_A(6),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(7),
      I1 => outStream_V_data_V_1_payload_A(7),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(8),
      I1 => outStream_V_data_V_1_payload_A(8),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(9),
      I1 => outStream_V_data_V_1_payload_A(9),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(9)
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_last_V_1_payload_B,
      I1 => outStream_V_last_V_1_sel,
      I2 => outStream_V_last_V_1_payload_A,
      O => outStream_TLAST(0)
    );
\outStream_V_data_V_1_payload_A[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(10),
      I1 => tmp13_reg_2865(10),
      I2 => tmp26_reg_2870(10),
      O => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(9),
      I1 => tmp13_reg_2865(9),
      I2 => tmp26_reg_2870(9),
      O => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(8),
      I1 => tmp13_reg_2865(8),
      I2 => tmp26_reg_2870(8),
      O => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(7),
      I1 => tmp13_reg_2865(7),
      I2 => tmp26_reg_2870(7),
      O => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(11),
      I1 => tmp13_reg_2865(11),
      I2 => tmp26_reg_2870(11),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(10),
      I1 => tmp13_reg_2865(10),
      I2 => tmp26_reg_2870(10),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(9),
      I1 => tmp13_reg_2865(9),
      I2 => tmp26_reg_2870(9),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(8),
      I1 => tmp13_reg_2865(8),
      I2 => tmp26_reg_2870(8),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(14),
      I1 => tmp13_reg_2865(14),
      I2 => tmp26_reg_2870(14),
      O => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(13),
      I1 => tmp13_reg_2865(13),
      I2 => tmp26_reg_2870(13),
      O => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(12),
      I1 => tmp13_reg_2865(12),
      I2 => tmp26_reg_2870(12),
      O => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(11),
      I1 => tmp13_reg_2865(11),
      I2 => tmp26_reg_2870(11),
      O => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(15),
      I1 => tmp13_reg_2865(15),
      I2 => tmp26_reg_2870(15),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(14),
      I1 => tmp13_reg_2865(14),
      I2 => tmp26_reg_2870(14),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(13),
      I1 => tmp13_reg_2865(13),
      I2 => tmp26_reg_2870(13),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(12),
      I1 => tmp13_reg_2865(12),
      I2 => tmp26_reg_2870(12),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(18),
      I1 => tmp13_reg_2865(18),
      I2 => tmp26_reg_2870(18),
      O => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(17),
      I1 => tmp13_reg_2865(17),
      I2 => tmp26_reg_2870(17),
      O => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(16),
      I1 => tmp13_reg_2865(16),
      I2 => tmp26_reg_2870(16),
      O => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(15),
      I1 => tmp13_reg_2865(15),
      I2 => tmp26_reg_2870(15),
      O => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(19),
      I1 => tmp13_reg_2865(19),
      I2 => tmp26_reg_2870(19),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(18),
      I1 => tmp13_reg_2865(18),
      I2 => tmp26_reg_2870(18),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(17),
      I1 => tmp13_reg_2865(17),
      I2 => tmp26_reg_2870(17),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(16),
      I1 => tmp13_reg_2865(16),
      I2 => tmp26_reg_2870(16),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(22),
      I1 => tmp13_reg_2865(22),
      I2 => tmp26_reg_2870(22),
      O => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(21),
      I1 => tmp13_reg_2865(21),
      I2 => tmp26_reg_2870(21),
      O => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(20),
      I1 => tmp13_reg_2865(20),
      I2 => tmp26_reg_2870(20),
      O => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(19),
      I1 => tmp13_reg_2865(19),
      I2 => tmp26_reg_2870(19),
      O => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(23),
      I1 => tmp13_reg_2865(23),
      I2 => tmp26_reg_2870(23),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(22),
      I1 => tmp13_reg_2865(22),
      I2 => tmp26_reg_2870(22),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(21),
      I1 => tmp13_reg_2865(21),
      I2 => tmp26_reg_2870(21),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(20),
      I1 => tmp13_reg_2865(20),
      I2 => tmp26_reg_2870(20),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(26),
      I1 => tmp13_reg_2865(26),
      I2 => tmp26_reg_2870(26),
      O => \outStream_V_data_V_1_payload_A[27]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(25),
      I1 => tmp13_reg_2865(25),
      I2 => tmp26_reg_2870(25),
      O => \outStream_V_data_V_1_payload_A[27]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(24),
      I1 => tmp13_reg_2865(24),
      I2 => tmp26_reg_2870(24),
      O => \outStream_V_data_V_1_payload_A[27]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(23),
      I1 => tmp13_reg_2865(23),
      I2 => tmp26_reg_2870(23),
      O => \outStream_V_data_V_1_payload_A[27]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(27),
      I1 => tmp13_reg_2865(27),
      I2 => tmp26_reg_2870(27),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(26),
      I1 => tmp13_reg_2865(26),
      I2 => tmp26_reg_2870(26),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(25),
      I1 => tmp13_reg_2865(25),
      I2 => tmp26_reg_2870(25),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(24),
      I1 => tmp13_reg_2865(24),
      I2 => tmp26_reg_2870(24),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_load_A
    );
\outStream_V_data_V_1_payload_A[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(29),
      I1 => tmp13_reg_2865(29),
      I2 => tmp26_reg_2870(29),
      O => \outStream_V_data_V_1_payload_A[31]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(28),
      I1 => tmp13_reg_2865(28),
      I2 => tmp26_reg_2870(28),
      O => \outStream_V_data_V_1_payload_A[31]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(27),
      I1 => tmp13_reg_2865(27),
      I2 => tmp26_reg_2870(27),
      O => \outStream_V_data_V_1_payload_A[31]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp26_reg_2870(30),
      I1 => tmp13_reg_2865(30),
      I2 => tmp9_reg_2860(30),
      I3 => tmp13_reg_2865(31),
      I4 => tmp9_reg_2860(31),
      I5 => tmp26_reg_2870(31),
      O => \outStream_V_data_V_1_payload_A[31]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A[31]_i_3_n_0\,
      I1 => tmp13_reg_2865(30),
      I2 => tmp9_reg_2860(30),
      I3 => tmp26_reg_2870(30),
      O => \outStream_V_data_V_1_payload_A[31]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(29),
      I1 => tmp13_reg_2865(29),
      I2 => tmp26_reg_2870(29),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(28),
      I1 => tmp13_reg_2865(28),
      I2 => tmp26_reg_2870(28),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(2),
      I1 => tmp13_reg_2865(2),
      I2 => tmp26_reg_2870(2),
      O => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(1),
      I1 => tmp13_reg_2865(1),
      I2 => tmp26_reg_2870(1),
      O => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(0),
      I1 => tmp13_reg_2865(0),
      I2 => tmp26_reg_2870(0),
      O => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(3),
      I1 => tmp13_reg_2865(3),
      I2 => tmp26_reg_2870(3),
      I3 => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[3]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(2),
      I1 => tmp13_reg_2865(2),
      I2 => tmp26_reg_2870(2),
      I3 => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[3]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(1),
      I1 => tmp13_reg_2865(1),
      I2 => tmp26_reg_2870(1),
      I3 => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[3]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp9_reg_2860(0),
      I1 => tmp13_reg_2865(0),
      I2 => tmp26_reg_2870(0),
      O => \outStream_V_data_V_1_payload_A[3]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(6),
      I1 => tmp13_reg_2865(6),
      I2 => tmp26_reg_2870(6),
      O => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(5),
      I1 => tmp13_reg_2865(5),
      I2 => tmp26_reg_2870(5),
      O => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(4),
      I1 => tmp13_reg_2865(4),
      I2 => tmp26_reg_2870(4),
      O => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp9_reg_2860(3),
      I1 => tmp13_reg_2865(3),
      I2 => tmp26_reg_2870(3),
      O => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(7),
      I1 => tmp13_reg_2865(7),
      I2 => tmp26_reg_2870(7),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(6),
      I1 => tmp13_reg_2865(6),
      I2 => tmp26_reg_2870(6),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(5),
      I1 => tmp13_reg_2865(5),
      I2 => tmp26_reg_2870(5),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp9_reg_2860(4),
      I1 => tmp13_reg_2865(4),
      I2 => tmp26_reg_2870(4),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(0),
      Q => outStream_V_data_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(10),
      Q => outStream_V_data_V_1_payload_A(10),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(11),
      Q => outStream_V_data_V_1_payload_A(11),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(11 downto 8),
      S(3) => \outStream_V_data_V_1_payload_A[11]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[11]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[11]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[11]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(12),
      Q => outStream_V_data_V_1_payload_A(12),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(13),
      Q => outStream_V_data_V_1_payload_A(13),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(14),
      Q => outStream_V_data_V_1_payload_A(14),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(15),
      Q => outStream_V_data_V_1_payload_A(15),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(15 downto 12),
      S(3) => \outStream_V_data_V_1_payload_A[15]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[15]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[15]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[15]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(16),
      Q => outStream_V_data_V_1_payload_A(16),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(17),
      Q => outStream_V_data_V_1_payload_A(17),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(18),
      Q => outStream_V_data_V_1_payload_A(18),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(19),
      Q => outStream_V_data_V_1_payload_A(19),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(19 downto 16),
      S(3) => \outStream_V_data_V_1_payload_A[19]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[19]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[19]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[19]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(1),
      Q => outStream_V_data_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(20),
      Q => outStream_V_data_V_1_payload_A(20),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(21),
      Q => outStream_V_data_V_1_payload_A(21),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(22),
      Q => outStream_V_data_V_1_payload_A(22),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(23),
      Q => outStream_V_data_V_1_payload_A(23),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(23 downto 20),
      S(3) => \outStream_V_data_V_1_payload_A[23]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[23]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[23]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[23]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(24),
      Q => outStream_V_data_V_1_payload_A(24),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(25),
      Q => outStream_V_data_V_1_payload_A(25),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(26),
      Q => outStream_V_data_V_1_payload_A(26),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(27),
      Q => outStream_V_data_V_1_payload_A(27),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[27]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[27]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[27]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[27]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(27 downto 24),
      S(3) => \outStream_V_data_V_1_payload_A[27]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[27]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[27]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[27]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(28),
      Q => outStream_V_data_V_1_payload_A(28),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(29),
      Q => outStream_V_data_V_1_payload_A(29),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(2),
      Q => outStream_V_data_V_1_payload_A(2),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(30),
      Q => outStream_V_data_V_1_payload_A(30),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(31),
      Q => outStream_V_data_V_1_payload_A(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_0\,
      CO(3) => \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \outStream_V_data_V_1_payload_A[31]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[31]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[31]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(31 downto 28),
      S(3) => \outStream_V_data_V_1_payload_A[31]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[31]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[31]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[31]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(3),
      Q => outStream_V_data_V_1_payload_A(3),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(3 downto 0),
      S(3) => \outStream_V_data_V_1_payload_A[3]_i_5_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[3]_i_6_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[3]_i_7_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[3]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(4),
      Q => outStream_V_data_V_1_payload_A(4),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(5),
      Q => outStream_V_data_V_1_payload_A(5),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(6),
      Q => outStream_V_data_V_1_payload_A(6),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(7),
      Q => outStream_V_data_V_1_payload_A(7),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_2_fu_2165_p2(7 downto 4),
      S(3) => \outStream_V_data_V_1_payload_A[7]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[7]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[7]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[7]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(8),
      Q => outStream_V_data_V_1_payload_A(8),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_2_fu_2165_p2(9),
      Q => outStream_V_data_V_1_payload_A(9),
      R => '0'
    );
\outStream_V_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_load_B
    );
\outStream_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(0),
      Q => outStream_V_data_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(10),
      Q => outStream_V_data_V_1_payload_B(10),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(11),
      Q => outStream_V_data_V_1_payload_B(11),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(12),
      Q => outStream_V_data_V_1_payload_B(12),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(13),
      Q => outStream_V_data_V_1_payload_B(13),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(14),
      Q => outStream_V_data_V_1_payload_B(14),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(15),
      Q => outStream_V_data_V_1_payload_B(15),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(16),
      Q => outStream_V_data_V_1_payload_B(16),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(17),
      Q => outStream_V_data_V_1_payload_B(17),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(18),
      Q => outStream_V_data_V_1_payload_B(18),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(19),
      Q => outStream_V_data_V_1_payload_B(19),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(1),
      Q => outStream_V_data_V_1_payload_B(1),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(20),
      Q => outStream_V_data_V_1_payload_B(20),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(21),
      Q => outStream_V_data_V_1_payload_B(21),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(22),
      Q => outStream_V_data_V_1_payload_B(22),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(23),
      Q => outStream_V_data_V_1_payload_B(23),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(24),
      Q => outStream_V_data_V_1_payload_B(24),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(25),
      Q => outStream_V_data_V_1_payload_B(25),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(26),
      Q => outStream_V_data_V_1_payload_B(26),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(27),
      Q => outStream_V_data_V_1_payload_B(27),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(28),
      Q => outStream_V_data_V_1_payload_B(28),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(29),
      Q => outStream_V_data_V_1_payload_B(29),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(2),
      Q => outStream_V_data_V_1_payload_B(2),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(30),
      Q => outStream_V_data_V_1_payload_B(30),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(31),
      Q => outStream_V_data_V_1_payload_B(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(3),
      Q => outStream_V_data_V_1_payload_B(3),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(4),
      Q => outStream_V_data_V_1_payload_B(4),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(5),
      Q => outStream_V_data_V_1_payload_B(5),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(6),
      Q => outStream_V_data_V_1_payload_B(6),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(7),
      Q => outStream_V_data_V_1_payload_B(7),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(8),
      Q => outStream_V_data_V_1_payload_B(8),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_2_fu_2165_p2(9),
      Q => outStream_V_data_V_1_payload_B(9),
      R => '0'
    );
outStream_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_data_V_1_sel,
      O => outStream_V_data_V_1_sel_rd_i_1_n_0
    );
outStream_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I3 => outStream_V_data_V_1_ack_in,
      I4 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_sel_wr_i_1_n_0
    );
outStream_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A00AA882A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_TREADY,
      I3 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I4 => lineBuffer_0_U_n_2,
      I5 => \outStream_V_data_V_1_state[0]_i_2_n_0\,
      O => \outStream_V_data_V_1_state[0]_i_1_n_0\
    );
\outStream_V_data_V_1_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp3_iter8,
      O => \outStream_V_data_V_1_state[0]_i_2_n_0\
    );
\outStream_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAFFFF"
    )
        port map (
      I0 => outStream_V_data_V_1_ack_in,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I3 => lineBuffer_0_U_n_2,
      I4 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I5 => outStream_TREADY,
      O => \outStream_V_data_V_1_state[1]_i_1_n_0\
    );
\outStream_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF300000000000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_dest_V_1_state[0]_i_2_n_0\,
      I2 => lineBuffer_0_U_n_2,
      I3 => outStream_V_dest_V_1_ack_in,
      I4 => \^outstream_tvalid\,
      I5 => ap_rst_n,
      O => \outStream_V_dest_V_1_state[0]_i_1_n_0\
    );
\outStream_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8,
      I1 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I2 => outStream_V_data_V_1_ack_in,
      O => \outStream_V_dest_V_1_state[0]_i_2_n_0\
    );
\outStream_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => outStream_V_dest_V_1_ack_in,
      I1 => \outStream_V_keep_V_1_state[1]_i_2_n_0\,
      I2 => outStream_TREADY,
      I3 => \^outstream_tvalid\,
      O => \outStream_V_dest_V_1_state[1]_i_1_n_0\
    );
\outStream_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^outstream_tvalid\,
      R => '0'
    );
\outStream_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_dest_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF300000000000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_dest_V_1_state[0]_i_2_n_0\,
      I2 => lineBuffer_0_U_n_2,
      I3 => outStream_V_id_V_1_ack_in,
      I4 => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      I5 => ap_rst_n,
      O => \outStream_V_id_V_1_state[0]_i_1_n_0\
    );
\outStream_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => \outStream_V_keep_V_1_state[1]_i_2_n_0\,
      O => \outStream_V_id_V_1_state[1]_i_1_n_0\
    );
\outStream_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_id_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF300000000000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_dest_V_1_state[0]_i_2_n_0\,
      I2 => lineBuffer_0_U_n_2,
      I3 => outStream_V_keep_V_1_ack_in,
      I4 => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      I5 => ap_rst_n,
      O => \outStream_V_keep_V_1_state[0]_i_1_n_0\
    );
\outStream_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => \outStream_V_keep_V_1_state[1]_i_2_n_0\,
      O => \outStream_V_keep_V_1_state[1]_i_1_n_0\
    );
\outStream_V_keep_V_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => outStream_V_data_V_1_ack_in,
      I1 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => lineBuffer_0_U_n_2,
      O => \outStream_V_keep_V_1_state[1]_i_2_n_0\
    );
\outStream_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_keep_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_fu_2171_p2,
      I1 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_V_last_V_1_sel_wr,
      I4 => outStream_V_last_V_1_payload_A,
      O => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(4),
      O => \outStream_V_last_V_1_payload_A[0]_i_17_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(3),
      O => \outStream_V_last_V_1_payload_A[0]_i_18_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(2),
      O => \outStream_V_last_V_1_payload_A[0]_i_19_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\,
      I1 => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\,
      I2 => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\,
      I3 => \outStream_V_last_V_1_payload_A[0]_i_6_n_0\,
      I4 => \outStream_V_last_V_1_payload_A[0]_i_7_n_0\,
      I5 => \outStream_V_last_V_1_payload_A[0]_i_8_n_0\,
      O => tmp_last_V_fu_2171_p2
    );
\outStream_V_last_V_1_payload_A[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(1),
      O => \outStream_V_last_V_1_payload_A[0]_i_20_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(8),
      O => \outStream_V_last_V_1_payload_A[0]_i_21_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(7),
      O => \outStream_V_last_V_1_payload_A[0]_i_22_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(6),
      O => \outStream_V_last_V_1_payload_A[0]_i_23_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(5),
      O => \outStream_V_last_V_1_payload_A[0]_i_24_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(12),
      O => \outStream_V_last_V_1_payload_A[0]_i_25_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(11),
      O => \outStream_V_last_V_1_payload_A[0]_i_26_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(10),
      O => \outStream_V_last_V_1_payload_A[0]_i_27_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(9),
      O => \outStream_V_last_V_1_payload_A[0]_i_28_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(16),
      O => \outStream_V_last_V_1_payload_A[0]_i_29_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(0),
      I1 => writeCount_fu_2155_p2(1),
      O => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(15),
      O => \outStream_V_last_V_1_payload_A[0]_i_30_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(14),
      O => \outStream_V_last_V_1_payload_A[0]_i_31_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(13),
      O => \outStream_V_last_V_1_payload_A[0]_i_32_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(20),
      O => \outStream_V_last_V_1_payload_A[0]_i_33_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(19),
      O => \outStream_V_last_V_1_payload_A[0]_i_34_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(18),
      O => \outStream_V_last_V_1_payload_A[0]_i_35_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(17),
      O => \outStream_V_last_V_1_payload_A[0]_i_36_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(24),
      O => \outStream_V_last_V_1_payload_A[0]_i_37_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(23),
      O => \outStream_V_last_V_1_payload_A[0]_i_38_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(22),
      O => \outStream_V_last_V_1_payload_A[0]_i_39_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => writeCount_fu_2155_p2(4),
      I1 => writeCount_fu_2155_p2(5),
      I2 => writeCount_fu_2155_p2(2),
      I3 => writeCount_fu_2155_p2(3),
      I4 => writeCount_fu_2155_p2(7),
      I5 => writeCount_fu_2155_p2(6),
      O => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(21),
      O => \outStream_V_last_V_1_payload_A[0]_i_40_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(28),
      O => \outStream_V_last_V_1_payload_A[0]_i_41_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(27),
      O => \outStream_V_last_V_1_payload_A[0]_i_42_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(26),
      O => \outStream_V_last_V_1_payload_A[0]_i_43_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(25),
      O => \outStream_V_last_V_1_payload_A[0]_i_44_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(31),
      O => \outStream_V_last_V_1_payload_A[0]_i_45_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(30),
      O => \outStream_V_last_V_1_payload_A[0]_i_46_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(29),
      O => \outStream_V_last_V_1_payload_A[0]_i_47_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => writeCount_fu_2155_p2(10),
      I1 => writeCount_fu_2155_p2(11),
      I2 => writeCount_fu_2155_p2(8),
      I3 => writeCount_fu_2155_p2(9),
      I4 => writeCount_fu_2155_p2(13),
      I5 => writeCount_fu_2155_p2(12),
      O => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => writeCount_fu_2155_p2(16),
      I1 => writeCount_fu_2155_p2(17),
      I2 => writeCount_fu_2155_p2(14),
      I3 => writeCount_fu_2155_p2(15),
      I4 => writeCount_fu_2155_p2(19),
      I5 => writeCount_fu_2155_p2(18),
      O => \outStream_V_last_V_1_payload_A[0]_i_6_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => writeCount_fu_2155_p2(22),
      I1 => writeCount_fu_2155_p2(23),
      I2 => writeCount_fu_2155_p2(20),
      I3 => writeCount_fu_2155_p2(21),
      I4 => writeCount_fu_2155_p2(25),
      I5 => writeCount_fu_2155_p2(24),
      O => \outStream_V_last_V_1_payload_A[0]_i_7_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => writeCount_fu_2155_p2(28),
      I1 => writeCount_fu_2155_p2(29),
      I2 => writeCount_fu_2155_p2(26),
      I3 => writeCount_fu_2155_p2(27),
      I4 => writeCount_fu_2155_p2(31),
      I5 => writeCount_fu_2155_p2(30),
      O => \outStream_V_last_V_1_payload_A[0]_i_8_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_A,
      R => '0'
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(8 downto 5),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_21_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_22_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_23_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_24_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(12 downto 9),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_25_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_26_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_27_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_28_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_11_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(16 downto 13),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_29_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_30_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_31_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_32_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(20 downto 17),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_33_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_34_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_35_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_36_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(24 downto 21),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_37_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_38_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_39_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_40_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(28 downto 25),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_41_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_42_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_43_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_44_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0\,
      CO(3 downto 2) => \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_16_O_UNCONNECTED\(3),
      O(2 downto 0) => writeCount_fu_2155_p2(31 downto 29),
      S(3) => '0',
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_45_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_46_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_47_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_3\,
      CYINIT => writeCount_1_fu_278_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_2155_p2(4 downto 1),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_17_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_18_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_19_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_20_n_0\
    );
\outStream_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_last_V_fu_2171_p2,
      I1 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_V_last_V_1_sel_wr,
      I4 => outStream_V_last_V_1_payload_B,
      O => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_B,
      R => '0'
    );
outStream_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_last_V_1_sel,
      O => outStream_V_last_V_1_sel_rd_i_1_n_0
    );
outStream_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => outStream_V_data_V_1_ack_in,
      I3 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp3_iter8,
      I5 => outStream_V_last_V_1_sel_wr,
      O => outStream_V_last_V_1_sel_wr_i_1_n_0
    );
outStream_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF300000000000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_dest_V_1_state[0]_i_2_n_0\,
      I2 => lineBuffer_0_U_n_2,
      I3 => outStream_V_last_V_1_ack_in,
      I4 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      I5 => ap_rst_n,
      O => \outStream_V_last_V_1_state[0]_i_1_n_0\
    );
\outStream_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => outStream_V_last_V_1_ack_in,
      I1 => \outStream_V_keep_V_1_state[1]_i_2_n_0\,
      I2 => outStream_TREADY,
      I3 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_last_V_1_state[1]_i_1_n_0\
    );
\outStream_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF300000000000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_dest_V_1_state[0]_i_2_n_0\,
      I2 => lineBuffer_0_U_n_2,
      I3 => outStream_V_strb_V_1_ack_in,
      I4 => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      I5 => ap_rst_n,
      O => \outStream_V_strb_V_1_state[0]_i_1_n_0\
    );
\outStream_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => \outStream_V_keep_V_1_state[1]_i_2_n_0\,
      O => \outStream_V_strb_V_1_state[1]_i_1_n_0\
    );
\outStream_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_strb_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF300000000000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_dest_V_1_state[0]_i_2_n_0\,
      I2 => lineBuffer_0_U_n_2,
      I3 => outStream_V_user_V_1_ack_in,
      I4 => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      I5 => ap_rst_n,
      O => \outStream_V_user_V_1_state[0]_i_1_n_0\
    );
\outStream_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_user_V_1_ack_in,
      I3 => \outStream_V_keep_V_1_state[1]_i_2_n_0\,
      O => \outStream_V_user_V_1_state[1]_i_1_n_0\
    );
\outStream_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\p_i_reg_2497[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => \p_i_reg_2497[0]_i_2_n_0\,
      I1 => x_assign_reg_781(1),
      I2 => x_assign_reg_781(2),
      I3 => x_assign_reg_781(3),
      O => p_i_fu_1703_p2
    );
\p_i_reg_2497[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC03EEBB"
    )
        port map (
      I0 => \y_assign_reg_770_reg__0\(3),
      I1 => \y_assign_reg_770_reg__0\(1),
      I2 => \y_assign_reg_770_reg__0\(0),
      I3 => \y_assign_reg_770_reg__0\(2),
      I4 => x_assign_reg_781(3),
      O => \p_i_reg_2497[0]_i_2_n_0\
    );
\p_i_reg_2497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_25250,
      D => p_i_fu_1703_p2,
      Q => p_i_reg_2497,
      R => '0'
    );
\readCount_1_fu_282[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => lineBuffer_0_U_n_1,
      I2 => lineBuffer_1_U_n_34,
      I3 => ap_CS_fsm_state11,
      I4 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      I5 => icmp_fu_1722_p2,
      O => readCount_1_fu_282
    );
\readCount_1_fu_282[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_37_in,
      I1 => icmp_fu_1722_p2,
      I2 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      O => readCount_1_fu_2820
    );
\readCount_1_fu_282[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_282_reg_n_0_[3]\,
      O => \readCount_1_fu_282[0]_i_4_n_0\
    );
\readCount_1_fu_282[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_282_reg_n_0_[2]\,
      O => \readCount_1_fu_282[0]_i_5_n_0\
    );
\readCount_1_fu_282[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_282_reg_n_0_[1]\,
      O => \readCount_1_fu_282[0]_i_6_n_0\
    );
\readCount_1_fu_282[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readCount_1_fu_282_reg_n_0_[0]\,
      O => \readCount_1_fu_282[0]_i_7_n_0\
    );
\readCount_1_fu_282[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(9),
      O => \readCount_1_fu_282[12]_i_2_n_0\
    );
\readCount_1_fu_282[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(8),
      O => \readCount_1_fu_282[12]_i_3_n_0\
    );
\readCount_1_fu_282[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(7),
      O => \readCount_1_fu_282[12]_i_4_n_0\
    );
\readCount_1_fu_282[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(6),
      O => \readCount_1_fu_282[12]_i_5_n_0\
    );
\readCount_1_fu_282[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(13),
      O => \readCount_1_fu_282[16]_i_2_n_0\
    );
\readCount_1_fu_282[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(12),
      O => \readCount_1_fu_282[16]_i_3_n_0\
    );
\readCount_1_fu_282[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(11),
      O => \readCount_1_fu_282[16]_i_4_n_0\
    );
\readCount_1_fu_282[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(10),
      O => \readCount_1_fu_282[16]_i_5_n_0\
    );
\readCount_1_fu_282[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(17),
      O => \readCount_1_fu_282[20]_i_2_n_0\
    );
\readCount_1_fu_282[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(16),
      O => \readCount_1_fu_282[20]_i_3_n_0\
    );
\readCount_1_fu_282[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(15),
      O => \readCount_1_fu_282[20]_i_4_n_0\
    );
\readCount_1_fu_282[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(14),
      O => \readCount_1_fu_282[20]_i_5_n_0\
    );
\readCount_1_fu_282[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(21),
      O => \readCount_1_fu_282[24]_i_2_n_0\
    );
\readCount_1_fu_282[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(20),
      O => \readCount_1_fu_282[24]_i_3_n_0\
    );
\readCount_1_fu_282[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(19),
      O => \readCount_1_fu_282[24]_i_4_n_0\
    );
\readCount_1_fu_282[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(18),
      O => \readCount_1_fu_282[24]_i_5_n_0\
    );
\readCount_1_fu_282[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(25),
      O => \readCount_1_fu_282[28]_i_2_n_0\
    );
\readCount_1_fu_282[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(24),
      O => \readCount_1_fu_282[28]_i_3_n_0\
    );
\readCount_1_fu_282[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(23),
      O => \readCount_1_fu_282[28]_i_4_n_0\
    );
\readCount_1_fu_282[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(22),
      O => \readCount_1_fu_282[28]_i_5_n_0\
    );
\readCount_1_fu_282[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(1),
      O => \readCount_1_fu_282[4]_i_2_n_0\
    );
\readCount_1_fu_282[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(0),
      O => \readCount_1_fu_282[4]_i_3_n_0\
    );
\readCount_1_fu_282[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_282_reg_n_0_[5]\,
      O => \readCount_1_fu_282[4]_i_4_n_0\
    );
\readCount_1_fu_282[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_282_reg_n_0_[4]\,
      O => \readCount_1_fu_282[4]_i_5_n_0\
    );
\readCount_1_fu_282[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(5),
      O => \readCount_1_fu_282[8]_i_2_n_0\
    );
\readCount_1_fu_282[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(4),
      O => \readCount_1_fu_282[8]_i_3_n_0\
    );
\readCount_1_fu_282[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(3),
      O => \readCount_1_fu_282[8]_i_4_n_0\
    );
\readCount_1_fu_282[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_fu_1712_p4(2),
      O => \readCount_1_fu_282[8]_i_5_n_0\
    );
\readCount_1_fu_282_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[0]_i_3_n_7\,
      Q => \readCount_1_fu_282_reg_n_0_[0]\,
      S => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \readCount_1_fu_282_reg[0]_i_3_n_0\,
      CO(2) => \readCount_1_fu_282_reg[0]_i_3_n_1\,
      CO(1) => \readCount_1_fu_282_reg[0]_i_3_n_2\,
      CO(0) => \readCount_1_fu_282_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \readCount_1_fu_282_reg[0]_i_3_n_4\,
      O(2) => \readCount_1_fu_282_reg[0]_i_3_n_5\,
      O(1) => \readCount_1_fu_282_reg[0]_i_3_n_6\,
      O(0) => \readCount_1_fu_282_reg[0]_i_3_n_7\,
      S(3) => \readCount_1_fu_282[0]_i_4_n_0\,
      S(2) => \readCount_1_fu_282[0]_i_5_n_0\,
      S(1) => \readCount_1_fu_282[0]_i_6_n_0\,
      S(0) => \readCount_1_fu_282[0]_i_7_n_0\
    );
\readCount_1_fu_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[8]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(4),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[8]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(5),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[12]_i_1_n_7\,
      Q => tmp_27_fu_1712_p4(6),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[8]_i_1_n_0\,
      CO(3) => \readCount_1_fu_282_reg[12]_i_1_n_0\,
      CO(2) => \readCount_1_fu_282_reg[12]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[12]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[12]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[12]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[12]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[12]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[12]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[12]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[12]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[12]_i_5_n_0\
    );
\readCount_1_fu_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[12]_i_1_n_6\,
      Q => tmp_27_fu_1712_p4(7),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[12]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(8),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[12]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(9),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[16]_i_1_n_7\,
      Q => tmp_27_fu_1712_p4(10),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[12]_i_1_n_0\,
      CO(3) => \readCount_1_fu_282_reg[16]_i_1_n_0\,
      CO(2) => \readCount_1_fu_282_reg[16]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[16]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[16]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[16]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[16]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[16]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[16]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[16]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[16]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[16]_i_5_n_0\
    );
\readCount_1_fu_282_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[16]_i_1_n_6\,
      Q => tmp_27_fu_1712_p4(11),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[16]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(12),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[16]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(13),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[0]_i_3_n_6\,
      Q => \readCount_1_fu_282_reg_n_0_[1]\,
      S => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[20]_i_1_n_7\,
      Q => tmp_27_fu_1712_p4(14),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[16]_i_1_n_0\,
      CO(3) => \readCount_1_fu_282_reg[20]_i_1_n_0\,
      CO(2) => \readCount_1_fu_282_reg[20]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[20]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[20]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[20]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[20]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[20]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[20]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[20]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[20]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[20]_i_5_n_0\
    );
\readCount_1_fu_282_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[20]_i_1_n_6\,
      Q => tmp_27_fu_1712_p4(15),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[20]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(16),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[20]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(17),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[24]_i_1_n_7\,
      Q => tmp_27_fu_1712_p4(18),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[20]_i_1_n_0\,
      CO(3) => \readCount_1_fu_282_reg[24]_i_1_n_0\,
      CO(2) => \readCount_1_fu_282_reg[24]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[24]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[24]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[24]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[24]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[24]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[24]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[24]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[24]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[24]_i_5_n_0\
    );
\readCount_1_fu_282_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[24]_i_1_n_6\,
      Q => tmp_27_fu_1712_p4(19),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[24]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(20),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[24]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(21),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[28]_i_1_n_7\,
      Q => tmp_27_fu_1712_p4(22),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[24]_i_1_n_0\,
      CO(3) => \NLW_readCount_1_fu_282_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \readCount_1_fu_282_reg[28]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[28]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[28]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[28]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[28]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[28]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[28]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[28]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[28]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[28]_i_5_n_0\
    );
\readCount_1_fu_282_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[28]_i_1_n_6\,
      Q => tmp_27_fu_1712_p4(23),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[0]_i_3_n_5\,
      Q => \readCount_1_fu_282_reg_n_0_[2]\,
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[28]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(24),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[28]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(25),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[0]_i_3_n_4\,
      Q => \readCount_1_fu_282_reg_n_0_[3]\,
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[4]_i_1_n_7\,
      Q => \readCount_1_fu_282_reg_n_0_[4]\,
      S => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[0]_i_3_n_0\,
      CO(3) => \readCount_1_fu_282_reg[4]_i_1_n_0\,
      CO(2) => \readCount_1_fu_282_reg[4]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[4]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[4]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[4]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[4]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[4]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[4]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[4]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[4]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[4]_i_5_n_0\
    );
\readCount_1_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[4]_i_1_n_6\,
      Q => \readCount_1_fu_282_reg_n_0_[5]\,
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[4]_i_1_n_5\,
      Q => tmp_27_fu_1712_p4(0),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[4]_i_1_n_4\,
      Q => tmp_27_fu_1712_p4(1),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[8]_i_1_n_7\,
      Q => tmp_27_fu_1712_p4(2),
      R => readCount_1_fu_282
    );
\readCount_1_fu_282_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_282_reg[4]_i_1_n_0\,
      CO(3) => \readCount_1_fu_282_reg[8]_i_1_n_0\,
      CO(2) => \readCount_1_fu_282_reg[8]_i_1_n_1\,
      CO(1) => \readCount_1_fu_282_reg[8]_i_1_n_2\,
      CO(0) => \readCount_1_fu_282_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_282_reg[8]_i_1_n_4\,
      O(2) => \readCount_1_fu_282_reg[8]_i_1_n_5\,
      O(1) => \readCount_1_fu_282_reg[8]_i_1_n_6\,
      O(0) => \readCount_1_fu_282_reg[8]_i_1_n_7\,
      S(3) => \readCount_1_fu_282[8]_i_2_n_0\,
      S(2) => \readCount_1_fu_282[8]_i_3_n_0\,
      S(1) => \readCount_1_fu_282[8]_i_4_n_0\,
      S(0) => \readCount_1_fu_282[8]_i_5_n_0\
    );
\readCount_1_fu_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_2820,
      D => \readCount_1_fu_282_reg[8]_i_1_n_6\,
      Q => tmp_27_fu_1712_p4(3),
      R => readCount_1_fu_282
    );
\sel_tmp14_reg_2316[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0030AAAA"
    )
        port map (
      I0 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I1 => x4_mid2_reg_2235(2),
      I2 => x4_mid2_reg_2235(1),
      I3 => x4_mid2_reg_2235(0),
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => exitcond_flatten8_reg_2226,
      O => \sel_tmp14_reg_2316[0]_i_1_n_0\
    );
\sel_tmp14_reg_2316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sel_tmp14_reg_2316[0]_i_1_n_0\,
      Q => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      R => '0'
    );
\sel_tmp18_mid2_reg_2259[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFDFFF00FFFF"
    )
        port map (
      I0 => x4_reg_748(2),
      I1 => x4_reg_748(1),
      I2 => x4_reg_748(0),
      I3 => \y3_reg_641_reg_n_0_[2]\,
      I4 => \y3_reg_641_reg_n_0_[1]\,
      I5 => \y3_reg_641_reg_n_0_[0]\,
      O => sel_tmp18_mid2_fu_1091_p3
    );
\sel_tmp18_mid2_reg_2259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => sel_tmp18_mid2_fu_1091_p3,
      Q => sel_tmp18_mid2_reg_2259,
      R => '0'
    );
\sel_tmp2_mid2_reg_2251[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22222222222E22"
    )
        port map (
      I0 => \sel_tmp2_mid2_reg_2251_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp2_iter10,
      I2 => \y3_reg_641_reg_n_0_[2]\,
      I3 => \y3_reg_641_reg_n_0_[1]\,
      I4 => \y3_reg_641_reg_n_0_[0]\,
      I5 => \y3_reg_641[2]_i_2_n_0\,
      O => \sel_tmp2_mid2_reg_2251[0]_i_1_n_0\
    );
\sel_tmp2_mid2_reg_2251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sel_tmp2_mid2_reg_2251[0]_i_1_n_0\,
      Q => \sel_tmp2_mid2_reg_2251_reg_n_0_[0]\,
      R => '0'
    );
\sel_tmp6_reg_2309[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA30AA00AA"
    )
        port map (
      I0 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      I1 => x4_mid2_reg_2235(2),
      I2 => x4_mid2_reg_2235(1),
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => x4_mid2_reg_2235(0),
      I5 => exitcond_flatten8_reg_2226,
      O => \sel_tmp6_reg_2309[0]_i_1_n_0\
    );
\sel_tmp6_reg_2309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sel_tmp6_reg_2309[0]_i_1_n_0\,
      Q => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      R => '0'
    );
\sel_tmp_mid2_reg_2243[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E2222222222E2"
    )
        port map (
      I0 => \sel_tmp_mid2_reg_2243_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp2_iter10,
      I2 => \y3_reg_641_reg_n_0_[0]\,
      I3 => \y3_reg_641_reg_n_0_[2]\,
      I4 => \y3_reg_641_reg_n_0_[1]\,
      I5 => \y3_reg_641[2]_i_2_n_0\,
      O => \sel_tmp_mid2_reg_2243[0]_i_1_n_0\
    );
\sel_tmp_mid2_reg_2243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sel_tmp_mid2_reg_2243[0]_i_1_n_0\,
      Q => \sel_tmp_mid2_reg_2243_reg_n_0_[0]\,
      R => '0'
    );
\tmp13_reg_2865[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(6),
      I1 => tmp2_reg_2845(6),
      I2 => tmp_9_2_i_reg_2785(6),
      O => \tmp13_reg_2865[11]_i_11_n_0\
    );
\tmp13_reg_2865[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(5),
      I1 => tmp2_reg_2845(5),
      I2 => tmp_9_2_i_reg_2785(5),
      O => \tmp13_reg_2865[11]_i_12_n_0\
    );
\tmp13_reg_2865[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(4),
      I1 => tmp2_reg_2845(4),
      I2 => tmp_9_2_i_reg_2785(4),
      O => \tmp13_reg_2865[11]_i_13_n_0\
    );
\tmp13_reg_2865[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(3),
      I1 => tmp2_reg_2845(3),
      I2 => tmp_9_2_i_reg_2785(3),
      O => \tmp13_reg_2865[11]_i_14_n_0\
    );
\tmp13_reg_2865[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(7),
      I1 => tmp2_reg_2845(7),
      I2 => tmp_9_2_i_reg_2785(7),
      I3 => \tmp13_reg_2865[11]_i_11_n_0\,
      O => \tmp13_reg_2865[11]_i_15_n_0\
    );
\tmp13_reg_2865[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(6),
      I1 => tmp2_reg_2845(6),
      I2 => tmp_9_2_i_reg_2785(6),
      I3 => \tmp13_reg_2865[11]_i_12_n_0\,
      O => \tmp13_reg_2865[11]_i_16_n_0\
    );
\tmp13_reg_2865[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(5),
      I1 => tmp2_reg_2845(5),
      I2 => tmp_9_2_i_reg_2785(5),
      I3 => \tmp13_reg_2865[11]_i_13_n_0\,
      O => \tmp13_reg_2865[11]_i_17_n_0\
    );
\tmp13_reg_2865[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(4),
      I1 => tmp2_reg_2845(4),
      I2 => tmp_9_2_i_reg_2785(4),
      I3 => \tmp13_reg_2865[11]_i_14_n_0\,
      O => \tmp13_reg_2865[11]_i_18_n_0\
    );
\tmp13_reg_2865[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(10),
      I2 => tmp_9_2_1_i_reg_2790(10),
      O => \tmp13_reg_2865[11]_i_2_n_0\
    );
\tmp13_reg_2865[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(9),
      I2 => tmp_9_2_1_i_reg_2790(9),
      O => \tmp13_reg_2865[11]_i_3_n_0\
    );
\tmp13_reg_2865[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(8),
      I2 => tmp_9_2_1_i_reg_2790(8),
      O => \tmp13_reg_2865[11]_i_4_n_0\
    );
\tmp13_reg_2865[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(7),
      I2 => tmp_9_2_1_i_reg_2790(7),
      O => \tmp13_reg_2865[11]_i_5_n_0\
    );
\tmp13_reg_2865[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(11),
      I2 => tmp_9_2_1_i_reg_2790(11),
      I3 => \tmp13_reg_2865[11]_i_2_n_0\,
      O => \tmp13_reg_2865[11]_i_6_n_0\
    );
\tmp13_reg_2865[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(10),
      I2 => tmp_9_2_1_i_reg_2790(10),
      I3 => \tmp13_reg_2865[11]_i_3_n_0\,
      O => \tmp13_reg_2865[11]_i_7_n_0\
    );
\tmp13_reg_2865[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(9),
      I2 => tmp_9_2_1_i_reg_2790(9),
      I3 => \tmp13_reg_2865[11]_i_4_n_0\,
      O => \tmp13_reg_2865[11]_i_8_n_0\
    );
\tmp13_reg_2865[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(8),
      I2 => tmp_9_2_1_i_reg_2790(8),
      I3 => \tmp13_reg_2865[11]_i_5_n_0\,
      O => \tmp13_reg_2865[11]_i_9_n_0\
    );
\tmp13_reg_2865[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(10),
      I1 => tmp2_reg_2845(10),
      I2 => tmp_9_2_i_reg_2785(10),
      O => \tmp13_reg_2865[15]_i_11_n_0\
    );
\tmp13_reg_2865[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(9),
      I1 => tmp2_reg_2845(9),
      I2 => tmp_9_2_i_reg_2785(9),
      O => \tmp13_reg_2865[15]_i_12_n_0\
    );
\tmp13_reg_2865[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(8),
      I1 => tmp2_reg_2845(8),
      I2 => tmp_9_2_i_reg_2785(8),
      O => \tmp13_reg_2865[15]_i_13_n_0\
    );
\tmp13_reg_2865[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(7),
      I1 => tmp2_reg_2845(7),
      I2 => tmp_9_2_i_reg_2785(7),
      O => \tmp13_reg_2865[15]_i_14_n_0\
    );
\tmp13_reg_2865[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(11),
      I1 => tmp2_reg_2845(11),
      I2 => tmp_9_2_i_reg_2785(11),
      I3 => \tmp13_reg_2865[15]_i_11_n_0\,
      O => \tmp13_reg_2865[15]_i_15_n_0\
    );
\tmp13_reg_2865[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(10),
      I1 => tmp2_reg_2845(10),
      I2 => tmp_9_2_i_reg_2785(10),
      I3 => \tmp13_reg_2865[15]_i_12_n_0\,
      O => \tmp13_reg_2865[15]_i_16_n_0\
    );
\tmp13_reg_2865[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(9),
      I1 => tmp2_reg_2845(9),
      I2 => tmp_9_2_i_reg_2785(9),
      I3 => \tmp13_reg_2865[15]_i_13_n_0\,
      O => \tmp13_reg_2865[15]_i_17_n_0\
    );
\tmp13_reg_2865[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(8),
      I1 => tmp2_reg_2845(8),
      I2 => tmp_9_2_i_reg_2785(8),
      I3 => \tmp13_reg_2865[15]_i_14_n_0\,
      O => \tmp13_reg_2865[15]_i_18_n_0\
    );
\tmp13_reg_2865[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(14),
      I2 => tmp_9_2_1_i_reg_2790(14),
      O => \tmp13_reg_2865[15]_i_2_n_0\
    );
\tmp13_reg_2865[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(13),
      I2 => tmp_9_2_1_i_reg_2790(13),
      O => \tmp13_reg_2865[15]_i_3_n_0\
    );
\tmp13_reg_2865[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(12),
      I2 => tmp_9_2_1_i_reg_2790(12),
      O => \tmp13_reg_2865[15]_i_4_n_0\
    );
\tmp13_reg_2865[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[15]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(11),
      I2 => tmp_9_2_1_i_reg_2790(11),
      O => \tmp13_reg_2865[15]_i_5_n_0\
    );
\tmp13_reg_2865[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(15),
      I2 => tmp_9_2_1_i_reg_2790(15),
      I3 => \tmp13_reg_2865[15]_i_2_n_0\,
      O => \tmp13_reg_2865[15]_i_6_n_0\
    );
\tmp13_reg_2865[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(14),
      I2 => tmp_9_2_1_i_reg_2790(14),
      I3 => \tmp13_reg_2865[15]_i_3_n_0\,
      O => \tmp13_reg_2865[15]_i_7_n_0\
    );
\tmp13_reg_2865[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(13),
      I2 => tmp_9_2_1_i_reg_2790(13),
      I3 => \tmp13_reg_2865[15]_i_4_n_0\,
      O => \tmp13_reg_2865[15]_i_8_n_0\
    );
\tmp13_reg_2865[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(12),
      I2 => tmp_9_2_1_i_reg_2790(12),
      I3 => \tmp13_reg_2865[15]_i_5_n_0\,
      O => \tmp13_reg_2865[15]_i_9_n_0\
    );
\tmp13_reg_2865[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(14),
      I1 => tmp2_reg_2845(14),
      I2 => tmp_9_2_i_reg_2785(14),
      O => \tmp13_reg_2865[19]_i_11_n_0\
    );
\tmp13_reg_2865[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(13),
      I1 => tmp2_reg_2845(13),
      I2 => tmp_9_2_i_reg_2785(13),
      O => \tmp13_reg_2865[19]_i_12_n_0\
    );
\tmp13_reg_2865[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(12),
      I1 => tmp2_reg_2845(12),
      I2 => tmp_9_2_i_reg_2785(12),
      O => \tmp13_reg_2865[19]_i_13_n_0\
    );
\tmp13_reg_2865[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(11),
      I1 => tmp2_reg_2845(11),
      I2 => tmp_9_2_i_reg_2785(11),
      O => \tmp13_reg_2865[19]_i_14_n_0\
    );
\tmp13_reg_2865[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(15),
      I1 => tmp2_reg_2845(15),
      I2 => tmp_9_2_i_reg_2785(15),
      I3 => \tmp13_reg_2865[19]_i_11_n_0\,
      O => \tmp13_reg_2865[19]_i_15_n_0\
    );
\tmp13_reg_2865[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(14),
      I1 => tmp2_reg_2845(14),
      I2 => tmp_9_2_i_reg_2785(14),
      I3 => \tmp13_reg_2865[19]_i_12_n_0\,
      O => \tmp13_reg_2865[19]_i_16_n_0\
    );
\tmp13_reg_2865[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(13),
      I1 => tmp2_reg_2845(13),
      I2 => tmp_9_2_i_reg_2785(13),
      I3 => \tmp13_reg_2865[19]_i_13_n_0\,
      O => \tmp13_reg_2865[19]_i_17_n_0\
    );
\tmp13_reg_2865[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(12),
      I1 => tmp2_reg_2845(12),
      I2 => tmp_9_2_i_reg_2785(12),
      I3 => \tmp13_reg_2865[19]_i_14_n_0\,
      O => \tmp13_reg_2865[19]_i_18_n_0\
    );
\tmp13_reg_2865[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(18),
      I2 => tmp_9_2_1_i_reg_2790(18),
      O => \tmp13_reg_2865[19]_i_2_n_0\
    );
\tmp13_reg_2865[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(17),
      I2 => tmp_9_2_1_i_reg_2790(17),
      O => \tmp13_reg_2865[19]_i_3_n_0\
    );
\tmp13_reg_2865[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(16),
      I2 => tmp_9_2_1_i_reg_2790(16),
      O => \tmp13_reg_2865[19]_i_4_n_0\
    );
\tmp13_reg_2865[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[19]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(15),
      I2 => tmp_9_2_1_i_reg_2790(15),
      O => \tmp13_reg_2865[19]_i_5_n_0\
    );
\tmp13_reg_2865[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(19),
      I2 => tmp_9_2_1_i_reg_2790(19),
      I3 => \tmp13_reg_2865[19]_i_2_n_0\,
      O => \tmp13_reg_2865[19]_i_6_n_0\
    );
\tmp13_reg_2865[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(18),
      I2 => tmp_9_2_1_i_reg_2790(18),
      I3 => \tmp13_reg_2865[19]_i_3_n_0\,
      O => \tmp13_reg_2865[19]_i_7_n_0\
    );
\tmp13_reg_2865[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(17),
      I2 => tmp_9_2_1_i_reg_2790(17),
      I3 => \tmp13_reg_2865[19]_i_4_n_0\,
      O => \tmp13_reg_2865[19]_i_8_n_0\
    );
\tmp13_reg_2865[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(16),
      I2 => tmp_9_2_1_i_reg_2790(16),
      I3 => \tmp13_reg_2865[19]_i_5_n_0\,
      O => \tmp13_reg_2865[19]_i_9_n_0\
    );
\tmp13_reg_2865[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(18),
      I1 => tmp2_reg_2845(18),
      I2 => tmp_9_2_i_reg_2785(18),
      O => \tmp13_reg_2865[23]_i_11_n_0\
    );
\tmp13_reg_2865[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(17),
      I1 => tmp2_reg_2845(17),
      I2 => tmp_9_2_i_reg_2785(17),
      O => \tmp13_reg_2865[23]_i_12_n_0\
    );
\tmp13_reg_2865[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(16),
      I1 => tmp2_reg_2845(16),
      I2 => tmp_9_2_i_reg_2785(16),
      O => \tmp13_reg_2865[23]_i_13_n_0\
    );
\tmp13_reg_2865[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(15),
      I1 => tmp2_reg_2845(15),
      I2 => tmp_9_2_i_reg_2785(15),
      O => \tmp13_reg_2865[23]_i_14_n_0\
    );
\tmp13_reg_2865[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(19),
      I1 => tmp2_reg_2845(19),
      I2 => tmp_9_2_i_reg_2785(19),
      I3 => \tmp13_reg_2865[23]_i_11_n_0\,
      O => \tmp13_reg_2865[23]_i_15_n_0\
    );
\tmp13_reg_2865[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(18),
      I1 => tmp2_reg_2845(18),
      I2 => tmp_9_2_i_reg_2785(18),
      I3 => \tmp13_reg_2865[23]_i_12_n_0\,
      O => \tmp13_reg_2865[23]_i_16_n_0\
    );
\tmp13_reg_2865[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(17),
      I1 => tmp2_reg_2845(17),
      I2 => tmp_9_2_i_reg_2785(17),
      I3 => \tmp13_reg_2865[23]_i_13_n_0\,
      O => \tmp13_reg_2865[23]_i_17_n_0\
    );
\tmp13_reg_2865[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(16),
      I1 => tmp2_reg_2845(16),
      I2 => tmp_9_2_i_reg_2785(16),
      I3 => \tmp13_reg_2865[23]_i_14_n_0\,
      O => \tmp13_reg_2865[23]_i_18_n_0\
    );
\tmp13_reg_2865[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(22),
      I2 => tmp_9_2_1_i_reg_2790(22),
      O => \tmp13_reg_2865[23]_i_2_n_0\
    );
\tmp13_reg_2865[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(21),
      I2 => tmp_9_2_1_i_reg_2790(21),
      O => \tmp13_reg_2865[23]_i_3_n_0\
    );
\tmp13_reg_2865[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(20),
      I2 => tmp_9_2_1_i_reg_2790(20),
      O => \tmp13_reg_2865[23]_i_4_n_0\
    );
\tmp13_reg_2865[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[23]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(19),
      I2 => tmp_9_2_1_i_reg_2790(19),
      O => \tmp13_reg_2865[23]_i_5_n_0\
    );
\tmp13_reg_2865[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(23),
      I2 => tmp_9_2_1_i_reg_2790(23),
      I3 => \tmp13_reg_2865[23]_i_2_n_0\,
      O => \tmp13_reg_2865[23]_i_6_n_0\
    );
\tmp13_reg_2865[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(22),
      I2 => tmp_9_2_1_i_reg_2790(22),
      I3 => \tmp13_reg_2865[23]_i_3_n_0\,
      O => \tmp13_reg_2865[23]_i_7_n_0\
    );
\tmp13_reg_2865[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(21),
      I2 => tmp_9_2_1_i_reg_2790(21),
      I3 => \tmp13_reg_2865[23]_i_4_n_0\,
      O => \tmp13_reg_2865[23]_i_8_n_0\
    );
\tmp13_reg_2865[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(20),
      I2 => tmp_9_2_1_i_reg_2790(20),
      I3 => \tmp13_reg_2865[23]_i_5_n_0\,
      O => \tmp13_reg_2865[23]_i_9_n_0\
    );
\tmp13_reg_2865[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(22),
      I1 => tmp2_reg_2845(22),
      I2 => tmp_9_2_i_reg_2785(22),
      O => \tmp13_reg_2865[27]_i_11_n_0\
    );
\tmp13_reg_2865[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(21),
      I1 => tmp2_reg_2845(21),
      I2 => tmp_9_2_i_reg_2785(21),
      O => \tmp13_reg_2865[27]_i_12_n_0\
    );
\tmp13_reg_2865[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(20),
      I1 => tmp2_reg_2845(20),
      I2 => tmp_9_2_i_reg_2785(20),
      O => \tmp13_reg_2865[27]_i_13_n_0\
    );
\tmp13_reg_2865[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(19),
      I1 => tmp2_reg_2845(19),
      I2 => tmp_9_2_i_reg_2785(19),
      O => \tmp13_reg_2865[27]_i_14_n_0\
    );
\tmp13_reg_2865[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(23),
      I1 => tmp2_reg_2845(23),
      I2 => tmp_9_2_i_reg_2785(23),
      I3 => \tmp13_reg_2865[27]_i_11_n_0\,
      O => \tmp13_reg_2865[27]_i_15_n_0\
    );
\tmp13_reg_2865[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(22),
      I1 => tmp2_reg_2845(22),
      I2 => tmp_9_2_i_reg_2785(22),
      I3 => \tmp13_reg_2865[27]_i_12_n_0\,
      O => \tmp13_reg_2865[27]_i_16_n_0\
    );
\tmp13_reg_2865[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(21),
      I1 => tmp2_reg_2845(21),
      I2 => tmp_9_2_i_reg_2785(21),
      I3 => \tmp13_reg_2865[27]_i_13_n_0\,
      O => \tmp13_reg_2865[27]_i_17_n_0\
    );
\tmp13_reg_2865[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(20),
      I1 => tmp2_reg_2845(20),
      I2 => tmp_9_2_i_reg_2785(20),
      I3 => \tmp13_reg_2865[27]_i_14_n_0\,
      O => \tmp13_reg_2865[27]_i_18_n_0\
    );
\tmp13_reg_2865[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(26),
      I2 => tmp_9_2_1_i_reg_2790(26),
      O => \tmp13_reg_2865[27]_i_2_n_0\
    );
\tmp13_reg_2865[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(25),
      I2 => tmp_9_2_1_i_reg_2790(25),
      O => \tmp13_reg_2865[27]_i_3_n_0\
    );
\tmp13_reg_2865[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(24),
      I2 => tmp_9_2_1_i_reg_2790(24),
      O => \tmp13_reg_2865[27]_i_4_n_0\
    );
\tmp13_reg_2865[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[27]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(23),
      I2 => tmp_9_2_1_i_reg_2790(23),
      O => \tmp13_reg_2865[27]_i_5_n_0\
    );
\tmp13_reg_2865[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(27),
      I2 => tmp_9_2_1_i_reg_2790(27),
      I3 => \tmp13_reg_2865[27]_i_2_n_0\,
      O => \tmp13_reg_2865[27]_i_6_n_0\
    );
\tmp13_reg_2865[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(26),
      I2 => tmp_9_2_1_i_reg_2790(26),
      I3 => \tmp13_reg_2865[27]_i_3_n_0\,
      O => \tmp13_reg_2865[27]_i_7_n_0\
    );
\tmp13_reg_2865[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(25),
      I2 => tmp_9_2_1_i_reg_2790(25),
      I3 => \tmp13_reg_2865[27]_i_4_n_0\,
      O => \tmp13_reg_2865[27]_i_8_n_0\
    );
\tmp13_reg_2865[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(24),
      I2 => tmp_9_2_1_i_reg_2790(24),
      I3 => \tmp13_reg_2865[27]_i_5_n_0\,
      O => \tmp13_reg_2865[27]_i_9_n_0\
    );
\tmp13_reg_2865[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(29),
      I1 => tmp2_reg_2845(29),
      I2 => tmp_9_2_i_reg_2785(29),
      O => \tmp13_reg_2865[31]_i_11_n_0\
    );
\tmp13_reg_2865[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(28),
      I1 => tmp2_reg_2845(28),
      I2 => tmp_9_2_i_reg_2785(28),
      O => \tmp13_reg_2865[31]_i_12_n_0\
    );
\tmp13_reg_2865[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(27),
      I1 => tmp2_reg_2845(27),
      I2 => tmp_9_2_i_reg_2785(27),
      O => \tmp13_reg_2865[31]_i_13_n_0\
    );
\tmp13_reg_2865[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_2_i_reg_2785(30),
      I1 => tmp2_reg_2845(30),
      I2 => tmp_9_1_4_i_reg_2780(30),
      I3 => tmp2_reg_2845(31),
      I4 => tmp_9_1_4_i_reg_2780(31),
      I5 => tmp_9_2_i_reg_2785(31),
      O => \tmp13_reg_2865[31]_i_14_n_0\
    );
\tmp13_reg_2865[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865[31]_i_11_n_0\,
      I1 => tmp2_reg_2845(30),
      I2 => tmp_9_1_4_i_reg_2780(30),
      I3 => tmp_9_2_i_reg_2785(30),
      O => \tmp13_reg_2865[31]_i_15_n_0\
    );
\tmp13_reg_2865[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(29),
      I1 => tmp2_reg_2845(29),
      I2 => tmp_9_2_i_reg_2785(29),
      I3 => \tmp13_reg_2865[31]_i_12_n_0\,
      O => \tmp13_reg_2865[31]_i_16_n_0\
    );
\tmp13_reg_2865[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(28),
      I1 => tmp2_reg_2845(28),
      I2 => tmp_9_2_i_reg_2785(28),
      I3 => \tmp13_reg_2865[31]_i_13_n_0\,
      O => \tmp13_reg_2865[31]_i_17_n_0\
    );
\tmp13_reg_2865[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(26),
      I1 => tmp2_reg_2845(26),
      I2 => tmp_9_2_i_reg_2785(26),
      O => \tmp13_reg_2865[31]_i_18_n_0\
    );
\tmp13_reg_2865[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(25),
      I1 => tmp2_reg_2845(25),
      I2 => tmp_9_2_i_reg_2785(25),
      O => \tmp13_reg_2865[31]_i_19_n_0\
    );
\tmp13_reg_2865[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_9_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(29),
      I2 => tmp_9_2_1_i_reg_2790(29),
      O => \tmp13_reg_2865[31]_i_2_n_0\
    );
\tmp13_reg_2865[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(24),
      I1 => tmp2_reg_2845(24),
      I2 => tmp_9_2_i_reg_2785(24),
      O => \tmp13_reg_2865[31]_i_20_n_0\
    );
\tmp13_reg_2865[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(23),
      I1 => tmp2_reg_2845(23),
      I2 => tmp_9_2_i_reg_2785(23),
      O => \tmp13_reg_2865[31]_i_21_n_0\
    );
\tmp13_reg_2865[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(27),
      I1 => tmp2_reg_2845(27),
      I2 => tmp_9_2_i_reg_2785(27),
      I3 => \tmp13_reg_2865[31]_i_18_n_0\,
      O => \tmp13_reg_2865[31]_i_22_n_0\
    );
\tmp13_reg_2865[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(26),
      I1 => tmp2_reg_2845(26),
      I2 => tmp_9_2_i_reg_2785(26),
      I3 => \tmp13_reg_2865[31]_i_19_n_0\,
      O => \tmp13_reg_2865[31]_i_23_n_0\
    );
\tmp13_reg_2865[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(25),
      I1 => tmp2_reg_2845(25),
      I2 => tmp_9_2_i_reg_2785(25),
      I3 => \tmp13_reg_2865[31]_i_20_n_0\,
      O => \tmp13_reg_2865[31]_i_24_n_0\
    );
\tmp13_reg_2865[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(24),
      I1 => tmp2_reg_2845(24),
      I2 => tmp_9_2_i_reg_2785(24),
      I3 => \tmp13_reg_2865[31]_i_21_n_0\,
      O => \tmp13_reg_2865[31]_i_25_n_0\
    );
\tmp13_reg_2865[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_9_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(28),
      I2 => tmp_9_2_1_i_reg_2790(28),
      O => \tmp13_reg_2865[31]_i_3_n_0\
    );
\tmp13_reg_2865[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(27),
      I2 => tmp_9_2_1_i_reg_2790(27),
      O => \tmp13_reg_2865[31]_i_4_n_0\
    );
\tmp13_reg_2865[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_2_1_i_reg_2790(30),
      I1 => tmp_9_1_1_i_reg_2775(30),
      I2 => \tmp13_reg_2865_reg[31]_i_9_n_5\,
      I3 => tmp_9_1_1_i_reg_2775(31),
      I4 => \tmp13_reg_2865_reg[31]_i_9_n_4\,
      I5 => tmp_9_2_1_i_reg_2790(31),
      O => \tmp13_reg_2865[31]_i_5_n_0\
    );
\tmp13_reg_2865[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865[31]_i_2_n_0\,
      I1 => tmp_9_1_1_i_reg_2775(30),
      I2 => \tmp13_reg_2865_reg[31]_i_9_n_5\,
      I3 => tmp_9_2_1_i_reg_2790(30),
      O => \tmp13_reg_2865[31]_i_6_n_0\
    );
\tmp13_reg_2865[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_9_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(29),
      I2 => tmp_9_2_1_i_reg_2790(29),
      I3 => \tmp13_reg_2865[31]_i_3_n_0\,
      O => \tmp13_reg_2865[31]_i_7_n_0\
    );
\tmp13_reg_2865[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[31]_i_9_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(28),
      I2 => tmp_9_2_1_i_reg_2790(28),
      I3 => \tmp13_reg_2865[31]_i_4_n_0\,
      O => \tmp13_reg_2865[31]_i_8_n_0\
    );
\tmp13_reg_2865[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(2),
      I2 => tmp_9_2_1_i_reg_2790(2),
      O => \tmp13_reg_2865[3]_i_2_n_0\
    );
\tmp13_reg_2865[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(1),
      I2 => tmp_9_2_1_i_reg_2790(1),
      O => \tmp13_reg_2865[3]_i_3_n_0\
    );
\tmp13_reg_2865[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(0),
      I2 => tmp_9_2_1_i_reg_2790(0),
      O => \tmp13_reg_2865[3]_i_4_n_0\
    );
\tmp13_reg_2865[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(3),
      I2 => tmp_9_2_1_i_reg_2790(3),
      I3 => \tmp13_reg_2865[3]_i_2_n_0\,
      O => \tmp13_reg_2865[3]_i_5_n_0\
    );
\tmp13_reg_2865[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(2),
      I2 => tmp_9_2_1_i_reg_2790(2),
      I3 => \tmp13_reg_2865[3]_i_3_n_0\,
      O => \tmp13_reg_2865[3]_i_6_n_0\
    );
\tmp13_reg_2865[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(1),
      I2 => tmp_9_2_1_i_reg_2790(1),
      I3 => \tmp13_reg_2865[3]_i_4_n_0\,
      O => \tmp13_reg_2865[3]_i_7_n_0\
    );
\tmp13_reg_2865[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(0),
      I2 => tmp_9_2_1_i_reg_2790(0),
      O => \tmp13_reg_2865[3]_i_8_n_0\
    );
\tmp13_reg_2865[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(2),
      I1 => tmp2_reg_2845(2),
      I2 => tmp_9_2_i_reg_2785(2),
      O => \tmp13_reg_2865[7]_i_11_n_0\
    );
\tmp13_reg_2865[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(1),
      I1 => tmp2_reg_2845(1),
      I2 => tmp_9_2_i_reg_2785(1),
      O => \tmp13_reg_2865[7]_i_12_n_0\
    );
\tmp13_reg_2865[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(0),
      I1 => tmp2_reg_2845(0),
      I2 => tmp_9_2_i_reg_2785(0),
      O => \tmp13_reg_2865[7]_i_13_n_0\
    );
\tmp13_reg_2865[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(3),
      I1 => tmp2_reg_2845(3),
      I2 => tmp_9_2_i_reg_2785(3),
      I3 => \tmp13_reg_2865[7]_i_11_n_0\,
      O => \tmp13_reg_2865[7]_i_14_n_0\
    );
\tmp13_reg_2865[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(2),
      I1 => tmp2_reg_2845(2),
      I2 => tmp_9_2_i_reg_2785(2),
      I3 => \tmp13_reg_2865[7]_i_12_n_0\,
      O => \tmp13_reg_2865[7]_i_15_n_0\
    );
\tmp13_reg_2865[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(1),
      I1 => tmp2_reg_2845(1),
      I2 => tmp_9_2_i_reg_2785(1),
      I3 => \tmp13_reg_2865[7]_i_13_n_0\,
      O => \tmp13_reg_2865[7]_i_16_n_0\
    );
\tmp13_reg_2865[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_9_1_4_i_reg_2780(0),
      I1 => tmp2_reg_2845(0),
      I2 => tmp_9_2_i_reg_2785(0),
      O => \tmp13_reg_2865[7]_i_17_n_0\
    );
\tmp13_reg_2865[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(6),
      I2 => tmp_9_2_1_i_reg_2790(6),
      O => \tmp13_reg_2865[7]_i_2_n_0\
    );
\tmp13_reg_2865[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(5),
      I2 => tmp_9_2_1_i_reg_2790(5),
      O => \tmp13_reg_2865[7]_i_3_n_0\
    );
\tmp13_reg_2865[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(4),
      I2 => tmp_9_2_1_i_reg_2790(4),
      O => \tmp13_reg_2865[7]_i_4_n_0\
    );
\tmp13_reg_2865[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[7]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(3),
      I2 => tmp_9_2_1_i_reg_2790(3),
      O => \tmp13_reg_2865[7]_i_5_n_0\
    );
\tmp13_reg_2865[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_4\,
      I1 => tmp_9_1_1_i_reg_2775(7),
      I2 => tmp_9_2_1_i_reg_2790(7),
      I3 => \tmp13_reg_2865[7]_i_2_n_0\,
      O => \tmp13_reg_2865[7]_i_6_n_0\
    );
\tmp13_reg_2865[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_5\,
      I1 => tmp_9_1_1_i_reg_2775(6),
      I2 => tmp_9_2_1_i_reg_2790(6),
      I3 => \tmp13_reg_2865[7]_i_3_n_0\,
      O => \tmp13_reg_2865[7]_i_7_n_0\
    );
\tmp13_reg_2865[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_6\,
      I1 => tmp_9_1_1_i_reg_2775(5),
      I2 => tmp_9_2_1_i_reg_2790(5),
      I3 => \tmp13_reg_2865[7]_i_4_n_0\,
      O => \tmp13_reg_2865[7]_i_8_n_0\
    );
\tmp13_reg_2865[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp13_reg_2865_reg[11]_i_10_n_7\,
      I1 => tmp_9_1_1_i_reg_2775(4),
      I2 => tmp_9_2_1_i_reg_2790(4),
      I3 => \tmp13_reg_2865[7]_i_5_n_0\,
      O => \tmp13_reg_2865[7]_i_9_n_0\
    );
\tmp13_reg_2865_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(0),
      Q => tmp13_reg_2865(0),
      R => '0'
    );
\tmp13_reg_2865_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(10),
      Q => tmp13_reg_2865(10),
      R => '0'
    );
\tmp13_reg_2865_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(11),
      Q => tmp13_reg_2865(11),
      R => '0'
    );
\tmp13_reg_2865_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[7]_i_1_n_0\,
      CO(3) => \tmp13_reg_2865_reg[11]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[11]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[11]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[11]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[11]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[11]_i_4_n_0\,
      DI(0) => \tmp13_reg_2865[11]_i_5_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(11 downto 8),
      S(3) => \tmp13_reg_2865[11]_i_6_n_0\,
      S(2) => \tmp13_reg_2865[11]_i_7_n_0\,
      S(1) => \tmp13_reg_2865[11]_i_8_n_0\,
      S(0) => \tmp13_reg_2865[11]_i_9_n_0\
    );
\tmp13_reg_2865_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[7]_i_10_n_0\,
      CO(3) => \tmp13_reg_2865_reg[11]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[11]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[11]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[11]_i_11_n_0\,
      DI(2) => \tmp13_reg_2865[11]_i_12_n_0\,
      DI(1) => \tmp13_reg_2865[11]_i_13_n_0\,
      DI(0) => \tmp13_reg_2865[11]_i_14_n_0\,
      O(3) => \tmp13_reg_2865_reg[11]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[11]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[11]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[11]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[11]_i_15_n_0\,
      S(2) => \tmp13_reg_2865[11]_i_16_n_0\,
      S(1) => \tmp13_reg_2865[11]_i_17_n_0\,
      S(0) => \tmp13_reg_2865[11]_i_18_n_0\
    );
\tmp13_reg_2865_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(12),
      Q => tmp13_reg_2865(12),
      R => '0'
    );
\tmp13_reg_2865_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(13),
      Q => tmp13_reg_2865(13),
      R => '0'
    );
\tmp13_reg_2865_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(14),
      Q => tmp13_reg_2865(14),
      R => '0'
    );
\tmp13_reg_2865_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(15),
      Q => tmp13_reg_2865(15),
      R => '0'
    );
\tmp13_reg_2865_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[11]_i_1_n_0\,
      CO(3) => \tmp13_reg_2865_reg[15]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[15]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[15]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[15]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[15]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[15]_i_4_n_0\,
      DI(0) => \tmp13_reg_2865[15]_i_5_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(15 downto 12),
      S(3) => \tmp13_reg_2865[15]_i_6_n_0\,
      S(2) => \tmp13_reg_2865[15]_i_7_n_0\,
      S(1) => \tmp13_reg_2865[15]_i_8_n_0\,
      S(0) => \tmp13_reg_2865[15]_i_9_n_0\
    );
\tmp13_reg_2865_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[11]_i_10_n_0\,
      CO(3) => \tmp13_reg_2865_reg[15]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[15]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[15]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[15]_i_11_n_0\,
      DI(2) => \tmp13_reg_2865[15]_i_12_n_0\,
      DI(1) => \tmp13_reg_2865[15]_i_13_n_0\,
      DI(0) => \tmp13_reg_2865[15]_i_14_n_0\,
      O(3) => \tmp13_reg_2865_reg[15]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[15]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[15]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[15]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[15]_i_15_n_0\,
      S(2) => \tmp13_reg_2865[15]_i_16_n_0\,
      S(1) => \tmp13_reg_2865[15]_i_17_n_0\,
      S(0) => \tmp13_reg_2865[15]_i_18_n_0\
    );
\tmp13_reg_2865_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(16),
      Q => tmp13_reg_2865(16),
      R => '0'
    );
\tmp13_reg_2865_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(17),
      Q => tmp13_reg_2865(17),
      R => '0'
    );
\tmp13_reg_2865_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(18),
      Q => tmp13_reg_2865(18),
      R => '0'
    );
\tmp13_reg_2865_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(19),
      Q => tmp13_reg_2865(19),
      R => '0'
    );
\tmp13_reg_2865_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[15]_i_1_n_0\,
      CO(3) => \tmp13_reg_2865_reg[19]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[19]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[19]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[19]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[19]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[19]_i_4_n_0\,
      DI(0) => \tmp13_reg_2865[19]_i_5_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(19 downto 16),
      S(3) => \tmp13_reg_2865[19]_i_6_n_0\,
      S(2) => \tmp13_reg_2865[19]_i_7_n_0\,
      S(1) => \tmp13_reg_2865[19]_i_8_n_0\,
      S(0) => \tmp13_reg_2865[19]_i_9_n_0\
    );
\tmp13_reg_2865_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[15]_i_10_n_0\,
      CO(3) => \tmp13_reg_2865_reg[19]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[19]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[19]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[19]_i_11_n_0\,
      DI(2) => \tmp13_reg_2865[19]_i_12_n_0\,
      DI(1) => \tmp13_reg_2865[19]_i_13_n_0\,
      DI(0) => \tmp13_reg_2865[19]_i_14_n_0\,
      O(3) => \tmp13_reg_2865_reg[19]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[19]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[19]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[19]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[19]_i_15_n_0\,
      S(2) => \tmp13_reg_2865[19]_i_16_n_0\,
      S(1) => \tmp13_reg_2865[19]_i_17_n_0\,
      S(0) => \tmp13_reg_2865[19]_i_18_n_0\
    );
\tmp13_reg_2865_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(1),
      Q => tmp13_reg_2865(1),
      R => '0'
    );
\tmp13_reg_2865_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(20),
      Q => tmp13_reg_2865(20),
      R => '0'
    );
\tmp13_reg_2865_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(21),
      Q => tmp13_reg_2865(21),
      R => '0'
    );
\tmp13_reg_2865_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(22),
      Q => tmp13_reg_2865(22),
      R => '0'
    );
\tmp13_reg_2865_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(23),
      Q => tmp13_reg_2865(23),
      R => '0'
    );
\tmp13_reg_2865_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[19]_i_1_n_0\,
      CO(3) => \tmp13_reg_2865_reg[23]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[23]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[23]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[23]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[23]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[23]_i_4_n_0\,
      DI(0) => \tmp13_reg_2865[23]_i_5_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(23 downto 20),
      S(3) => \tmp13_reg_2865[23]_i_6_n_0\,
      S(2) => \tmp13_reg_2865[23]_i_7_n_0\,
      S(1) => \tmp13_reg_2865[23]_i_8_n_0\,
      S(0) => \tmp13_reg_2865[23]_i_9_n_0\
    );
\tmp13_reg_2865_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[19]_i_10_n_0\,
      CO(3) => \tmp13_reg_2865_reg[23]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[23]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[23]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[23]_i_11_n_0\,
      DI(2) => \tmp13_reg_2865[23]_i_12_n_0\,
      DI(1) => \tmp13_reg_2865[23]_i_13_n_0\,
      DI(0) => \tmp13_reg_2865[23]_i_14_n_0\,
      O(3) => \tmp13_reg_2865_reg[23]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[23]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[23]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[23]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[23]_i_15_n_0\,
      S(2) => \tmp13_reg_2865[23]_i_16_n_0\,
      S(1) => \tmp13_reg_2865[23]_i_17_n_0\,
      S(0) => \tmp13_reg_2865[23]_i_18_n_0\
    );
\tmp13_reg_2865_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(24),
      Q => tmp13_reg_2865(24),
      R => '0'
    );
\tmp13_reg_2865_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(25),
      Q => tmp13_reg_2865(25),
      R => '0'
    );
\tmp13_reg_2865_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(26),
      Q => tmp13_reg_2865(26),
      R => '0'
    );
\tmp13_reg_2865_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(27),
      Q => tmp13_reg_2865(27),
      R => '0'
    );
\tmp13_reg_2865_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[23]_i_1_n_0\,
      CO(3) => \tmp13_reg_2865_reg[27]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[27]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[27]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[27]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[27]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[27]_i_4_n_0\,
      DI(0) => \tmp13_reg_2865[27]_i_5_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(27 downto 24),
      S(3) => \tmp13_reg_2865[27]_i_6_n_0\,
      S(2) => \tmp13_reg_2865[27]_i_7_n_0\,
      S(1) => \tmp13_reg_2865[27]_i_8_n_0\,
      S(0) => \tmp13_reg_2865[27]_i_9_n_0\
    );
\tmp13_reg_2865_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[23]_i_10_n_0\,
      CO(3) => \tmp13_reg_2865_reg[27]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[27]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[27]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[27]_i_11_n_0\,
      DI(2) => \tmp13_reg_2865[27]_i_12_n_0\,
      DI(1) => \tmp13_reg_2865[27]_i_13_n_0\,
      DI(0) => \tmp13_reg_2865[27]_i_14_n_0\,
      O(3) => \tmp13_reg_2865_reg[27]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[27]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[27]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[27]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[27]_i_15_n_0\,
      S(2) => \tmp13_reg_2865[27]_i_16_n_0\,
      S(1) => \tmp13_reg_2865[27]_i_17_n_0\,
      S(0) => \tmp13_reg_2865[27]_i_18_n_0\
    );
\tmp13_reg_2865_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(28),
      Q => tmp13_reg_2865(28),
      R => '0'
    );
\tmp13_reg_2865_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(29),
      Q => tmp13_reg_2865(29),
      R => '0'
    );
\tmp13_reg_2865_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(2),
      Q => tmp13_reg_2865(2),
      R => '0'
    );
\tmp13_reg_2865_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(30),
      Q => tmp13_reg_2865(30),
      R => '0'
    );
\tmp13_reg_2865_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(31),
      Q => tmp13_reg_2865(31),
      R => '0'
    );
\tmp13_reg_2865_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp13_reg_2865_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp13_reg_2865_reg[31]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[31]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp13_reg_2865[31]_i_2_n_0\,
      DI(1) => \tmp13_reg_2865[31]_i_3_n_0\,
      DI(0) => \tmp13_reg_2865[31]_i_4_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(31 downto 28),
      S(3) => \tmp13_reg_2865[31]_i_5_n_0\,
      S(2) => \tmp13_reg_2865[31]_i_6_n_0\,
      S(1) => \tmp13_reg_2865[31]_i_7_n_0\,
      S(0) => \tmp13_reg_2865[31]_i_8_n_0\
    );
\tmp13_reg_2865_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[27]_i_10_n_0\,
      CO(3) => \tmp13_reg_2865_reg[31]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[31]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[31]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[31]_i_18_n_0\,
      DI(2) => \tmp13_reg_2865[31]_i_19_n_0\,
      DI(1) => \tmp13_reg_2865[31]_i_20_n_0\,
      DI(0) => \tmp13_reg_2865[31]_i_21_n_0\,
      O(3) => \tmp13_reg_2865_reg[31]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[31]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[31]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[31]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[31]_i_22_n_0\,
      S(2) => \tmp13_reg_2865[31]_i_23_n_0\,
      S(1) => \tmp13_reg_2865[31]_i_24_n_0\,
      S(0) => \tmp13_reg_2865[31]_i_25_n_0\
    );
\tmp13_reg_2865_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[31]_i_10_n_0\,
      CO(3) => \NLW_tmp13_reg_2865_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \tmp13_reg_2865_reg[31]_i_9_n_1\,
      CO(1) => \tmp13_reg_2865_reg[31]_i_9_n_2\,
      CO(0) => \tmp13_reg_2865_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp13_reg_2865[31]_i_11_n_0\,
      DI(1) => \tmp13_reg_2865[31]_i_12_n_0\,
      DI(0) => \tmp13_reg_2865[31]_i_13_n_0\,
      O(3) => \tmp13_reg_2865_reg[31]_i_9_n_4\,
      O(2) => \tmp13_reg_2865_reg[31]_i_9_n_5\,
      O(1) => \tmp13_reg_2865_reg[31]_i_9_n_6\,
      O(0) => \tmp13_reg_2865_reg[31]_i_9_n_7\,
      S(3) => \tmp13_reg_2865[31]_i_14_n_0\,
      S(2) => \tmp13_reg_2865[31]_i_15_n_0\,
      S(1) => \tmp13_reg_2865[31]_i_16_n_0\,
      S(0) => \tmp13_reg_2865[31]_i_17_n_0\
    );
\tmp13_reg_2865_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(3),
      Q => tmp13_reg_2865(3),
      R => '0'
    );
\tmp13_reg_2865_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp13_reg_2865_reg[3]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[3]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[3]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[3]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[3]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp13_fu_2097_p2(3 downto 0),
      S(3) => \tmp13_reg_2865[3]_i_5_n_0\,
      S(2) => \tmp13_reg_2865[3]_i_6_n_0\,
      S(1) => \tmp13_reg_2865[3]_i_7_n_0\,
      S(0) => \tmp13_reg_2865[3]_i_8_n_0\
    );
\tmp13_reg_2865_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(4),
      Q => tmp13_reg_2865(4),
      R => '0'
    );
\tmp13_reg_2865_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(5),
      Q => tmp13_reg_2865(5),
      R => '0'
    );
\tmp13_reg_2865_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(6),
      Q => tmp13_reg_2865(6),
      R => '0'
    );
\tmp13_reg_2865_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(7),
      Q => tmp13_reg_2865(7),
      R => '0'
    );
\tmp13_reg_2865_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_2865_reg[3]_i_1_n_0\,
      CO(3) => \tmp13_reg_2865_reg[7]_i_1_n_0\,
      CO(2) => \tmp13_reg_2865_reg[7]_i_1_n_1\,
      CO(1) => \tmp13_reg_2865_reg[7]_i_1_n_2\,
      CO(0) => \tmp13_reg_2865_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[7]_i_2_n_0\,
      DI(2) => \tmp13_reg_2865[7]_i_3_n_0\,
      DI(1) => \tmp13_reg_2865[7]_i_4_n_0\,
      DI(0) => \tmp13_reg_2865[7]_i_5_n_0\,
      O(3 downto 0) => tmp13_fu_2097_p2(7 downto 4),
      S(3) => \tmp13_reg_2865[7]_i_6_n_0\,
      S(2) => \tmp13_reg_2865[7]_i_7_n_0\,
      S(1) => \tmp13_reg_2865[7]_i_8_n_0\,
      S(0) => \tmp13_reg_2865[7]_i_9_n_0\
    );
\tmp13_reg_2865_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp13_reg_2865_reg[7]_i_10_n_0\,
      CO(2) => \tmp13_reg_2865_reg[7]_i_10_n_1\,
      CO(1) => \tmp13_reg_2865_reg[7]_i_10_n_2\,
      CO(0) => \tmp13_reg_2865_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp13_reg_2865[7]_i_11_n_0\,
      DI(2) => \tmp13_reg_2865[7]_i_12_n_0\,
      DI(1) => \tmp13_reg_2865[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \tmp13_reg_2865_reg[7]_i_10_n_4\,
      O(2) => \tmp13_reg_2865_reg[7]_i_10_n_5\,
      O(1) => \tmp13_reg_2865_reg[7]_i_10_n_6\,
      O(0) => \tmp13_reg_2865_reg[7]_i_10_n_7\,
      S(3) => \tmp13_reg_2865[7]_i_14_n_0\,
      S(2) => \tmp13_reg_2865[7]_i_15_n_0\,
      S(1) => \tmp13_reg_2865[7]_i_16_n_0\,
      S(0) => \tmp13_reg_2865[7]_i_17_n_0\
    );
\tmp13_reg_2865_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(8),
      Q => tmp13_reg_2865(8),
      R => '0'
    );
\tmp13_reg_2865_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp13_fu_2097_p2(9),
      Q => tmp13_reg_2865(9),
      R => '0'
    );
\tmp1_reg_2303[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => exitcond_flatten8_reg_2226,
      O => sel_tmp14_reg_23160
    );
\tmp1_reg_2303[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x4_mid2_reg_2235(2),
      I1 => x4_mid2_reg_2235(1),
      O => tmp1_fu_1150_p2
    );
\tmp1_reg_2303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => tmp1_fu_1150_p2,
      Q => tmp1_reg_2303,
      R => '0'
    );
\tmp20_reg_2850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(0),
      Q => tmp20_reg_2850(0),
      R => '0'
    );
\tmp20_reg_2850_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(10),
      Q => tmp20_reg_2850(10),
      R => '0'
    );
\tmp20_reg_2850_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(11),
      Q => tmp20_reg_2850(11),
      R => '0'
    );
\tmp20_reg_2850_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(12),
      Q => tmp20_reg_2850(12),
      R => '0'
    );
\tmp20_reg_2850_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(13),
      Q => tmp20_reg_2850(13),
      R => '0'
    );
\tmp20_reg_2850_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(14),
      Q => tmp20_reg_2850(14),
      R => '0'
    );
\tmp20_reg_2850_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(15),
      Q => tmp20_reg_2850(15),
      R => '0'
    );
\tmp20_reg_2850_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(16),
      Q => tmp20_reg_2850(16),
      R => '0'
    );
\tmp20_reg_2850_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(17),
      Q => tmp20_reg_2850(17),
      R => '0'
    );
\tmp20_reg_2850_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(18),
      Q => tmp20_reg_2850(18),
      R => '0'
    );
\tmp20_reg_2850_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(19),
      Q => tmp20_reg_2850(19),
      R => '0'
    );
\tmp20_reg_2850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(1),
      Q => tmp20_reg_2850(1),
      R => '0'
    );
\tmp20_reg_2850_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(20),
      Q => tmp20_reg_2850(20),
      R => '0'
    );
\tmp20_reg_2850_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(21),
      Q => tmp20_reg_2850(21),
      R => '0'
    );
\tmp20_reg_2850_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(22),
      Q => tmp20_reg_2850(22),
      R => '0'
    );
\tmp20_reg_2850_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(23),
      Q => tmp20_reg_2850(23),
      R => '0'
    );
\tmp20_reg_2850_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(24),
      Q => tmp20_reg_2850(24),
      R => '0'
    );
\tmp20_reg_2850_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(25),
      Q => tmp20_reg_2850(25),
      R => '0'
    );
\tmp20_reg_2850_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(26),
      Q => tmp20_reg_2850(26),
      R => '0'
    );
\tmp20_reg_2850_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(27),
      Q => tmp20_reg_2850(27),
      R => '0'
    );
\tmp20_reg_2850_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(28),
      Q => tmp20_reg_2850(28),
      R => '0'
    );
\tmp20_reg_2850_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(29),
      Q => tmp20_reg_2850(29),
      R => '0'
    );
\tmp20_reg_2850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(2),
      Q => tmp20_reg_2850(2),
      R => '0'
    );
\tmp20_reg_2850_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(30),
      Q => tmp20_reg_2850(30),
      R => '0'
    );
\tmp20_reg_2850_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(31),
      Q => tmp20_reg_2850(31),
      R => '0'
    );
\tmp20_reg_2850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(3),
      Q => tmp20_reg_2850(3),
      R => '0'
    );
\tmp20_reg_2850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(4),
      Q => tmp20_reg_2850(4),
      R => '0'
    );
\tmp20_reg_2850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(5),
      Q => tmp20_reg_2850(5),
      R => '0'
    );
\tmp20_reg_2850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(6),
      Q => tmp20_reg_2850(6),
      R => '0'
    );
\tmp20_reg_2850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(7),
      Q => tmp20_reg_2850(7),
      R => '0'
    );
\tmp20_reg_2850_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(8),
      Q => tmp20_reg_2850(8),
      R => '0'
    );
\tmp20_reg_2850_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp20_fu_2053_p2(9),
      Q => tmp20_reg_2850(9),
      R => '0'
    );
\tmp23_reg_2855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(0),
      Q => tmp23_reg_2855(0),
      R => '0'
    );
\tmp23_reg_2855_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(10),
      Q => tmp23_reg_2855(10),
      R => '0'
    );
\tmp23_reg_2855_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(11),
      Q => tmp23_reg_2855(11),
      R => '0'
    );
\tmp23_reg_2855_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(12),
      Q => tmp23_reg_2855(12),
      R => '0'
    );
\tmp23_reg_2855_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(13),
      Q => tmp23_reg_2855(13),
      R => '0'
    );
\tmp23_reg_2855_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(14),
      Q => tmp23_reg_2855(14),
      R => '0'
    );
\tmp23_reg_2855_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(15),
      Q => tmp23_reg_2855(15),
      R => '0'
    );
\tmp23_reg_2855_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(16),
      Q => tmp23_reg_2855(16),
      R => '0'
    );
\tmp23_reg_2855_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(17),
      Q => tmp23_reg_2855(17),
      R => '0'
    );
\tmp23_reg_2855_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(18),
      Q => tmp23_reg_2855(18),
      R => '0'
    );
\tmp23_reg_2855_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(19),
      Q => tmp23_reg_2855(19),
      R => '0'
    );
\tmp23_reg_2855_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(1),
      Q => tmp23_reg_2855(1),
      R => '0'
    );
\tmp23_reg_2855_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(20),
      Q => tmp23_reg_2855(20),
      R => '0'
    );
\tmp23_reg_2855_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(21),
      Q => tmp23_reg_2855(21),
      R => '0'
    );
\tmp23_reg_2855_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(22),
      Q => tmp23_reg_2855(22),
      R => '0'
    );
\tmp23_reg_2855_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(23),
      Q => tmp23_reg_2855(23),
      R => '0'
    );
\tmp23_reg_2855_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(24),
      Q => tmp23_reg_2855(24),
      R => '0'
    );
\tmp23_reg_2855_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(25),
      Q => tmp23_reg_2855(25),
      R => '0'
    );
\tmp23_reg_2855_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(26),
      Q => tmp23_reg_2855(26),
      R => '0'
    );
\tmp23_reg_2855_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(27),
      Q => tmp23_reg_2855(27),
      R => '0'
    );
\tmp23_reg_2855_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(28),
      Q => tmp23_reg_2855(28),
      R => '0'
    );
\tmp23_reg_2855_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(29),
      Q => tmp23_reg_2855(29),
      R => '0'
    );
\tmp23_reg_2855_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(2),
      Q => tmp23_reg_2855(2),
      R => '0'
    );
\tmp23_reg_2855_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(30),
      Q => tmp23_reg_2855(30),
      R => '0'
    );
\tmp23_reg_2855_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(31),
      Q => tmp23_reg_2855(31),
      R => '0'
    );
\tmp23_reg_2855_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(3),
      Q => tmp23_reg_2855(3),
      R => '0'
    );
\tmp23_reg_2855_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(4),
      Q => tmp23_reg_2855(4),
      R => '0'
    );
\tmp23_reg_2855_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(5),
      Q => tmp23_reg_2855(5),
      R => '0'
    );
\tmp23_reg_2855_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(6),
      Q => tmp23_reg_2855(6),
      R => '0'
    );
\tmp23_reg_2855_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(7),
      Q => tmp23_reg_2855(7),
      R => '0'
    );
\tmp23_reg_2855_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(8),
      Q => tmp23_reg_2855(8),
      R => '0'
    );
\tmp23_reg_2855_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp23_fu_2059_p2(9),
      Q => tmp23_reg_2855(9),
      R => '0'
    );
\tmp26_reg_2870[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(6),
      I2 => tmp_9_2_2_i_reg_2795(6),
      O => \tmp26_reg_2870[11]_i_13_n_0\
    );
\tmp26_reg_2870[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(5),
      I2 => tmp_9_2_2_i_reg_2795(5),
      O => \tmp26_reg_2870[11]_i_14_n_0\
    );
\tmp26_reg_2870[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(4),
      I2 => tmp_9_2_2_i_reg_2795(4),
      O => \tmp26_reg_2870[11]_i_15_n_0\
    );
\tmp26_reg_2870[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(3),
      I2 => tmp_9_2_2_i_reg_2795(3),
      O => \tmp26_reg_2870[11]_i_16_n_0\
    );
\tmp26_reg_2870[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(7),
      I2 => tmp_9_2_2_i_reg_2795(7),
      I3 => \tmp26_reg_2870[11]_i_13_n_0\,
      O => \tmp26_reg_2870[11]_i_17_n_0\
    );
\tmp26_reg_2870[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(6),
      I2 => tmp_9_2_2_i_reg_2795(6),
      I3 => \tmp26_reg_2870[11]_i_14_n_0\,
      O => \tmp26_reg_2870[11]_i_18_n_0\
    );
\tmp26_reg_2870[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(5),
      I2 => tmp_9_2_2_i_reg_2795(5),
      I3 => \tmp26_reg_2870[11]_i_15_n_0\,
      O => \tmp26_reg_2870[11]_i_19_n_0\
    );
\tmp26_reg_2870[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_5\,
      O => \tmp26_reg_2870[11]_i_2_n_0\
    );
\tmp26_reg_2870[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(4),
      I2 => tmp_9_2_2_i_reg_2795(4),
      I3 => \tmp26_reg_2870[11]_i_16_n_0\,
      O => \tmp26_reg_2870[11]_i_20_n_0\
    );
\tmp26_reg_2870[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(6),
      I1 => tmp_9_3_i_reg_2810(6),
      I2 => tmp_9_2_3_i_reg_2800(6),
      O => \tmp26_reg_2870[11]_i_21_n_0\
    );
\tmp26_reg_2870[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(5),
      I1 => tmp_9_3_i_reg_2810(5),
      I2 => tmp_9_2_3_i_reg_2800(5),
      O => \tmp26_reg_2870[11]_i_22_n_0\
    );
\tmp26_reg_2870[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(4),
      I1 => tmp_9_3_i_reg_2810(4),
      I2 => tmp_9_2_3_i_reg_2800(4),
      O => \tmp26_reg_2870[11]_i_23_n_0\
    );
\tmp26_reg_2870[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(3),
      I1 => tmp_9_3_i_reg_2810(3),
      I2 => tmp_9_2_3_i_reg_2800(3),
      O => \tmp26_reg_2870[11]_i_24_n_0\
    );
\tmp26_reg_2870[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(7),
      I1 => tmp_9_3_i_reg_2810(7),
      I2 => tmp_9_2_3_i_reg_2800(7),
      I3 => \tmp26_reg_2870[11]_i_21_n_0\,
      O => \tmp26_reg_2870[11]_i_25_n_0\
    );
\tmp26_reg_2870[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(6),
      I1 => tmp_9_3_i_reg_2810(6),
      I2 => tmp_9_2_3_i_reg_2800(6),
      I3 => \tmp26_reg_2870[11]_i_22_n_0\,
      O => \tmp26_reg_2870[11]_i_26_n_0\
    );
\tmp26_reg_2870[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(5),
      I1 => tmp_9_3_i_reg_2810(5),
      I2 => tmp_9_2_3_i_reg_2800(5),
      I3 => \tmp26_reg_2870[11]_i_23_n_0\,
      O => \tmp26_reg_2870[11]_i_27_n_0\
    );
\tmp26_reg_2870[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(4),
      I1 => tmp_9_3_i_reg_2810(4),
      I2 => tmp_9_2_3_i_reg_2800(4),
      I3 => \tmp26_reg_2870[11]_i_24_n_0\,
      O => \tmp26_reg_2870[11]_i_28_n_0\
    );
\tmp26_reg_2870[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(6),
      I1 => tmp_9_4_2_i_reg_2835(6),
      I2 => tmp_9_4_1_i_reg_2830(6),
      O => \tmp26_reg_2870[11]_i_29_n_0\
    );
\tmp26_reg_2870[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_6\,
      O => \tmp26_reg_2870[11]_i_3_n_0\
    );
\tmp26_reg_2870[11]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(5),
      I1 => tmp_9_4_2_i_reg_2835(5),
      I2 => tmp_9_4_1_i_reg_2830(5),
      O => \tmp26_reg_2870[11]_i_30_n_0\
    );
\tmp26_reg_2870[11]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(4),
      I1 => tmp_9_4_2_i_reg_2835(4),
      I2 => tmp_9_4_1_i_reg_2830(4),
      O => \tmp26_reg_2870[11]_i_31_n_0\
    );
\tmp26_reg_2870[11]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(3),
      I1 => tmp_9_4_2_i_reg_2835(3),
      I2 => tmp_9_4_1_i_reg_2830(3),
      O => \tmp26_reg_2870[11]_i_32_n_0\
    );
\tmp26_reg_2870[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(7),
      I1 => tmp_9_4_2_i_reg_2835(7),
      I2 => tmp_9_4_1_i_reg_2830(7),
      I3 => \tmp26_reg_2870[11]_i_29_n_0\,
      O => \tmp26_reg_2870[11]_i_33_n_0\
    );
\tmp26_reg_2870[11]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(6),
      I1 => tmp_9_4_2_i_reg_2835(6),
      I2 => tmp_9_4_1_i_reg_2830(6),
      I3 => \tmp26_reg_2870[11]_i_30_n_0\,
      O => \tmp26_reg_2870[11]_i_34_n_0\
    );
\tmp26_reg_2870[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(5),
      I1 => tmp_9_4_2_i_reg_2835(5),
      I2 => tmp_9_4_1_i_reg_2830(5),
      I3 => \tmp26_reg_2870[11]_i_31_n_0\,
      O => \tmp26_reg_2870[11]_i_35_n_0\
    );
\tmp26_reg_2870[11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(4),
      I1 => tmp_9_4_2_i_reg_2835(4),
      I2 => tmp_9_4_1_i_reg_2830(4),
      I3 => \tmp26_reg_2870[11]_i_32_n_0\,
      O => \tmp26_reg_2870[11]_i_36_n_0\
    );
\tmp26_reg_2870[11]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(2),
      I1 => tmp_9_3_1_i_reg_2815(2),
      I2 => tmp23_reg_2855(2),
      O => \tmp26_reg_2870[11]_i_38_n_0\
    );
\tmp26_reg_2870[11]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(1),
      I1 => tmp_9_3_1_i_reg_2815(1),
      I2 => tmp23_reg_2855(1),
      O => \tmp26_reg_2870[11]_i_39_n_0\
    );
\tmp26_reg_2870[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_7\,
      O => \tmp26_reg_2870[11]_i_4_n_0\
    );
\tmp26_reg_2870[11]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(0),
      I1 => tmp_9_3_1_i_reg_2815(0),
      I2 => tmp23_reg_2855(0),
      O => \tmp26_reg_2870[11]_i_40_n_0\
    );
\tmp26_reg_2870[11]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(3),
      I1 => tmp_9_3_1_i_reg_2815(3),
      I2 => tmp23_reg_2855(3),
      I3 => \tmp26_reg_2870[11]_i_38_n_0\,
      O => \tmp26_reg_2870[11]_i_41_n_0\
    );
\tmp26_reg_2870[11]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(2),
      I1 => tmp_9_3_1_i_reg_2815(2),
      I2 => tmp23_reg_2855(2),
      I3 => \tmp26_reg_2870[11]_i_39_n_0\,
      O => \tmp26_reg_2870[11]_i_42_n_0\
    );
\tmp26_reg_2870[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(1),
      I1 => tmp_9_3_1_i_reg_2815(1),
      I2 => tmp23_reg_2855(1),
      I3 => \tmp26_reg_2870[11]_i_40_n_0\,
      O => \tmp26_reg_2870[11]_i_43_n_0\
    );
\tmp26_reg_2870[11]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp20_reg_2850(0),
      I1 => tmp_9_3_1_i_reg_2815(0),
      I2 => tmp23_reg_2855(0),
      O => \tmp26_reg_2870[11]_i_44_n_0\
    );
\tmp26_reg_2870[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_4\,
      O => \tmp26_reg_2870[11]_i_5_n_0\
    );
\tmp26_reg_2870[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_4\,
      I3 => \tmp26_reg_2870[11]_i_2_n_0\,
      O => \tmp26_reg_2870[11]_i_6_n_0\
    );
\tmp26_reg_2870[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_5\,
      I3 => \tmp26_reg_2870[11]_i_3_n_0\,
      O => \tmp26_reg_2870[11]_i_7_n_0\
    );
\tmp26_reg_2870[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_6\,
      I3 => \tmp26_reg_2870[11]_i_4_n_0\,
      O => \tmp26_reg_2870[11]_i_8_n_0\
    );
\tmp26_reg_2870[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_7\,
      I3 => \tmp26_reg_2870[11]_i_5_n_0\,
      O => \tmp26_reg_2870[11]_i_9_n_0\
    );
\tmp26_reg_2870[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(10),
      I2 => tmp_9_2_2_i_reg_2795(10),
      O => \tmp26_reg_2870[15]_i_13_n_0\
    );
\tmp26_reg_2870[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(9),
      I2 => tmp_9_2_2_i_reg_2795(9),
      O => \tmp26_reg_2870[15]_i_14_n_0\
    );
\tmp26_reg_2870[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(8),
      I2 => tmp_9_2_2_i_reg_2795(8),
      O => \tmp26_reg_2870[15]_i_15_n_0\
    );
\tmp26_reg_2870[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(7),
      I2 => tmp_9_2_2_i_reg_2795(7),
      O => \tmp26_reg_2870[15]_i_16_n_0\
    );
\tmp26_reg_2870[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(11),
      I2 => tmp_9_2_2_i_reg_2795(11),
      I3 => \tmp26_reg_2870[15]_i_13_n_0\,
      O => \tmp26_reg_2870[15]_i_17_n_0\
    );
\tmp26_reg_2870[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(10),
      I2 => tmp_9_2_2_i_reg_2795(10),
      I3 => \tmp26_reg_2870[15]_i_14_n_0\,
      O => \tmp26_reg_2870[15]_i_18_n_0\
    );
\tmp26_reg_2870[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(9),
      I2 => tmp_9_2_2_i_reg_2795(9),
      I3 => \tmp26_reg_2870[15]_i_15_n_0\,
      O => \tmp26_reg_2870[15]_i_19_n_0\
    );
\tmp26_reg_2870[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_5\,
      O => \tmp26_reg_2870[15]_i_2_n_0\
    );
\tmp26_reg_2870[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(8),
      I2 => tmp_9_2_2_i_reg_2795(8),
      I3 => \tmp26_reg_2870[15]_i_16_n_0\,
      O => \tmp26_reg_2870[15]_i_20_n_0\
    );
\tmp26_reg_2870[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(10),
      I1 => tmp_9_3_i_reg_2810(10),
      I2 => tmp_9_2_3_i_reg_2800(10),
      O => \tmp26_reg_2870[15]_i_21_n_0\
    );
\tmp26_reg_2870[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(9),
      I1 => tmp_9_3_i_reg_2810(9),
      I2 => tmp_9_2_3_i_reg_2800(9),
      O => \tmp26_reg_2870[15]_i_22_n_0\
    );
\tmp26_reg_2870[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(8),
      I1 => tmp_9_3_i_reg_2810(8),
      I2 => tmp_9_2_3_i_reg_2800(8),
      O => \tmp26_reg_2870[15]_i_23_n_0\
    );
\tmp26_reg_2870[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(7),
      I1 => tmp_9_3_i_reg_2810(7),
      I2 => tmp_9_2_3_i_reg_2800(7),
      O => \tmp26_reg_2870[15]_i_24_n_0\
    );
\tmp26_reg_2870[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(11),
      I1 => tmp_9_3_i_reg_2810(11),
      I2 => tmp_9_2_3_i_reg_2800(11),
      I3 => \tmp26_reg_2870[15]_i_21_n_0\,
      O => \tmp26_reg_2870[15]_i_25_n_0\
    );
\tmp26_reg_2870[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(10),
      I1 => tmp_9_3_i_reg_2810(10),
      I2 => tmp_9_2_3_i_reg_2800(10),
      I3 => \tmp26_reg_2870[15]_i_22_n_0\,
      O => \tmp26_reg_2870[15]_i_26_n_0\
    );
\tmp26_reg_2870[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(9),
      I1 => tmp_9_3_i_reg_2810(9),
      I2 => tmp_9_2_3_i_reg_2800(9),
      I3 => \tmp26_reg_2870[15]_i_23_n_0\,
      O => \tmp26_reg_2870[15]_i_27_n_0\
    );
\tmp26_reg_2870[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(8),
      I1 => tmp_9_3_i_reg_2810(8),
      I2 => tmp_9_2_3_i_reg_2800(8),
      I3 => \tmp26_reg_2870[15]_i_24_n_0\,
      O => \tmp26_reg_2870[15]_i_28_n_0\
    );
\tmp26_reg_2870[15]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(10),
      I1 => tmp_9_4_2_i_reg_2835(10),
      I2 => tmp_9_4_1_i_reg_2830(10),
      O => \tmp26_reg_2870[15]_i_29_n_0\
    );
\tmp26_reg_2870[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_6\,
      O => \tmp26_reg_2870[15]_i_3_n_0\
    );
\tmp26_reg_2870[15]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(9),
      I1 => tmp_9_4_2_i_reg_2835(9),
      I2 => tmp_9_4_1_i_reg_2830(9),
      O => \tmp26_reg_2870[15]_i_30_n_0\
    );
\tmp26_reg_2870[15]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(8),
      I1 => tmp_9_4_2_i_reg_2835(8),
      I2 => tmp_9_4_1_i_reg_2830(8),
      O => \tmp26_reg_2870[15]_i_31_n_0\
    );
\tmp26_reg_2870[15]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(7),
      I1 => tmp_9_4_2_i_reg_2835(7),
      I2 => tmp_9_4_1_i_reg_2830(7),
      O => \tmp26_reg_2870[15]_i_32_n_0\
    );
\tmp26_reg_2870[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(11),
      I1 => tmp_9_4_2_i_reg_2835(11),
      I2 => tmp_9_4_1_i_reg_2830(11),
      I3 => \tmp26_reg_2870[15]_i_29_n_0\,
      O => \tmp26_reg_2870[15]_i_33_n_0\
    );
\tmp26_reg_2870[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(10),
      I1 => tmp_9_4_2_i_reg_2835(10),
      I2 => tmp_9_4_1_i_reg_2830(10),
      I3 => \tmp26_reg_2870[15]_i_30_n_0\,
      O => \tmp26_reg_2870[15]_i_34_n_0\
    );
\tmp26_reg_2870[15]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(9),
      I1 => tmp_9_4_2_i_reg_2835(9),
      I2 => tmp_9_4_1_i_reg_2830(9),
      I3 => \tmp26_reg_2870[15]_i_31_n_0\,
      O => \tmp26_reg_2870[15]_i_35_n_0\
    );
\tmp26_reg_2870[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(8),
      I1 => tmp_9_4_2_i_reg_2835(8),
      I2 => tmp_9_4_1_i_reg_2830(8),
      I3 => \tmp26_reg_2870[15]_i_32_n_0\,
      O => \tmp26_reg_2870[15]_i_36_n_0\
    );
\tmp26_reg_2870[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(6),
      I1 => tmp_9_3_1_i_reg_2815(6),
      I2 => tmp23_reg_2855(6),
      O => \tmp26_reg_2870[15]_i_38_n_0\
    );
\tmp26_reg_2870[15]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(5),
      I1 => tmp_9_3_1_i_reg_2815(5),
      I2 => tmp23_reg_2855(5),
      O => \tmp26_reg_2870[15]_i_39_n_0\
    );
\tmp26_reg_2870[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_7\,
      O => \tmp26_reg_2870[15]_i_4_n_0\
    );
\tmp26_reg_2870[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(4),
      I1 => tmp_9_3_1_i_reg_2815(4),
      I2 => tmp23_reg_2855(4),
      O => \tmp26_reg_2870[15]_i_40_n_0\
    );
\tmp26_reg_2870[15]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(3),
      I1 => tmp_9_3_1_i_reg_2815(3),
      I2 => tmp23_reg_2855(3),
      O => \tmp26_reg_2870[15]_i_41_n_0\
    );
\tmp26_reg_2870[15]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(7),
      I1 => tmp_9_3_1_i_reg_2815(7),
      I2 => tmp23_reg_2855(7),
      I3 => \tmp26_reg_2870[15]_i_38_n_0\,
      O => \tmp26_reg_2870[15]_i_42_n_0\
    );
\tmp26_reg_2870[15]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(6),
      I1 => tmp_9_3_1_i_reg_2815(6),
      I2 => tmp23_reg_2855(6),
      I3 => \tmp26_reg_2870[15]_i_39_n_0\,
      O => \tmp26_reg_2870[15]_i_43_n_0\
    );
\tmp26_reg_2870[15]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(5),
      I1 => tmp_9_3_1_i_reg_2815(5),
      I2 => tmp23_reg_2855(5),
      I3 => \tmp26_reg_2870[15]_i_40_n_0\,
      O => \tmp26_reg_2870[15]_i_44_n_0\
    );
\tmp26_reg_2870[15]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(4),
      I1 => tmp_9_3_1_i_reg_2815(4),
      I2 => tmp23_reg_2855(4),
      I3 => \tmp26_reg_2870[15]_i_41_n_0\,
      O => \tmp26_reg_2870[15]_i_45_n_0\
    );
\tmp26_reg_2870[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[15]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[15]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[15]_i_12_n_4\,
      O => \tmp26_reg_2870[15]_i_5_n_0\
    );
\tmp26_reg_2870[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_4\,
      I3 => \tmp26_reg_2870[15]_i_2_n_0\,
      O => \tmp26_reg_2870[15]_i_6_n_0\
    );
\tmp26_reg_2870[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_5\,
      I3 => \tmp26_reg_2870[15]_i_3_n_0\,
      O => \tmp26_reg_2870[15]_i_7_n_0\
    );
\tmp26_reg_2870[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_6\,
      I3 => \tmp26_reg_2870[15]_i_4_n_0\,
      O => \tmp26_reg_2870[15]_i_8_n_0\
    );
\tmp26_reg_2870[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_7\,
      I3 => \tmp26_reg_2870[15]_i_5_n_0\,
      O => \tmp26_reg_2870[15]_i_9_n_0\
    );
\tmp26_reg_2870[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(14),
      I2 => tmp_9_2_2_i_reg_2795(14),
      O => \tmp26_reg_2870[19]_i_13_n_0\
    );
\tmp26_reg_2870[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(13),
      I2 => tmp_9_2_2_i_reg_2795(13),
      O => \tmp26_reg_2870[19]_i_14_n_0\
    );
\tmp26_reg_2870[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(12),
      I2 => tmp_9_2_2_i_reg_2795(12),
      O => \tmp26_reg_2870[19]_i_15_n_0\
    );
\tmp26_reg_2870[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(11),
      I2 => tmp_9_2_2_i_reg_2795(11),
      O => \tmp26_reg_2870[19]_i_16_n_0\
    );
\tmp26_reg_2870[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(15),
      I2 => tmp_9_2_2_i_reg_2795(15),
      I3 => \tmp26_reg_2870[19]_i_13_n_0\,
      O => \tmp26_reg_2870[19]_i_17_n_0\
    );
\tmp26_reg_2870[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(14),
      I2 => tmp_9_2_2_i_reg_2795(14),
      I3 => \tmp26_reg_2870[19]_i_14_n_0\,
      O => \tmp26_reg_2870[19]_i_18_n_0\
    );
\tmp26_reg_2870[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(13),
      I2 => tmp_9_2_2_i_reg_2795(13),
      I3 => \tmp26_reg_2870[19]_i_15_n_0\,
      O => \tmp26_reg_2870[19]_i_19_n_0\
    );
\tmp26_reg_2870[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_5\,
      O => \tmp26_reg_2870[19]_i_2_n_0\
    );
\tmp26_reg_2870[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(12),
      I2 => tmp_9_2_2_i_reg_2795(12),
      I3 => \tmp26_reg_2870[19]_i_16_n_0\,
      O => \tmp26_reg_2870[19]_i_20_n_0\
    );
\tmp26_reg_2870[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(14),
      I1 => tmp_9_3_i_reg_2810(14),
      I2 => tmp_9_2_3_i_reg_2800(14),
      O => \tmp26_reg_2870[19]_i_21_n_0\
    );
\tmp26_reg_2870[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(13),
      I1 => tmp_9_3_i_reg_2810(13),
      I2 => tmp_9_2_3_i_reg_2800(13),
      O => \tmp26_reg_2870[19]_i_22_n_0\
    );
\tmp26_reg_2870[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(12),
      I1 => tmp_9_3_i_reg_2810(12),
      I2 => tmp_9_2_3_i_reg_2800(12),
      O => \tmp26_reg_2870[19]_i_23_n_0\
    );
\tmp26_reg_2870[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(11),
      I1 => tmp_9_3_i_reg_2810(11),
      I2 => tmp_9_2_3_i_reg_2800(11),
      O => \tmp26_reg_2870[19]_i_24_n_0\
    );
\tmp26_reg_2870[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(15),
      I1 => tmp_9_3_i_reg_2810(15),
      I2 => tmp_9_2_3_i_reg_2800(15),
      I3 => \tmp26_reg_2870[19]_i_21_n_0\,
      O => \tmp26_reg_2870[19]_i_25_n_0\
    );
\tmp26_reg_2870[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(14),
      I1 => tmp_9_3_i_reg_2810(14),
      I2 => tmp_9_2_3_i_reg_2800(14),
      I3 => \tmp26_reg_2870[19]_i_22_n_0\,
      O => \tmp26_reg_2870[19]_i_26_n_0\
    );
\tmp26_reg_2870[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(13),
      I1 => tmp_9_3_i_reg_2810(13),
      I2 => tmp_9_2_3_i_reg_2800(13),
      I3 => \tmp26_reg_2870[19]_i_23_n_0\,
      O => \tmp26_reg_2870[19]_i_27_n_0\
    );
\tmp26_reg_2870[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(12),
      I1 => tmp_9_3_i_reg_2810(12),
      I2 => tmp_9_2_3_i_reg_2800(12),
      I3 => \tmp26_reg_2870[19]_i_24_n_0\,
      O => \tmp26_reg_2870[19]_i_28_n_0\
    );
\tmp26_reg_2870[19]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(14),
      I1 => tmp_9_4_2_i_reg_2835(14),
      I2 => tmp_9_4_1_i_reg_2830(14),
      O => \tmp26_reg_2870[19]_i_29_n_0\
    );
\tmp26_reg_2870[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_6\,
      O => \tmp26_reg_2870[19]_i_3_n_0\
    );
\tmp26_reg_2870[19]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(13),
      I1 => tmp_9_4_2_i_reg_2835(13),
      I2 => tmp_9_4_1_i_reg_2830(13),
      O => \tmp26_reg_2870[19]_i_30_n_0\
    );
\tmp26_reg_2870[19]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(12),
      I1 => tmp_9_4_2_i_reg_2835(12),
      I2 => tmp_9_4_1_i_reg_2830(12),
      O => \tmp26_reg_2870[19]_i_31_n_0\
    );
\tmp26_reg_2870[19]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(11),
      I1 => tmp_9_4_2_i_reg_2835(11),
      I2 => tmp_9_4_1_i_reg_2830(11),
      O => \tmp26_reg_2870[19]_i_32_n_0\
    );
\tmp26_reg_2870[19]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(15),
      I1 => tmp_9_4_2_i_reg_2835(15),
      I2 => tmp_9_4_1_i_reg_2830(15),
      I3 => \tmp26_reg_2870[19]_i_29_n_0\,
      O => \tmp26_reg_2870[19]_i_33_n_0\
    );
\tmp26_reg_2870[19]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(14),
      I1 => tmp_9_4_2_i_reg_2835(14),
      I2 => tmp_9_4_1_i_reg_2830(14),
      I3 => \tmp26_reg_2870[19]_i_30_n_0\,
      O => \tmp26_reg_2870[19]_i_34_n_0\
    );
\tmp26_reg_2870[19]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(13),
      I1 => tmp_9_4_2_i_reg_2835(13),
      I2 => tmp_9_4_1_i_reg_2830(13),
      I3 => \tmp26_reg_2870[19]_i_31_n_0\,
      O => \tmp26_reg_2870[19]_i_35_n_0\
    );
\tmp26_reg_2870[19]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(12),
      I1 => tmp_9_4_2_i_reg_2835(12),
      I2 => tmp_9_4_1_i_reg_2830(12),
      I3 => \tmp26_reg_2870[19]_i_32_n_0\,
      O => \tmp26_reg_2870[19]_i_36_n_0\
    );
\tmp26_reg_2870[19]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(10),
      I1 => tmp_9_3_1_i_reg_2815(10),
      I2 => tmp23_reg_2855(10),
      O => \tmp26_reg_2870[19]_i_38_n_0\
    );
\tmp26_reg_2870[19]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(9),
      I1 => tmp_9_3_1_i_reg_2815(9),
      I2 => tmp23_reg_2855(9),
      O => \tmp26_reg_2870[19]_i_39_n_0\
    );
\tmp26_reg_2870[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_7\,
      O => \tmp26_reg_2870[19]_i_4_n_0\
    );
\tmp26_reg_2870[19]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(8),
      I1 => tmp_9_3_1_i_reg_2815(8),
      I2 => tmp23_reg_2855(8),
      O => \tmp26_reg_2870[19]_i_40_n_0\
    );
\tmp26_reg_2870[19]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(7),
      I1 => tmp_9_3_1_i_reg_2815(7),
      I2 => tmp23_reg_2855(7),
      O => \tmp26_reg_2870[19]_i_41_n_0\
    );
\tmp26_reg_2870[19]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(11),
      I1 => tmp_9_3_1_i_reg_2815(11),
      I2 => tmp23_reg_2855(11),
      I3 => \tmp26_reg_2870[19]_i_38_n_0\,
      O => \tmp26_reg_2870[19]_i_42_n_0\
    );
\tmp26_reg_2870[19]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(10),
      I1 => tmp_9_3_1_i_reg_2815(10),
      I2 => tmp23_reg_2855(10),
      I3 => \tmp26_reg_2870[19]_i_39_n_0\,
      O => \tmp26_reg_2870[19]_i_43_n_0\
    );
\tmp26_reg_2870[19]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(9),
      I1 => tmp_9_3_1_i_reg_2815(9),
      I2 => tmp23_reg_2855(9),
      I3 => \tmp26_reg_2870[19]_i_40_n_0\,
      O => \tmp26_reg_2870[19]_i_44_n_0\
    );
\tmp26_reg_2870[19]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(8),
      I1 => tmp_9_3_1_i_reg_2815(8),
      I2 => tmp23_reg_2855(8),
      I3 => \tmp26_reg_2870[19]_i_41_n_0\,
      O => \tmp26_reg_2870[19]_i_45_n_0\
    );
\tmp26_reg_2870[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[19]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[19]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[19]_i_12_n_4\,
      O => \tmp26_reg_2870[19]_i_5_n_0\
    );
\tmp26_reg_2870[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_4\,
      I3 => \tmp26_reg_2870[19]_i_2_n_0\,
      O => \tmp26_reg_2870[19]_i_6_n_0\
    );
\tmp26_reg_2870[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_5\,
      I3 => \tmp26_reg_2870[19]_i_3_n_0\,
      O => \tmp26_reg_2870[19]_i_7_n_0\
    );
\tmp26_reg_2870[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_6\,
      I3 => \tmp26_reg_2870[19]_i_4_n_0\,
      O => \tmp26_reg_2870[19]_i_8_n_0\
    );
\tmp26_reg_2870[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_7\,
      I3 => \tmp26_reg_2870[19]_i_5_n_0\,
      O => \tmp26_reg_2870[19]_i_9_n_0\
    );
\tmp26_reg_2870[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(18),
      I2 => tmp_9_2_2_i_reg_2795(18),
      O => \tmp26_reg_2870[23]_i_13_n_0\
    );
\tmp26_reg_2870[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(17),
      I2 => tmp_9_2_2_i_reg_2795(17),
      O => \tmp26_reg_2870[23]_i_14_n_0\
    );
\tmp26_reg_2870[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(16),
      I2 => tmp_9_2_2_i_reg_2795(16),
      O => \tmp26_reg_2870[23]_i_15_n_0\
    );
\tmp26_reg_2870[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(15),
      I2 => tmp_9_2_2_i_reg_2795(15),
      O => \tmp26_reg_2870[23]_i_16_n_0\
    );
\tmp26_reg_2870[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(19),
      I2 => tmp_9_2_2_i_reg_2795(19),
      I3 => \tmp26_reg_2870[23]_i_13_n_0\,
      O => \tmp26_reg_2870[23]_i_17_n_0\
    );
\tmp26_reg_2870[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(18),
      I2 => tmp_9_2_2_i_reg_2795(18),
      I3 => \tmp26_reg_2870[23]_i_14_n_0\,
      O => \tmp26_reg_2870[23]_i_18_n_0\
    );
\tmp26_reg_2870[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(17),
      I2 => tmp_9_2_2_i_reg_2795(17),
      I3 => \tmp26_reg_2870[23]_i_15_n_0\,
      O => \tmp26_reg_2870[23]_i_19_n_0\
    );
\tmp26_reg_2870[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_5\,
      O => \tmp26_reg_2870[23]_i_2_n_0\
    );
\tmp26_reg_2870[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(16),
      I2 => tmp_9_2_2_i_reg_2795(16),
      I3 => \tmp26_reg_2870[23]_i_16_n_0\,
      O => \tmp26_reg_2870[23]_i_20_n_0\
    );
\tmp26_reg_2870[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(18),
      I1 => tmp_9_3_i_reg_2810(18),
      I2 => tmp_9_2_3_i_reg_2800(18),
      O => \tmp26_reg_2870[23]_i_21_n_0\
    );
\tmp26_reg_2870[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(17),
      I1 => tmp_9_3_i_reg_2810(17),
      I2 => tmp_9_2_3_i_reg_2800(17),
      O => \tmp26_reg_2870[23]_i_22_n_0\
    );
\tmp26_reg_2870[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(16),
      I1 => tmp_9_3_i_reg_2810(16),
      I2 => tmp_9_2_3_i_reg_2800(16),
      O => \tmp26_reg_2870[23]_i_23_n_0\
    );
\tmp26_reg_2870[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(15),
      I1 => tmp_9_3_i_reg_2810(15),
      I2 => tmp_9_2_3_i_reg_2800(15),
      O => \tmp26_reg_2870[23]_i_24_n_0\
    );
\tmp26_reg_2870[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(19),
      I1 => tmp_9_3_i_reg_2810(19),
      I2 => tmp_9_2_3_i_reg_2800(19),
      I3 => \tmp26_reg_2870[23]_i_21_n_0\,
      O => \tmp26_reg_2870[23]_i_25_n_0\
    );
\tmp26_reg_2870[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(18),
      I1 => tmp_9_3_i_reg_2810(18),
      I2 => tmp_9_2_3_i_reg_2800(18),
      I3 => \tmp26_reg_2870[23]_i_22_n_0\,
      O => \tmp26_reg_2870[23]_i_26_n_0\
    );
\tmp26_reg_2870[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(17),
      I1 => tmp_9_3_i_reg_2810(17),
      I2 => tmp_9_2_3_i_reg_2800(17),
      I3 => \tmp26_reg_2870[23]_i_23_n_0\,
      O => \tmp26_reg_2870[23]_i_27_n_0\
    );
\tmp26_reg_2870[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(16),
      I1 => tmp_9_3_i_reg_2810(16),
      I2 => tmp_9_2_3_i_reg_2800(16),
      I3 => \tmp26_reg_2870[23]_i_24_n_0\,
      O => \tmp26_reg_2870[23]_i_28_n_0\
    );
\tmp26_reg_2870[23]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(18),
      I1 => tmp_9_4_2_i_reg_2835(18),
      I2 => tmp_9_4_1_i_reg_2830(18),
      O => \tmp26_reg_2870[23]_i_29_n_0\
    );
\tmp26_reg_2870[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_6\,
      O => \tmp26_reg_2870[23]_i_3_n_0\
    );
\tmp26_reg_2870[23]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(17),
      I1 => tmp_9_4_2_i_reg_2835(17),
      I2 => tmp_9_4_1_i_reg_2830(17),
      O => \tmp26_reg_2870[23]_i_30_n_0\
    );
\tmp26_reg_2870[23]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(16),
      I1 => tmp_9_4_2_i_reg_2835(16),
      I2 => tmp_9_4_1_i_reg_2830(16),
      O => \tmp26_reg_2870[23]_i_31_n_0\
    );
\tmp26_reg_2870[23]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(15),
      I1 => tmp_9_4_2_i_reg_2835(15),
      I2 => tmp_9_4_1_i_reg_2830(15),
      O => \tmp26_reg_2870[23]_i_32_n_0\
    );
\tmp26_reg_2870[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(19),
      I1 => tmp_9_4_2_i_reg_2835(19),
      I2 => tmp_9_4_1_i_reg_2830(19),
      I3 => \tmp26_reg_2870[23]_i_29_n_0\,
      O => \tmp26_reg_2870[23]_i_33_n_0\
    );
\tmp26_reg_2870[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(18),
      I1 => tmp_9_4_2_i_reg_2835(18),
      I2 => tmp_9_4_1_i_reg_2830(18),
      I3 => \tmp26_reg_2870[23]_i_30_n_0\,
      O => \tmp26_reg_2870[23]_i_34_n_0\
    );
\tmp26_reg_2870[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(17),
      I1 => tmp_9_4_2_i_reg_2835(17),
      I2 => tmp_9_4_1_i_reg_2830(17),
      I3 => \tmp26_reg_2870[23]_i_31_n_0\,
      O => \tmp26_reg_2870[23]_i_35_n_0\
    );
\tmp26_reg_2870[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(16),
      I1 => tmp_9_4_2_i_reg_2835(16),
      I2 => tmp_9_4_1_i_reg_2830(16),
      I3 => \tmp26_reg_2870[23]_i_32_n_0\,
      O => \tmp26_reg_2870[23]_i_36_n_0\
    );
\tmp26_reg_2870[23]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(14),
      I1 => tmp_9_3_1_i_reg_2815(14),
      I2 => tmp23_reg_2855(14),
      O => \tmp26_reg_2870[23]_i_38_n_0\
    );
\tmp26_reg_2870[23]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(13),
      I1 => tmp_9_3_1_i_reg_2815(13),
      I2 => tmp23_reg_2855(13),
      O => \tmp26_reg_2870[23]_i_39_n_0\
    );
\tmp26_reg_2870[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_7\,
      O => \tmp26_reg_2870[23]_i_4_n_0\
    );
\tmp26_reg_2870[23]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(12),
      I1 => tmp_9_3_1_i_reg_2815(12),
      I2 => tmp23_reg_2855(12),
      O => \tmp26_reg_2870[23]_i_40_n_0\
    );
\tmp26_reg_2870[23]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(11),
      I1 => tmp_9_3_1_i_reg_2815(11),
      I2 => tmp23_reg_2855(11),
      O => \tmp26_reg_2870[23]_i_41_n_0\
    );
\tmp26_reg_2870[23]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(15),
      I1 => tmp_9_3_1_i_reg_2815(15),
      I2 => tmp23_reg_2855(15),
      I3 => \tmp26_reg_2870[23]_i_38_n_0\,
      O => \tmp26_reg_2870[23]_i_42_n_0\
    );
\tmp26_reg_2870[23]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(14),
      I1 => tmp_9_3_1_i_reg_2815(14),
      I2 => tmp23_reg_2855(14),
      I3 => \tmp26_reg_2870[23]_i_39_n_0\,
      O => \tmp26_reg_2870[23]_i_43_n_0\
    );
\tmp26_reg_2870[23]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(13),
      I1 => tmp_9_3_1_i_reg_2815(13),
      I2 => tmp23_reg_2855(13),
      I3 => \tmp26_reg_2870[23]_i_40_n_0\,
      O => \tmp26_reg_2870[23]_i_44_n_0\
    );
\tmp26_reg_2870[23]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(12),
      I1 => tmp_9_3_1_i_reg_2815(12),
      I2 => tmp23_reg_2855(12),
      I3 => \tmp26_reg_2870[23]_i_41_n_0\,
      O => \tmp26_reg_2870[23]_i_45_n_0\
    );
\tmp26_reg_2870[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[23]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[23]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[23]_i_12_n_4\,
      O => \tmp26_reg_2870[23]_i_5_n_0\
    );
\tmp26_reg_2870[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_4\,
      I3 => \tmp26_reg_2870[23]_i_2_n_0\,
      O => \tmp26_reg_2870[23]_i_6_n_0\
    );
\tmp26_reg_2870[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_5\,
      I3 => \tmp26_reg_2870[23]_i_3_n_0\,
      O => \tmp26_reg_2870[23]_i_7_n_0\
    );
\tmp26_reg_2870[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_6\,
      I3 => \tmp26_reg_2870[23]_i_4_n_0\,
      O => \tmp26_reg_2870[23]_i_8_n_0\
    );
\tmp26_reg_2870[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_7\,
      I3 => \tmp26_reg_2870[23]_i_5_n_0\,
      O => \tmp26_reg_2870[23]_i_9_n_0\
    );
\tmp26_reg_2870[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(22),
      I2 => tmp_9_2_2_i_reg_2795(22),
      O => \tmp26_reg_2870[27]_i_13_n_0\
    );
\tmp26_reg_2870[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(21),
      I2 => tmp_9_2_2_i_reg_2795(21),
      O => \tmp26_reg_2870[27]_i_14_n_0\
    );
\tmp26_reg_2870[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(20),
      I2 => tmp_9_2_2_i_reg_2795(20),
      O => \tmp26_reg_2870[27]_i_15_n_0\
    );
\tmp26_reg_2870[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(19),
      I2 => tmp_9_2_2_i_reg_2795(19),
      O => \tmp26_reg_2870[27]_i_16_n_0\
    );
\tmp26_reg_2870[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(23),
      I2 => tmp_9_2_2_i_reg_2795(23),
      I3 => \tmp26_reg_2870[27]_i_13_n_0\,
      O => \tmp26_reg_2870[27]_i_17_n_0\
    );
\tmp26_reg_2870[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(22),
      I2 => tmp_9_2_2_i_reg_2795(22),
      I3 => \tmp26_reg_2870[27]_i_14_n_0\,
      O => \tmp26_reg_2870[27]_i_18_n_0\
    );
\tmp26_reg_2870[27]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(21),
      I2 => tmp_9_2_2_i_reg_2795(21),
      I3 => \tmp26_reg_2870[27]_i_15_n_0\,
      O => \tmp26_reg_2870[27]_i_19_n_0\
    );
\tmp26_reg_2870[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_5\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_5\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_5\,
      O => \tmp26_reg_2870[27]_i_2_n_0\
    );
\tmp26_reg_2870[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(20),
      I2 => tmp_9_2_2_i_reg_2795(20),
      I3 => \tmp26_reg_2870[27]_i_16_n_0\,
      O => \tmp26_reg_2870[27]_i_20_n_0\
    );
\tmp26_reg_2870[27]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(22),
      I1 => tmp_9_3_i_reg_2810(22),
      I2 => tmp_9_2_3_i_reg_2800(22),
      O => \tmp26_reg_2870[27]_i_21_n_0\
    );
\tmp26_reg_2870[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(21),
      I1 => tmp_9_3_i_reg_2810(21),
      I2 => tmp_9_2_3_i_reg_2800(21),
      O => \tmp26_reg_2870[27]_i_22_n_0\
    );
\tmp26_reg_2870[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(20),
      I1 => tmp_9_3_i_reg_2810(20),
      I2 => tmp_9_2_3_i_reg_2800(20),
      O => \tmp26_reg_2870[27]_i_23_n_0\
    );
\tmp26_reg_2870[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(19),
      I1 => tmp_9_3_i_reg_2810(19),
      I2 => tmp_9_2_3_i_reg_2800(19),
      O => \tmp26_reg_2870[27]_i_24_n_0\
    );
\tmp26_reg_2870[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(23),
      I1 => tmp_9_3_i_reg_2810(23),
      I2 => tmp_9_2_3_i_reg_2800(23),
      I3 => \tmp26_reg_2870[27]_i_21_n_0\,
      O => \tmp26_reg_2870[27]_i_25_n_0\
    );
\tmp26_reg_2870[27]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(22),
      I1 => tmp_9_3_i_reg_2810(22),
      I2 => tmp_9_2_3_i_reg_2800(22),
      I3 => \tmp26_reg_2870[27]_i_22_n_0\,
      O => \tmp26_reg_2870[27]_i_26_n_0\
    );
\tmp26_reg_2870[27]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(21),
      I1 => tmp_9_3_i_reg_2810(21),
      I2 => tmp_9_2_3_i_reg_2800(21),
      I3 => \tmp26_reg_2870[27]_i_23_n_0\,
      O => \tmp26_reg_2870[27]_i_27_n_0\
    );
\tmp26_reg_2870[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(20),
      I1 => tmp_9_3_i_reg_2810(20),
      I2 => tmp_9_2_3_i_reg_2800(20),
      I3 => \tmp26_reg_2870[27]_i_24_n_0\,
      O => \tmp26_reg_2870[27]_i_28_n_0\
    );
\tmp26_reg_2870[27]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(22),
      I1 => tmp_9_4_2_i_reg_2835(22),
      I2 => tmp_9_4_1_i_reg_2830(22),
      O => \tmp26_reg_2870[27]_i_29_n_0\
    );
\tmp26_reg_2870[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_6\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_6\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_6\,
      O => \tmp26_reg_2870[27]_i_3_n_0\
    );
\tmp26_reg_2870[27]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(21),
      I1 => tmp_9_4_2_i_reg_2835(21),
      I2 => tmp_9_4_1_i_reg_2830(21),
      O => \tmp26_reg_2870[27]_i_30_n_0\
    );
\tmp26_reg_2870[27]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(20),
      I1 => tmp_9_4_2_i_reg_2835(20),
      I2 => tmp_9_4_1_i_reg_2830(20),
      O => \tmp26_reg_2870[27]_i_31_n_0\
    );
\tmp26_reg_2870[27]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(19),
      I1 => tmp_9_4_2_i_reg_2835(19),
      I2 => tmp_9_4_1_i_reg_2830(19),
      O => \tmp26_reg_2870[27]_i_32_n_0\
    );
\tmp26_reg_2870[27]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(23),
      I1 => tmp_9_4_2_i_reg_2835(23),
      I2 => tmp_9_4_1_i_reg_2830(23),
      I3 => \tmp26_reg_2870[27]_i_29_n_0\,
      O => \tmp26_reg_2870[27]_i_33_n_0\
    );
\tmp26_reg_2870[27]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(22),
      I1 => tmp_9_4_2_i_reg_2835(22),
      I2 => tmp_9_4_1_i_reg_2830(22),
      I3 => \tmp26_reg_2870[27]_i_30_n_0\,
      O => \tmp26_reg_2870[27]_i_34_n_0\
    );
\tmp26_reg_2870[27]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(21),
      I1 => tmp_9_4_2_i_reg_2835(21),
      I2 => tmp_9_4_1_i_reg_2830(21),
      I3 => \tmp26_reg_2870[27]_i_31_n_0\,
      O => \tmp26_reg_2870[27]_i_35_n_0\
    );
\tmp26_reg_2870[27]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(20),
      I1 => tmp_9_4_2_i_reg_2835(20),
      I2 => tmp_9_4_1_i_reg_2830(20),
      I3 => \tmp26_reg_2870[27]_i_32_n_0\,
      O => \tmp26_reg_2870[27]_i_36_n_0\
    );
\tmp26_reg_2870[27]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(18),
      I1 => tmp_9_3_1_i_reg_2815(18),
      I2 => tmp23_reg_2855(18),
      O => \tmp26_reg_2870[27]_i_38_n_0\
    );
\tmp26_reg_2870[27]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(17),
      I1 => tmp_9_3_1_i_reg_2815(17),
      I2 => tmp23_reg_2855(17),
      O => \tmp26_reg_2870[27]_i_39_n_0\
    );
\tmp26_reg_2870[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_7\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_7\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_7\,
      O => \tmp26_reg_2870[27]_i_4_n_0\
    );
\tmp26_reg_2870[27]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(16),
      I1 => tmp_9_3_1_i_reg_2815(16),
      I2 => tmp23_reg_2855(16),
      O => \tmp26_reg_2870[27]_i_40_n_0\
    );
\tmp26_reg_2870[27]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(15),
      I1 => tmp_9_3_1_i_reg_2815(15),
      I2 => tmp23_reg_2855(15),
      O => \tmp26_reg_2870[27]_i_41_n_0\
    );
\tmp26_reg_2870[27]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(19),
      I1 => tmp_9_3_1_i_reg_2815(19),
      I2 => tmp23_reg_2855(19),
      I3 => \tmp26_reg_2870[27]_i_38_n_0\,
      O => \tmp26_reg_2870[27]_i_42_n_0\
    );
\tmp26_reg_2870[27]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(18),
      I1 => tmp_9_3_1_i_reg_2815(18),
      I2 => tmp23_reg_2855(18),
      I3 => \tmp26_reg_2870[27]_i_39_n_0\,
      O => \tmp26_reg_2870[27]_i_43_n_0\
    );
\tmp26_reg_2870[27]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(17),
      I1 => tmp_9_3_1_i_reg_2815(17),
      I2 => tmp23_reg_2855(17),
      I3 => \tmp26_reg_2870[27]_i_40_n_0\,
      O => \tmp26_reg_2870[27]_i_44_n_0\
    );
\tmp26_reg_2870[27]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(16),
      I1 => tmp_9_3_1_i_reg_2815(16),
      I2 => tmp23_reg_2855(16),
      I3 => \tmp26_reg_2870[27]_i_41_n_0\,
      O => \tmp26_reg_2870[27]_i_45_n_0\
    );
\tmp26_reg_2870[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[27]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[27]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[27]_i_12_n_4\,
      O => \tmp26_reg_2870[27]_i_5_n_0\
    );
\tmp26_reg_2870[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_4\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_4\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_4\,
      I3 => \tmp26_reg_2870[27]_i_2_n_0\,
      O => \tmp26_reg_2870[27]_i_6_n_0\
    );
\tmp26_reg_2870[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_5\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_5\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_5\,
      I3 => \tmp26_reg_2870[27]_i_3_n_0\,
      O => \tmp26_reg_2870[27]_i_7_n_0\
    );
\tmp26_reg_2870[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_6\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_6\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_6\,
      I3 => \tmp26_reg_2870[27]_i_4_n_0\,
      O => \tmp26_reg_2870[27]_i_8_n_0\
    );
\tmp26_reg_2870[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_7\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_7\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_7\,
      I3 => \tmp26_reg_2870[27]_i_5_n_0\,
      O => \tmp26_reg_2870[27]_i_9_n_0\
    );
\tmp26_reg_2870[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_60_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(29),
      I2 => tmp_9_2_2_i_reg_2795(29),
      O => \tmp26_reg_2870[31]_i_15_n_0\
    );
\tmp26_reg_2870[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_60_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(28),
      I2 => tmp_9_2_2_i_reg_2795(28),
      O => \tmp26_reg_2870[31]_i_16_n_0\
    );
\tmp26_reg_2870[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(27),
      I2 => tmp_9_2_2_i_reg_2795(27),
      O => \tmp26_reg_2870[31]_i_17_n_0\
    );
\tmp26_reg_2870[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_2_2_i_reg_2795(30),
      I1 => tmp_9_2_4_i_reg_2805(30),
      I2 => \tmp26_reg_2870_reg[31]_i_60_n_5\,
      I3 => tmp_9_2_4_i_reg_2805(31),
      I4 => \tmp26_reg_2870_reg[31]_i_60_n_4\,
      I5 => tmp_9_2_2_i_reg_2795(31),
      O => \tmp26_reg_2870[31]_i_18_n_0\
    );
\tmp26_reg_2870[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870[31]_i_15_n_0\,
      I1 => tmp_9_2_4_i_reg_2805(30),
      I2 => \tmp26_reg_2870_reg[31]_i_60_n_5\,
      I3 => tmp_9_2_2_i_reg_2795(30),
      O => \tmp26_reg_2870[31]_i_19_n_0\
    );
\tmp26_reg_2870[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_9_n_6\,
      I1 => \tmp26_reg_2870_reg[31]_i_10_n_6\,
      I2 => \tmp26_reg_2870_reg[31]_i_11_n_6\,
      O => \tmp26_reg_2870[31]_i_2_n_0\
    );
\tmp26_reg_2870[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_60_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(29),
      I2 => tmp_9_2_2_i_reg_2795(29),
      I3 => \tmp26_reg_2870[31]_i_16_n_0\,
      O => \tmp26_reg_2870[31]_i_20_n_0\
    );
\tmp26_reg_2870[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_60_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(28),
      I2 => tmp_9_2_2_i_reg_2795(28),
      I3 => \tmp26_reg_2870[31]_i_17_n_0\,
      O => \tmp26_reg_2870[31]_i_21_n_0\
    );
\tmp26_reg_2870[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(29),
      I1 => tmp_9_3_i_reg_2810(29),
      I2 => tmp_9_2_3_i_reg_2800(29),
      O => \tmp26_reg_2870[31]_i_22_n_0\
    );
\tmp26_reg_2870[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(28),
      I1 => tmp_9_3_i_reg_2810(28),
      I2 => tmp_9_2_3_i_reg_2800(28),
      O => \tmp26_reg_2870[31]_i_23_n_0\
    );
\tmp26_reg_2870[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(27),
      I1 => tmp_9_3_i_reg_2810(27),
      I2 => tmp_9_2_3_i_reg_2800(27),
      O => \tmp26_reg_2870[31]_i_24_n_0\
    );
\tmp26_reg_2870[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_2_3_i_reg_2800(30),
      I1 => tmp_9_3_i_reg_2810(30),
      I2 => tmp_9_3_2_i_reg_2820(30),
      I3 => tmp_9_3_i_reg_2810(31),
      I4 => tmp_9_3_2_i_reg_2820(31),
      I5 => tmp_9_2_3_i_reg_2800(31),
      O => \tmp26_reg_2870[31]_i_25_n_0\
    );
\tmp26_reg_2870[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870[31]_i_22_n_0\,
      I1 => tmp_9_3_i_reg_2810(30),
      I2 => tmp_9_3_2_i_reg_2820(30),
      I3 => tmp_9_2_3_i_reg_2800(30),
      O => \tmp26_reg_2870[31]_i_26_n_0\
    );
\tmp26_reg_2870[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(29),
      I1 => tmp_9_3_i_reg_2810(29),
      I2 => tmp_9_2_3_i_reg_2800(29),
      I3 => \tmp26_reg_2870[31]_i_23_n_0\,
      O => \tmp26_reg_2870[31]_i_27_n_0\
    );
\tmp26_reg_2870[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(28),
      I1 => tmp_9_3_i_reg_2810(28),
      I2 => tmp_9_2_3_i_reg_2800(28),
      I3 => \tmp26_reg_2870[31]_i_24_n_0\,
      O => \tmp26_reg_2870[31]_i_28_n_0\
    );
\tmp26_reg_2870[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(29),
      I1 => tmp_9_4_2_i_reg_2835(29),
      I2 => tmp_9_4_1_i_reg_2830(29),
      O => \tmp26_reg_2870[31]_i_29_n_0\
    );
\tmp26_reg_2870[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_9_n_7\,
      I1 => \tmp26_reg_2870_reg[31]_i_10_n_7\,
      I2 => \tmp26_reg_2870_reg[31]_i_11_n_7\,
      O => \tmp26_reg_2870[31]_i_3_n_0\
    );
\tmp26_reg_2870[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(28),
      I1 => tmp_9_4_2_i_reg_2835(28),
      I2 => tmp_9_4_1_i_reg_2830(28),
      O => \tmp26_reg_2870[31]_i_30_n_0\
    );
\tmp26_reg_2870[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(27),
      I1 => tmp_9_4_2_i_reg_2835(27),
      I2 => tmp_9_4_1_i_reg_2830(27),
      O => \tmp26_reg_2870[31]_i_31_n_0\
    );
\tmp26_reg_2870[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_4_1_i_reg_2830(30),
      I1 => tmp_9_4_2_i_reg_2835(30),
      I2 => tmp_9_3_3_i_reg_2825(30),
      I3 => tmp_9_4_2_i_reg_2835(31),
      I4 => tmp_9_3_3_i_reg_2825(31),
      I5 => tmp_9_4_1_i_reg_2830(31),
      O => \tmp26_reg_2870[31]_i_32_n_0\
    );
\tmp26_reg_2870[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870[31]_i_29_n_0\,
      I1 => tmp_9_4_2_i_reg_2835(30),
      I2 => tmp_9_3_3_i_reg_2825(30),
      I3 => tmp_9_4_1_i_reg_2830(30),
      O => \tmp26_reg_2870[31]_i_33_n_0\
    );
\tmp26_reg_2870[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(29),
      I1 => tmp_9_4_2_i_reg_2835(29),
      I2 => tmp_9_4_1_i_reg_2830(29),
      I3 => \tmp26_reg_2870[31]_i_30_n_0\,
      O => \tmp26_reg_2870[31]_i_34_n_0\
    );
\tmp26_reg_2870[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(28),
      I1 => tmp_9_4_2_i_reg_2835(28),
      I2 => tmp_9_4_1_i_reg_2830(28),
      I3 => \tmp26_reg_2870[31]_i_31_n_0\,
      O => \tmp26_reg_2870[31]_i_35_n_0\
    );
\tmp26_reg_2870[31]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(26),
      I2 => tmp_9_2_2_i_reg_2795(26),
      O => \tmp26_reg_2870[31]_i_36_n_0\
    );
\tmp26_reg_2870[31]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(25),
      I2 => tmp_9_2_2_i_reg_2795(25),
      O => \tmp26_reg_2870[31]_i_37_n_0\
    );
\tmp26_reg_2870[31]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(24),
      I2 => tmp_9_2_2_i_reg_2795(24),
      O => \tmp26_reg_2870[31]_i_38_n_0\
    );
\tmp26_reg_2870[31]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_62_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(23),
      I2 => tmp_9_2_2_i_reg_2795(23),
      O => \tmp26_reg_2870[31]_i_39_n_0\
    );
\tmp26_reg_2870[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_12_n_4\,
      I1 => \tmp26_reg_2870_reg[31]_i_13_n_4\,
      I2 => \tmp26_reg_2870_reg[31]_i_14_n_4\,
      O => \tmp26_reg_2870[31]_i_4_n_0\
    );
\tmp26_reg_2870[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(27),
      I2 => tmp_9_2_2_i_reg_2795(27),
      I3 => \tmp26_reg_2870[31]_i_36_n_0\,
      O => \tmp26_reg_2870[31]_i_40_n_0\
    );
\tmp26_reg_2870[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(26),
      I2 => tmp_9_2_2_i_reg_2795(26),
      I3 => \tmp26_reg_2870[31]_i_37_n_0\,
      O => \tmp26_reg_2870[31]_i_41_n_0\
    );
\tmp26_reg_2870[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(25),
      I2 => tmp_9_2_2_i_reg_2795(25),
      I3 => \tmp26_reg_2870[31]_i_38_n_0\,
      O => \tmp26_reg_2870[31]_i_42_n_0\
    );
\tmp26_reg_2870[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_61_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(24),
      I2 => tmp_9_2_2_i_reg_2795(24),
      I3 => \tmp26_reg_2870[31]_i_39_n_0\,
      O => \tmp26_reg_2870[31]_i_43_n_0\
    );
\tmp26_reg_2870[31]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(26),
      I1 => tmp_9_3_i_reg_2810(26),
      I2 => tmp_9_2_3_i_reg_2800(26),
      O => \tmp26_reg_2870[31]_i_44_n_0\
    );
\tmp26_reg_2870[31]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(25),
      I1 => tmp_9_3_i_reg_2810(25),
      I2 => tmp_9_2_3_i_reg_2800(25),
      O => \tmp26_reg_2870[31]_i_45_n_0\
    );
\tmp26_reg_2870[31]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(24),
      I1 => tmp_9_3_i_reg_2810(24),
      I2 => tmp_9_2_3_i_reg_2800(24),
      O => \tmp26_reg_2870[31]_i_46_n_0\
    );
\tmp26_reg_2870[31]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(23),
      I1 => tmp_9_3_i_reg_2810(23),
      I2 => tmp_9_2_3_i_reg_2800(23),
      O => \tmp26_reg_2870[31]_i_47_n_0\
    );
\tmp26_reg_2870[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(27),
      I1 => tmp_9_3_i_reg_2810(27),
      I2 => tmp_9_2_3_i_reg_2800(27),
      I3 => \tmp26_reg_2870[31]_i_44_n_0\,
      O => \tmp26_reg_2870[31]_i_48_n_0\
    );
\tmp26_reg_2870[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(26),
      I1 => tmp_9_3_i_reg_2810(26),
      I2 => tmp_9_2_3_i_reg_2800(26),
      I3 => \tmp26_reg_2870[31]_i_45_n_0\,
      O => \tmp26_reg_2870[31]_i_49_n_0\
    );
\tmp26_reg_2870[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_11_n_5\,
      I1 => \tmp26_reg_2870_reg[31]_i_10_n_5\,
      I2 => \tmp26_reg_2870_reg[31]_i_9_n_5\,
      I3 => \tmp26_reg_2870_reg[31]_i_10_n_4\,
      I4 => \tmp26_reg_2870_reg[31]_i_9_n_4\,
      I5 => \tmp26_reg_2870_reg[31]_i_11_n_4\,
      O => \tmp26_reg_2870[31]_i_5_n_0\
    );
\tmp26_reg_2870[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(25),
      I1 => tmp_9_3_i_reg_2810(25),
      I2 => tmp_9_2_3_i_reg_2800(25),
      I3 => \tmp26_reg_2870[31]_i_46_n_0\,
      O => \tmp26_reg_2870[31]_i_50_n_0\
    );
\tmp26_reg_2870[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(24),
      I1 => tmp_9_3_i_reg_2810(24),
      I2 => tmp_9_2_3_i_reg_2800(24),
      I3 => \tmp26_reg_2870[31]_i_47_n_0\,
      O => \tmp26_reg_2870[31]_i_51_n_0\
    );
\tmp26_reg_2870[31]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(26),
      I1 => tmp_9_4_2_i_reg_2835(26),
      I2 => tmp_9_4_1_i_reg_2830(26),
      O => \tmp26_reg_2870[31]_i_52_n_0\
    );
\tmp26_reg_2870[31]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(25),
      I1 => tmp_9_4_2_i_reg_2835(25),
      I2 => tmp_9_4_1_i_reg_2830(25),
      O => \tmp26_reg_2870[31]_i_53_n_0\
    );
\tmp26_reg_2870[31]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(24),
      I1 => tmp_9_4_2_i_reg_2835(24),
      I2 => tmp_9_4_1_i_reg_2830(24),
      O => \tmp26_reg_2870[31]_i_54_n_0\
    );
\tmp26_reg_2870[31]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(23),
      I1 => tmp_9_4_2_i_reg_2835(23),
      I2 => tmp_9_4_1_i_reg_2830(23),
      O => \tmp26_reg_2870[31]_i_55_n_0\
    );
\tmp26_reg_2870[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(27),
      I1 => tmp_9_4_2_i_reg_2835(27),
      I2 => tmp_9_4_1_i_reg_2830(27),
      I3 => \tmp26_reg_2870[31]_i_52_n_0\,
      O => \tmp26_reg_2870[31]_i_56_n_0\
    );
\tmp26_reg_2870[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(26),
      I1 => tmp_9_4_2_i_reg_2835(26),
      I2 => tmp_9_4_1_i_reg_2830(26),
      I3 => \tmp26_reg_2870[31]_i_53_n_0\,
      O => \tmp26_reg_2870[31]_i_57_n_0\
    );
\tmp26_reg_2870[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(25),
      I1 => tmp_9_4_2_i_reg_2835(25),
      I2 => tmp_9_4_1_i_reg_2830(25),
      I3 => \tmp26_reg_2870[31]_i_54_n_0\,
      O => \tmp26_reg_2870[31]_i_58_n_0\
    );
\tmp26_reg_2870[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(24),
      I1 => tmp_9_4_2_i_reg_2835(24),
      I2 => tmp_9_4_1_i_reg_2830(24),
      I3 => \tmp26_reg_2870[31]_i_55_n_0\,
      O => \tmp26_reg_2870[31]_i_59_n_0\
    );
\tmp26_reg_2870[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870[31]_i_2_n_0\,
      I1 => \tmp26_reg_2870_reg[31]_i_10_n_5\,
      I2 => \tmp26_reg_2870_reg[31]_i_9_n_5\,
      I3 => \tmp26_reg_2870_reg[31]_i_11_n_5\,
      O => \tmp26_reg_2870[31]_i_6_n_0\
    );
\tmp26_reg_2870[31]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(29),
      I1 => tmp_9_3_1_i_reg_2815(29),
      I2 => tmp23_reg_2855(29),
      O => \tmp26_reg_2870[31]_i_63_n_0\
    );
\tmp26_reg_2870[31]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(28),
      I1 => tmp_9_3_1_i_reg_2815(28),
      I2 => tmp23_reg_2855(28),
      O => \tmp26_reg_2870[31]_i_64_n_0\
    );
\tmp26_reg_2870[31]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(27),
      I1 => tmp_9_3_1_i_reg_2815(27),
      I2 => tmp23_reg_2855(27),
      O => \tmp26_reg_2870[31]_i_65_n_0\
    );
\tmp26_reg_2870[31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp23_reg_2855(30),
      I1 => tmp_9_3_1_i_reg_2815(30),
      I2 => tmp20_reg_2850(30),
      I3 => tmp_9_3_1_i_reg_2815(31),
      I4 => tmp20_reg_2850(31),
      I5 => tmp23_reg_2855(31),
      O => \tmp26_reg_2870[31]_i_66_n_0\
    );
\tmp26_reg_2870[31]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870[31]_i_63_n_0\,
      I1 => tmp_9_3_1_i_reg_2815(30),
      I2 => tmp20_reg_2850(30),
      I3 => tmp23_reg_2855(30),
      O => \tmp26_reg_2870[31]_i_67_n_0\
    );
\tmp26_reg_2870[31]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(29),
      I1 => tmp_9_3_1_i_reg_2815(29),
      I2 => tmp23_reg_2855(29),
      I3 => \tmp26_reg_2870[31]_i_64_n_0\,
      O => \tmp26_reg_2870[31]_i_68_n_0\
    );
\tmp26_reg_2870[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(28),
      I1 => tmp_9_3_1_i_reg_2815(28),
      I2 => tmp23_reg_2855(28),
      I3 => \tmp26_reg_2870[31]_i_65_n_0\,
      O => \tmp26_reg_2870[31]_i_69_n_0\
    );
\tmp26_reg_2870[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_9_n_6\,
      I1 => \tmp26_reg_2870_reg[31]_i_10_n_6\,
      I2 => \tmp26_reg_2870_reg[31]_i_11_n_6\,
      I3 => \tmp26_reg_2870[31]_i_3_n_0\,
      O => \tmp26_reg_2870[31]_i_7_n_0\
    );
\tmp26_reg_2870[31]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(26),
      I1 => tmp_9_3_1_i_reg_2815(26),
      I2 => tmp23_reg_2855(26),
      O => \tmp26_reg_2870[31]_i_70_n_0\
    );
\tmp26_reg_2870[31]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(25),
      I1 => tmp_9_3_1_i_reg_2815(25),
      I2 => tmp23_reg_2855(25),
      O => \tmp26_reg_2870[31]_i_71_n_0\
    );
\tmp26_reg_2870[31]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(24),
      I1 => tmp_9_3_1_i_reg_2815(24),
      I2 => tmp23_reg_2855(24),
      O => \tmp26_reg_2870[31]_i_72_n_0\
    );
\tmp26_reg_2870[31]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(23),
      I1 => tmp_9_3_1_i_reg_2815(23),
      I2 => tmp23_reg_2855(23),
      O => \tmp26_reg_2870[31]_i_73_n_0\
    );
\tmp26_reg_2870[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(27),
      I1 => tmp_9_3_1_i_reg_2815(27),
      I2 => tmp23_reg_2855(27),
      I3 => \tmp26_reg_2870[31]_i_70_n_0\,
      O => \tmp26_reg_2870[31]_i_74_n_0\
    );
\tmp26_reg_2870[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(26),
      I1 => tmp_9_3_1_i_reg_2815(26),
      I2 => tmp23_reg_2855(26),
      I3 => \tmp26_reg_2870[31]_i_71_n_0\,
      O => \tmp26_reg_2870[31]_i_75_n_0\
    );
\tmp26_reg_2870[31]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(25),
      I1 => tmp_9_3_1_i_reg_2815(25),
      I2 => tmp23_reg_2855(25),
      I3 => \tmp26_reg_2870[31]_i_72_n_0\,
      O => \tmp26_reg_2870[31]_i_76_n_0\
    );
\tmp26_reg_2870[31]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(24),
      I1 => tmp_9_3_1_i_reg_2815(24),
      I2 => tmp23_reg_2855(24),
      I3 => \tmp26_reg_2870[31]_i_73_n_0\,
      O => \tmp26_reg_2870[31]_i_77_n_0\
    );
\tmp26_reg_2870[31]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(22),
      I1 => tmp_9_3_1_i_reg_2815(22),
      I2 => tmp23_reg_2855(22),
      O => \tmp26_reg_2870[31]_i_78_n_0\
    );
\tmp26_reg_2870[31]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(21),
      I1 => tmp_9_3_1_i_reg_2815(21),
      I2 => tmp23_reg_2855(21),
      O => \tmp26_reg_2870[31]_i_79_n_0\
    );
\tmp26_reg_2870[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[31]_i_9_n_7\,
      I1 => \tmp26_reg_2870_reg[31]_i_10_n_7\,
      I2 => \tmp26_reg_2870_reg[31]_i_11_n_7\,
      I3 => \tmp26_reg_2870[31]_i_4_n_0\,
      O => \tmp26_reg_2870[31]_i_8_n_0\
    );
\tmp26_reg_2870[31]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(20),
      I1 => tmp_9_3_1_i_reg_2815(20),
      I2 => tmp23_reg_2855(20),
      O => \tmp26_reg_2870[31]_i_80_n_0\
    );
\tmp26_reg_2870[31]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_2850(19),
      I1 => tmp_9_3_1_i_reg_2815(19),
      I2 => tmp23_reg_2855(19),
      O => \tmp26_reg_2870[31]_i_81_n_0\
    );
\tmp26_reg_2870[31]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(23),
      I1 => tmp_9_3_1_i_reg_2815(23),
      I2 => tmp23_reg_2855(23),
      I3 => \tmp26_reg_2870[31]_i_78_n_0\,
      O => \tmp26_reg_2870[31]_i_82_n_0\
    );
\tmp26_reg_2870[31]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(22),
      I1 => tmp_9_3_1_i_reg_2815(22),
      I2 => tmp23_reg_2855(22),
      I3 => \tmp26_reg_2870[31]_i_79_n_0\,
      O => \tmp26_reg_2870[31]_i_83_n_0\
    );
\tmp26_reg_2870[31]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(21),
      I1 => tmp_9_3_1_i_reg_2815(21),
      I2 => tmp23_reg_2855(21),
      I3 => \tmp26_reg_2870[31]_i_80_n_0\,
      O => \tmp26_reg_2870[31]_i_84_n_0\
    );
\tmp26_reg_2870[31]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp20_reg_2850(20),
      I1 => tmp_9_3_1_i_reg_2815(20),
      I2 => tmp23_reg_2855(20),
      I3 => \tmp26_reg_2870[31]_i_81_n_0\,
      O => \tmp26_reg_2870[31]_i_85_n_0\
    );
\tmp26_reg_2870[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_5\,
      O => \tmp26_reg_2870[3]_i_2_n_0\
    );
\tmp26_reg_2870[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_6\,
      O => \tmp26_reg_2870[3]_i_3_n_0\
    );
\tmp26_reg_2870[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_7\,
      O => \tmp26_reg_2870[3]_i_4_n_0\
    );
\tmp26_reg_2870[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_4\,
      I3 => \tmp26_reg_2870[3]_i_2_n_0\,
      O => \tmp26_reg_2870[3]_i_5_n_0\
    );
\tmp26_reg_2870[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_5\,
      I3 => \tmp26_reg_2870[3]_i_3_n_0\,
      O => \tmp26_reg_2870[3]_i_6_n_0\
    );
\tmp26_reg_2870[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_6\,
      I3 => \tmp26_reg_2870[3]_i_4_n_0\,
      O => \tmp26_reg_2870[3]_i_7_n_0\
    );
\tmp26_reg_2870[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_7\,
      O => \tmp26_reg_2870[3]_i_8_n_0\
    );
\tmp26_reg_2870[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(2),
      I2 => tmp_9_2_2_i_reg_2795(2),
      O => \tmp26_reg_2870[7]_i_13_n_0\
    );
\tmp26_reg_2870[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(1),
      I2 => tmp_9_2_2_i_reg_2795(1),
      O => \tmp26_reg_2870[7]_i_14_n_0\
    );
\tmp26_reg_2870[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(0),
      I2 => tmp_9_2_2_i_reg_2795(0),
      O => \tmp26_reg_2870[7]_i_15_n_0\
    );
\tmp26_reg_2870[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_4\,
      I1 => tmp_9_2_4_i_reg_2805(3),
      I2 => tmp_9_2_2_i_reg_2795(3),
      I3 => \tmp26_reg_2870[7]_i_13_n_0\,
      O => \tmp26_reg_2870[7]_i_16_n_0\
    );
\tmp26_reg_2870[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_5\,
      I1 => tmp_9_2_4_i_reg_2805(2),
      I2 => tmp_9_2_2_i_reg_2795(2),
      I3 => \tmp26_reg_2870[7]_i_14_n_0\,
      O => \tmp26_reg_2870[7]_i_17_n_0\
    );
\tmp26_reg_2870[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_6\,
      I1 => tmp_9_2_4_i_reg_2805(1),
      I2 => tmp_9_2_2_i_reg_2795(1),
      I3 => \tmp26_reg_2870[7]_i_15_n_0\,
      O => \tmp26_reg_2870[7]_i_18_n_0\
    );
\tmp26_reg_2870[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_37_n_7\,
      I1 => tmp_9_2_4_i_reg_2805(0),
      I2 => tmp_9_2_2_i_reg_2795(0),
      O => \tmp26_reg_2870[7]_i_19_n_0\
    );
\tmp26_reg_2870[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_5\,
      O => \tmp26_reg_2870[7]_i_2_n_0\
    );
\tmp26_reg_2870[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(2),
      I1 => tmp_9_3_i_reg_2810(2),
      I2 => tmp_9_2_3_i_reg_2800(2),
      O => \tmp26_reg_2870[7]_i_20_n_0\
    );
\tmp26_reg_2870[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(1),
      I1 => tmp_9_3_i_reg_2810(1),
      I2 => tmp_9_2_3_i_reg_2800(1),
      O => \tmp26_reg_2870[7]_i_21_n_0\
    );
\tmp26_reg_2870[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(0),
      I1 => tmp_9_3_i_reg_2810(0),
      I2 => tmp_9_2_3_i_reg_2800(0),
      O => \tmp26_reg_2870[7]_i_22_n_0\
    );
\tmp26_reg_2870[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(3),
      I1 => tmp_9_3_i_reg_2810(3),
      I2 => tmp_9_2_3_i_reg_2800(3),
      I3 => \tmp26_reg_2870[7]_i_20_n_0\,
      O => \tmp26_reg_2870[7]_i_23_n_0\
    );
\tmp26_reg_2870[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(2),
      I1 => tmp_9_3_i_reg_2810(2),
      I2 => tmp_9_2_3_i_reg_2800(2),
      I3 => \tmp26_reg_2870[7]_i_21_n_0\,
      O => \tmp26_reg_2870[7]_i_24_n_0\
    );
\tmp26_reg_2870[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(1),
      I1 => tmp_9_3_i_reg_2810(1),
      I2 => tmp_9_2_3_i_reg_2800(1),
      I3 => \tmp26_reg_2870[7]_i_22_n_0\,
      O => \tmp26_reg_2870[7]_i_25_n_0\
    );
\tmp26_reg_2870[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_9_3_2_i_reg_2820(0),
      I1 => tmp_9_3_i_reg_2810(0),
      I2 => tmp_9_2_3_i_reg_2800(0),
      O => \tmp26_reg_2870[7]_i_26_n_0\
    );
\tmp26_reg_2870[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(2),
      I1 => tmp_9_4_2_i_reg_2835(2),
      I2 => tmp_9_4_1_i_reg_2830(2),
      O => \tmp26_reg_2870[7]_i_27_n_0\
    );
\tmp26_reg_2870[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(1),
      I1 => tmp_9_4_2_i_reg_2835(1),
      I2 => tmp_9_4_1_i_reg_2830(1),
      O => \tmp26_reg_2870[7]_i_28_n_0\
    );
\tmp26_reg_2870[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(0),
      I1 => tmp_9_4_2_i_reg_2835(0),
      I2 => tmp_9_4_1_i_reg_2830(0),
      O => \tmp26_reg_2870[7]_i_29_n_0\
    );
\tmp26_reg_2870[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_6\,
      O => \tmp26_reg_2870[7]_i_3_n_0\
    );
\tmp26_reg_2870[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(3),
      I1 => tmp_9_4_2_i_reg_2835(3),
      I2 => tmp_9_4_1_i_reg_2830(3),
      I3 => \tmp26_reg_2870[7]_i_27_n_0\,
      O => \tmp26_reg_2870[7]_i_30_n_0\
    );
\tmp26_reg_2870[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(2),
      I1 => tmp_9_4_2_i_reg_2835(2),
      I2 => tmp_9_4_1_i_reg_2830(2),
      I3 => \tmp26_reg_2870[7]_i_28_n_0\,
      O => \tmp26_reg_2870[7]_i_31_n_0\
    );
\tmp26_reg_2870[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(1),
      I1 => tmp_9_4_2_i_reg_2835(1),
      I2 => tmp_9_4_1_i_reg_2830(1),
      I3 => \tmp26_reg_2870[7]_i_29_n_0\,
      O => \tmp26_reg_2870[7]_i_32_n_0\
    );
\tmp26_reg_2870[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_9_3_3_i_reg_2825(0),
      I1 => tmp_9_4_2_i_reg_2835(0),
      I2 => tmp_9_4_1_i_reg_2830(0),
      O => \tmp26_reg_2870[7]_i_33_n_0\
    );
\tmp26_reg_2870[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_7\,
      O => \tmp26_reg_2870[7]_i_4_n_0\
    );
\tmp26_reg_2870[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[7]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[7]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[7]_i_12_n_4\,
      O => \tmp26_reg_2870[7]_i_5_n_0\
    );
\tmp26_reg_2870[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_4\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_4\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_4\,
      I3 => \tmp26_reg_2870[7]_i_2_n_0\,
      O => \tmp26_reg_2870[7]_i_6_n_0\
    );
\tmp26_reg_2870[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_5\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_5\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_5\,
      I3 => \tmp26_reg_2870[7]_i_3_n_0\,
      O => \tmp26_reg_2870[7]_i_7_n_0\
    );
\tmp26_reg_2870[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_6\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_6\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_6\,
      I3 => \tmp26_reg_2870[7]_i_4_n_0\,
      O => \tmp26_reg_2870[7]_i_8_n_0\
    );
\tmp26_reg_2870[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp26_reg_2870_reg[11]_i_10_n_7\,
      I1 => \tmp26_reg_2870_reg[11]_i_11_n_7\,
      I2 => \tmp26_reg_2870_reg[11]_i_12_n_7\,
      I3 => \tmp26_reg_2870[7]_i_5_n_0\,
      O => \tmp26_reg_2870[7]_i_9_n_0\
    );
\tmp26_reg_2870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(0),
      Q => tmp26_reg_2870(0),
      R => '0'
    );
\tmp26_reg_2870_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(10),
      Q => tmp26_reg_2870(10),
      R => '0'
    );
\tmp26_reg_2870_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(11),
      Q => tmp26_reg_2870(11),
      R => '0'
    );
\tmp26_reg_2870_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[7]_i_1_n_0\,
      CO(3) => \tmp26_reg_2870_reg[11]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[11]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[11]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[11]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[11]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[11]_i_4_n_0\,
      DI(0) => \tmp26_reg_2870[11]_i_5_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(11 downto 8),
      S(3) => \tmp26_reg_2870[11]_i_6_n_0\,
      S(2) => \tmp26_reg_2870[11]_i_7_n_0\,
      S(1) => \tmp26_reg_2870[11]_i_8_n_0\,
      S(0) => \tmp26_reg_2870[11]_i_9_n_0\
    );
\tmp26_reg_2870_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[7]_i_10_n_0\,
      CO(3) => \tmp26_reg_2870_reg[11]_i_10_n_0\,
      CO(2) => \tmp26_reg_2870_reg[11]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[11]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[11]_i_13_n_0\,
      DI(2) => \tmp26_reg_2870[11]_i_14_n_0\,
      DI(1) => \tmp26_reg_2870[11]_i_15_n_0\,
      DI(0) => \tmp26_reg_2870[11]_i_16_n_0\,
      O(3) => \tmp26_reg_2870_reg[11]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[11]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[11]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[11]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[11]_i_17_n_0\,
      S(2) => \tmp26_reg_2870[11]_i_18_n_0\,
      S(1) => \tmp26_reg_2870[11]_i_19_n_0\,
      S(0) => \tmp26_reg_2870[11]_i_20_n_0\
    );
\tmp26_reg_2870_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[7]_i_11_n_0\,
      CO(3) => \tmp26_reg_2870_reg[11]_i_11_n_0\,
      CO(2) => \tmp26_reg_2870_reg[11]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[11]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[11]_i_21_n_0\,
      DI(2) => \tmp26_reg_2870[11]_i_22_n_0\,
      DI(1) => \tmp26_reg_2870[11]_i_23_n_0\,
      DI(0) => \tmp26_reg_2870[11]_i_24_n_0\,
      O(3) => \tmp26_reg_2870_reg[11]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[11]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[11]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[11]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[11]_i_25_n_0\,
      S(2) => \tmp26_reg_2870[11]_i_26_n_0\,
      S(1) => \tmp26_reg_2870[11]_i_27_n_0\,
      S(0) => \tmp26_reg_2870[11]_i_28_n_0\
    );
\tmp26_reg_2870_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[7]_i_12_n_0\,
      CO(3) => \tmp26_reg_2870_reg[11]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[11]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[11]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[11]_i_29_n_0\,
      DI(2) => \tmp26_reg_2870[11]_i_30_n_0\,
      DI(1) => \tmp26_reg_2870[11]_i_31_n_0\,
      DI(0) => \tmp26_reg_2870[11]_i_32_n_0\,
      O(3) => \tmp26_reg_2870_reg[11]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[11]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[11]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[11]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[11]_i_33_n_0\,
      S(2) => \tmp26_reg_2870[11]_i_34_n_0\,
      S(1) => \tmp26_reg_2870[11]_i_35_n_0\,
      S(0) => \tmp26_reg_2870[11]_i_36_n_0\
    );
\tmp26_reg_2870_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp26_reg_2870_reg[11]_i_37_n_0\,
      CO(2) => \tmp26_reg_2870_reg[11]_i_37_n_1\,
      CO(1) => \tmp26_reg_2870_reg[11]_i_37_n_2\,
      CO(0) => \tmp26_reg_2870_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[11]_i_38_n_0\,
      DI(2) => \tmp26_reg_2870[11]_i_39_n_0\,
      DI(1) => \tmp26_reg_2870[11]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \tmp26_reg_2870_reg[11]_i_37_n_4\,
      O(2) => \tmp26_reg_2870_reg[11]_i_37_n_5\,
      O(1) => \tmp26_reg_2870_reg[11]_i_37_n_6\,
      O(0) => \tmp26_reg_2870_reg[11]_i_37_n_7\,
      S(3) => \tmp26_reg_2870[11]_i_41_n_0\,
      S(2) => \tmp26_reg_2870[11]_i_42_n_0\,
      S(1) => \tmp26_reg_2870[11]_i_43_n_0\,
      S(0) => \tmp26_reg_2870[11]_i_44_n_0\
    );
\tmp26_reg_2870_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(12),
      Q => tmp26_reg_2870(12),
      R => '0'
    );
\tmp26_reg_2870_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(13),
      Q => tmp26_reg_2870(13),
      R => '0'
    );
\tmp26_reg_2870_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(14),
      Q => tmp26_reg_2870(14),
      R => '0'
    );
\tmp26_reg_2870_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(15),
      Q => tmp26_reg_2870(15),
      R => '0'
    );
\tmp26_reg_2870_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[11]_i_1_n_0\,
      CO(3) => \tmp26_reg_2870_reg[15]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[15]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[15]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[15]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[15]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[15]_i_4_n_0\,
      DI(0) => \tmp26_reg_2870[15]_i_5_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(15 downto 12),
      S(3) => \tmp26_reg_2870[15]_i_6_n_0\,
      S(2) => \tmp26_reg_2870[15]_i_7_n_0\,
      S(1) => \tmp26_reg_2870[15]_i_8_n_0\,
      S(0) => \tmp26_reg_2870[15]_i_9_n_0\
    );
\tmp26_reg_2870_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[11]_i_10_n_0\,
      CO(3) => \tmp26_reg_2870_reg[15]_i_10_n_0\,
      CO(2) => \tmp26_reg_2870_reg[15]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[15]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[15]_i_13_n_0\,
      DI(2) => \tmp26_reg_2870[15]_i_14_n_0\,
      DI(1) => \tmp26_reg_2870[15]_i_15_n_0\,
      DI(0) => \tmp26_reg_2870[15]_i_16_n_0\,
      O(3) => \tmp26_reg_2870_reg[15]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[15]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[15]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[15]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[15]_i_17_n_0\,
      S(2) => \tmp26_reg_2870[15]_i_18_n_0\,
      S(1) => \tmp26_reg_2870[15]_i_19_n_0\,
      S(0) => \tmp26_reg_2870[15]_i_20_n_0\
    );
\tmp26_reg_2870_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[11]_i_11_n_0\,
      CO(3) => \tmp26_reg_2870_reg[15]_i_11_n_0\,
      CO(2) => \tmp26_reg_2870_reg[15]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[15]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[15]_i_21_n_0\,
      DI(2) => \tmp26_reg_2870[15]_i_22_n_0\,
      DI(1) => \tmp26_reg_2870[15]_i_23_n_0\,
      DI(0) => \tmp26_reg_2870[15]_i_24_n_0\,
      O(3) => \tmp26_reg_2870_reg[15]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[15]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[15]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[15]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[15]_i_25_n_0\,
      S(2) => \tmp26_reg_2870[15]_i_26_n_0\,
      S(1) => \tmp26_reg_2870[15]_i_27_n_0\,
      S(0) => \tmp26_reg_2870[15]_i_28_n_0\
    );
\tmp26_reg_2870_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[11]_i_12_n_0\,
      CO(3) => \tmp26_reg_2870_reg[15]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[15]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[15]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[15]_i_29_n_0\,
      DI(2) => \tmp26_reg_2870[15]_i_30_n_0\,
      DI(1) => \tmp26_reg_2870[15]_i_31_n_0\,
      DI(0) => \tmp26_reg_2870[15]_i_32_n_0\,
      O(3) => \tmp26_reg_2870_reg[15]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[15]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[15]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[15]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[15]_i_33_n_0\,
      S(2) => \tmp26_reg_2870[15]_i_34_n_0\,
      S(1) => \tmp26_reg_2870[15]_i_35_n_0\,
      S(0) => \tmp26_reg_2870[15]_i_36_n_0\
    );
\tmp26_reg_2870_reg[15]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[11]_i_37_n_0\,
      CO(3) => \tmp26_reg_2870_reg[15]_i_37_n_0\,
      CO(2) => \tmp26_reg_2870_reg[15]_i_37_n_1\,
      CO(1) => \tmp26_reg_2870_reg[15]_i_37_n_2\,
      CO(0) => \tmp26_reg_2870_reg[15]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[15]_i_38_n_0\,
      DI(2) => \tmp26_reg_2870[15]_i_39_n_0\,
      DI(1) => \tmp26_reg_2870[15]_i_40_n_0\,
      DI(0) => \tmp26_reg_2870[15]_i_41_n_0\,
      O(3) => \tmp26_reg_2870_reg[15]_i_37_n_4\,
      O(2) => \tmp26_reg_2870_reg[15]_i_37_n_5\,
      O(1) => \tmp26_reg_2870_reg[15]_i_37_n_6\,
      O(0) => \tmp26_reg_2870_reg[15]_i_37_n_7\,
      S(3) => \tmp26_reg_2870[15]_i_42_n_0\,
      S(2) => \tmp26_reg_2870[15]_i_43_n_0\,
      S(1) => \tmp26_reg_2870[15]_i_44_n_0\,
      S(0) => \tmp26_reg_2870[15]_i_45_n_0\
    );
\tmp26_reg_2870_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(16),
      Q => tmp26_reg_2870(16),
      R => '0'
    );
\tmp26_reg_2870_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(17),
      Q => tmp26_reg_2870(17),
      R => '0'
    );
\tmp26_reg_2870_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(18),
      Q => tmp26_reg_2870(18),
      R => '0'
    );
\tmp26_reg_2870_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(19),
      Q => tmp26_reg_2870(19),
      R => '0'
    );
\tmp26_reg_2870_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[15]_i_1_n_0\,
      CO(3) => \tmp26_reg_2870_reg[19]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[19]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[19]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[19]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[19]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[19]_i_4_n_0\,
      DI(0) => \tmp26_reg_2870[19]_i_5_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(19 downto 16),
      S(3) => \tmp26_reg_2870[19]_i_6_n_0\,
      S(2) => \tmp26_reg_2870[19]_i_7_n_0\,
      S(1) => \tmp26_reg_2870[19]_i_8_n_0\,
      S(0) => \tmp26_reg_2870[19]_i_9_n_0\
    );
\tmp26_reg_2870_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[15]_i_10_n_0\,
      CO(3) => \tmp26_reg_2870_reg[19]_i_10_n_0\,
      CO(2) => \tmp26_reg_2870_reg[19]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[19]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[19]_i_13_n_0\,
      DI(2) => \tmp26_reg_2870[19]_i_14_n_0\,
      DI(1) => \tmp26_reg_2870[19]_i_15_n_0\,
      DI(0) => \tmp26_reg_2870[19]_i_16_n_0\,
      O(3) => \tmp26_reg_2870_reg[19]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[19]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[19]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[19]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[19]_i_17_n_0\,
      S(2) => \tmp26_reg_2870[19]_i_18_n_0\,
      S(1) => \tmp26_reg_2870[19]_i_19_n_0\,
      S(0) => \tmp26_reg_2870[19]_i_20_n_0\
    );
\tmp26_reg_2870_reg[19]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[15]_i_11_n_0\,
      CO(3) => \tmp26_reg_2870_reg[19]_i_11_n_0\,
      CO(2) => \tmp26_reg_2870_reg[19]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[19]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[19]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[19]_i_21_n_0\,
      DI(2) => \tmp26_reg_2870[19]_i_22_n_0\,
      DI(1) => \tmp26_reg_2870[19]_i_23_n_0\,
      DI(0) => \tmp26_reg_2870[19]_i_24_n_0\,
      O(3) => \tmp26_reg_2870_reg[19]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[19]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[19]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[19]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[19]_i_25_n_0\,
      S(2) => \tmp26_reg_2870[19]_i_26_n_0\,
      S(1) => \tmp26_reg_2870[19]_i_27_n_0\,
      S(0) => \tmp26_reg_2870[19]_i_28_n_0\
    );
\tmp26_reg_2870_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[15]_i_12_n_0\,
      CO(3) => \tmp26_reg_2870_reg[19]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[19]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[19]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[19]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[19]_i_29_n_0\,
      DI(2) => \tmp26_reg_2870[19]_i_30_n_0\,
      DI(1) => \tmp26_reg_2870[19]_i_31_n_0\,
      DI(0) => \tmp26_reg_2870[19]_i_32_n_0\,
      O(3) => \tmp26_reg_2870_reg[19]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[19]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[19]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[19]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[19]_i_33_n_0\,
      S(2) => \tmp26_reg_2870[19]_i_34_n_0\,
      S(1) => \tmp26_reg_2870[19]_i_35_n_0\,
      S(0) => \tmp26_reg_2870[19]_i_36_n_0\
    );
\tmp26_reg_2870_reg[19]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[15]_i_37_n_0\,
      CO(3) => \tmp26_reg_2870_reg[19]_i_37_n_0\,
      CO(2) => \tmp26_reg_2870_reg[19]_i_37_n_1\,
      CO(1) => \tmp26_reg_2870_reg[19]_i_37_n_2\,
      CO(0) => \tmp26_reg_2870_reg[19]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[19]_i_38_n_0\,
      DI(2) => \tmp26_reg_2870[19]_i_39_n_0\,
      DI(1) => \tmp26_reg_2870[19]_i_40_n_0\,
      DI(0) => \tmp26_reg_2870[19]_i_41_n_0\,
      O(3) => \tmp26_reg_2870_reg[19]_i_37_n_4\,
      O(2) => \tmp26_reg_2870_reg[19]_i_37_n_5\,
      O(1) => \tmp26_reg_2870_reg[19]_i_37_n_6\,
      O(0) => \tmp26_reg_2870_reg[19]_i_37_n_7\,
      S(3) => \tmp26_reg_2870[19]_i_42_n_0\,
      S(2) => \tmp26_reg_2870[19]_i_43_n_0\,
      S(1) => \tmp26_reg_2870[19]_i_44_n_0\,
      S(0) => \tmp26_reg_2870[19]_i_45_n_0\
    );
\tmp26_reg_2870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(1),
      Q => tmp26_reg_2870(1),
      R => '0'
    );
\tmp26_reg_2870_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(20),
      Q => tmp26_reg_2870(20),
      R => '0'
    );
\tmp26_reg_2870_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(21),
      Q => tmp26_reg_2870(21),
      R => '0'
    );
\tmp26_reg_2870_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(22),
      Q => tmp26_reg_2870(22),
      R => '0'
    );
\tmp26_reg_2870_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(23),
      Q => tmp26_reg_2870(23),
      R => '0'
    );
\tmp26_reg_2870_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[19]_i_1_n_0\,
      CO(3) => \tmp26_reg_2870_reg[23]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[23]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[23]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[23]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[23]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[23]_i_4_n_0\,
      DI(0) => \tmp26_reg_2870[23]_i_5_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(23 downto 20),
      S(3) => \tmp26_reg_2870[23]_i_6_n_0\,
      S(2) => \tmp26_reg_2870[23]_i_7_n_0\,
      S(1) => \tmp26_reg_2870[23]_i_8_n_0\,
      S(0) => \tmp26_reg_2870[23]_i_9_n_0\
    );
\tmp26_reg_2870_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[19]_i_10_n_0\,
      CO(3) => \tmp26_reg_2870_reg[23]_i_10_n_0\,
      CO(2) => \tmp26_reg_2870_reg[23]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[23]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[23]_i_13_n_0\,
      DI(2) => \tmp26_reg_2870[23]_i_14_n_0\,
      DI(1) => \tmp26_reg_2870[23]_i_15_n_0\,
      DI(0) => \tmp26_reg_2870[23]_i_16_n_0\,
      O(3) => \tmp26_reg_2870_reg[23]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[23]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[23]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[23]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[23]_i_17_n_0\,
      S(2) => \tmp26_reg_2870[23]_i_18_n_0\,
      S(1) => \tmp26_reg_2870[23]_i_19_n_0\,
      S(0) => \tmp26_reg_2870[23]_i_20_n_0\
    );
\tmp26_reg_2870_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[19]_i_11_n_0\,
      CO(3) => \tmp26_reg_2870_reg[23]_i_11_n_0\,
      CO(2) => \tmp26_reg_2870_reg[23]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[23]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[23]_i_21_n_0\,
      DI(2) => \tmp26_reg_2870[23]_i_22_n_0\,
      DI(1) => \tmp26_reg_2870[23]_i_23_n_0\,
      DI(0) => \tmp26_reg_2870[23]_i_24_n_0\,
      O(3) => \tmp26_reg_2870_reg[23]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[23]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[23]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[23]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[23]_i_25_n_0\,
      S(2) => \tmp26_reg_2870[23]_i_26_n_0\,
      S(1) => \tmp26_reg_2870[23]_i_27_n_0\,
      S(0) => \tmp26_reg_2870[23]_i_28_n_0\
    );
\tmp26_reg_2870_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[19]_i_12_n_0\,
      CO(3) => \tmp26_reg_2870_reg[23]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[23]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[23]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[23]_i_29_n_0\,
      DI(2) => \tmp26_reg_2870[23]_i_30_n_0\,
      DI(1) => \tmp26_reg_2870[23]_i_31_n_0\,
      DI(0) => \tmp26_reg_2870[23]_i_32_n_0\,
      O(3) => \tmp26_reg_2870_reg[23]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[23]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[23]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[23]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[23]_i_33_n_0\,
      S(2) => \tmp26_reg_2870[23]_i_34_n_0\,
      S(1) => \tmp26_reg_2870[23]_i_35_n_0\,
      S(0) => \tmp26_reg_2870[23]_i_36_n_0\
    );
\tmp26_reg_2870_reg[23]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[19]_i_37_n_0\,
      CO(3) => \tmp26_reg_2870_reg[23]_i_37_n_0\,
      CO(2) => \tmp26_reg_2870_reg[23]_i_37_n_1\,
      CO(1) => \tmp26_reg_2870_reg[23]_i_37_n_2\,
      CO(0) => \tmp26_reg_2870_reg[23]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[23]_i_38_n_0\,
      DI(2) => \tmp26_reg_2870[23]_i_39_n_0\,
      DI(1) => \tmp26_reg_2870[23]_i_40_n_0\,
      DI(0) => \tmp26_reg_2870[23]_i_41_n_0\,
      O(3) => \tmp26_reg_2870_reg[23]_i_37_n_4\,
      O(2) => \tmp26_reg_2870_reg[23]_i_37_n_5\,
      O(1) => \tmp26_reg_2870_reg[23]_i_37_n_6\,
      O(0) => \tmp26_reg_2870_reg[23]_i_37_n_7\,
      S(3) => \tmp26_reg_2870[23]_i_42_n_0\,
      S(2) => \tmp26_reg_2870[23]_i_43_n_0\,
      S(1) => \tmp26_reg_2870[23]_i_44_n_0\,
      S(0) => \tmp26_reg_2870[23]_i_45_n_0\
    );
\tmp26_reg_2870_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(24),
      Q => tmp26_reg_2870(24),
      R => '0'
    );
\tmp26_reg_2870_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(25),
      Q => tmp26_reg_2870(25),
      R => '0'
    );
\tmp26_reg_2870_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(26),
      Q => tmp26_reg_2870(26),
      R => '0'
    );
\tmp26_reg_2870_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(27),
      Q => tmp26_reg_2870(27),
      R => '0'
    );
\tmp26_reg_2870_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[23]_i_1_n_0\,
      CO(3) => \tmp26_reg_2870_reg[27]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[27]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[27]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[27]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[27]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[27]_i_4_n_0\,
      DI(0) => \tmp26_reg_2870[27]_i_5_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(27 downto 24),
      S(3) => \tmp26_reg_2870[27]_i_6_n_0\,
      S(2) => \tmp26_reg_2870[27]_i_7_n_0\,
      S(1) => \tmp26_reg_2870[27]_i_8_n_0\,
      S(0) => \tmp26_reg_2870[27]_i_9_n_0\
    );
\tmp26_reg_2870_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[23]_i_10_n_0\,
      CO(3) => \tmp26_reg_2870_reg[27]_i_10_n_0\,
      CO(2) => \tmp26_reg_2870_reg[27]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[27]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[27]_i_13_n_0\,
      DI(2) => \tmp26_reg_2870[27]_i_14_n_0\,
      DI(1) => \tmp26_reg_2870[27]_i_15_n_0\,
      DI(0) => \tmp26_reg_2870[27]_i_16_n_0\,
      O(3) => \tmp26_reg_2870_reg[27]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[27]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[27]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[27]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[27]_i_17_n_0\,
      S(2) => \tmp26_reg_2870[27]_i_18_n_0\,
      S(1) => \tmp26_reg_2870[27]_i_19_n_0\,
      S(0) => \tmp26_reg_2870[27]_i_20_n_0\
    );
\tmp26_reg_2870_reg[27]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[23]_i_11_n_0\,
      CO(3) => \tmp26_reg_2870_reg[27]_i_11_n_0\,
      CO(2) => \tmp26_reg_2870_reg[27]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[27]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[27]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[27]_i_21_n_0\,
      DI(2) => \tmp26_reg_2870[27]_i_22_n_0\,
      DI(1) => \tmp26_reg_2870[27]_i_23_n_0\,
      DI(0) => \tmp26_reg_2870[27]_i_24_n_0\,
      O(3) => \tmp26_reg_2870_reg[27]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[27]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[27]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[27]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[27]_i_25_n_0\,
      S(2) => \tmp26_reg_2870[27]_i_26_n_0\,
      S(1) => \tmp26_reg_2870[27]_i_27_n_0\,
      S(0) => \tmp26_reg_2870[27]_i_28_n_0\
    );
\tmp26_reg_2870_reg[27]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[23]_i_12_n_0\,
      CO(3) => \tmp26_reg_2870_reg[27]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[27]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[27]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[27]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[27]_i_29_n_0\,
      DI(2) => \tmp26_reg_2870[27]_i_30_n_0\,
      DI(1) => \tmp26_reg_2870[27]_i_31_n_0\,
      DI(0) => \tmp26_reg_2870[27]_i_32_n_0\,
      O(3) => \tmp26_reg_2870_reg[27]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[27]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[27]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[27]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[27]_i_33_n_0\,
      S(2) => \tmp26_reg_2870[27]_i_34_n_0\,
      S(1) => \tmp26_reg_2870[27]_i_35_n_0\,
      S(0) => \tmp26_reg_2870[27]_i_36_n_0\
    );
\tmp26_reg_2870_reg[27]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[23]_i_37_n_0\,
      CO(3) => \tmp26_reg_2870_reg[27]_i_37_n_0\,
      CO(2) => \tmp26_reg_2870_reg[27]_i_37_n_1\,
      CO(1) => \tmp26_reg_2870_reg[27]_i_37_n_2\,
      CO(0) => \tmp26_reg_2870_reg[27]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[27]_i_38_n_0\,
      DI(2) => \tmp26_reg_2870[27]_i_39_n_0\,
      DI(1) => \tmp26_reg_2870[27]_i_40_n_0\,
      DI(0) => \tmp26_reg_2870[27]_i_41_n_0\,
      O(3) => \tmp26_reg_2870_reg[27]_i_37_n_4\,
      O(2) => \tmp26_reg_2870_reg[27]_i_37_n_5\,
      O(1) => \tmp26_reg_2870_reg[27]_i_37_n_6\,
      O(0) => \tmp26_reg_2870_reg[27]_i_37_n_7\,
      S(3) => \tmp26_reg_2870[27]_i_42_n_0\,
      S(2) => \tmp26_reg_2870[27]_i_43_n_0\,
      S(1) => \tmp26_reg_2870[27]_i_44_n_0\,
      S(0) => \tmp26_reg_2870[27]_i_45_n_0\
    );
\tmp26_reg_2870_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(28),
      Q => tmp26_reg_2870(28),
      R => '0'
    );
\tmp26_reg_2870_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(29),
      Q => tmp26_reg_2870(29),
      R => '0'
    );
\tmp26_reg_2870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(2),
      Q => tmp26_reg_2870(2),
      R => '0'
    );
\tmp26_reg_2870_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(30),
      Q => tmp26_reg_2870(30),
      R => '0'
    );
\tmp26_reg_2870_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(31),
      Q => tmp26_reg_2870(31),
      R => '0'
    );
\tmp26_reg_2870_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp26_reg_2870_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp26_reg_2870_reg[31]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp26_reg_2870[31]_i_2_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_3_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_4_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(31 downto 28),
      S(3) => \tmp26_reg_2870[31]_i_5_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_6_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_7_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_8_n_0\
    );
\tmp26_reg_2870_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[31]_i_13_n_0\,
      CO(3) => \NLW_tmp26_reg_2870_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \tmp26_reg_2870_reg[31]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp26_reg_2870[31]_i_22_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_23_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_24_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_25_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_26_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_27_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_28_n_0\
    );
\tmp26_reg_2870_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[31]_i_14_n_0\,
      CO(3) => \NLW_tmp26_reg_2870_reg[31]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \tmp26_reg_2870_reg[31]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp26_reg_2870[31]_i_29_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_30_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_31_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_32_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_33_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_34_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_35_n_0\
    );
\tmp26_reg_2870_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[27]_i_10_n_0\,
      CO(3) => \tmp26_reg_2870_reg[31]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[31]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[31]_i_36_n_0\,
      DI(2) => \tmp26_reg_2870[31]_i_37_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_38_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_39_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_40_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_41_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_42_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_43_n_0\
    );
\tmp26_reg_2870_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[27]_i_11_n_0\,
      CO(3) => \tmp26_reg_2870_reg[31]_i_13_n_0\,
      CO(2) => \tmp26_reg_2870_reg[31]_i_13_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_13_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[31]_i_44_n_0\,
      DI(2) => \tmp26_reg_2870[31]_i_45_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_46_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_47_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_13_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_13_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_13_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_13_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_48_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_49_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_50_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_51_n_0\
    );
\tmp26_reg_2870_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[27]_i_12_n_0\,
      CO(3) => \tmp26_reg_2870_reg[31]_i_14_n_0\,
      CO(2) => \tmp26_reg_2870_reg[31]_i_14_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_14_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[31]_i_52_n_0\,
      DI(2) => \tmp26_reg_2870[31]_i_53_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_54_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_55_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_14_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_14_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_14_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_14_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_56_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_57_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_58_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_59_n_0\
    );
\tmp26_reg_2870_reg[31]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[31]_i_61_n_0\,
      CO(3) => \NLW_tmp26_reg_2870_reg[31]_i_60_CO_UNCONNECTED\(3),
      CO(2) => \tmp26_reg_2870_reg[31]_i_60_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_60_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp26_reg_2870[31]_i_63_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_64_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_65_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_60_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_60_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_60_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_60_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_66_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_67_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_68_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_69_n_0\
    );
\tmp26_reg_2870_reg[31]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[31]_i_62_n_0\,
      CO(3) => \tmp26_reg_2870_reg[31]_i_61_n_0\,
      CO(2) => \tmp26_reg_2870_reg[31]_i_61_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_61_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[31]_i_70_n_0\,
      DI(2) => \tmp26_reg_2870[31]_i_71_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_72_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_73_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_61_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_61_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_61_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_61_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_74_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_75_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_76_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_77_n_0\
    );
\tmp26_reg_2870_reg[31]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[27]_i_37_n_0\,
      CO(3) => \tmp26_reg_2870_reg[31]_i_62_n_0\,
      CO(2) => \tmp26_reg_2870_reg[31]_i_62_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_62_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[31]_i_78_n_0\,
      DI(2) => \tmp26_reg_2870[31]_i_79_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_80_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_81_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_62_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_62_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_62_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_62_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_82_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_83_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_84_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_85_n_0\
    );
\tmp26_reg_2870_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[31]_i_12_n_0\,
      CO(3) => \NLW_tmp26_reg_2870_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \tmp26_reg_2870_reg[31]_i_9_n_1\,
      CO(1) => \tmp26_reg_2870_reg[31]_i_9_n_2\,
      CO(0) => \tmp26_reg_2870_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp26_reg_2870[31]_i_15_n_0\,
      DI(1) => \tmp26_reg_2870[31]_i_16_n_0\,
      DI(0) => \tmp26_reg_2870[31]_i_17_n_0\,
      O(3) => \tmp26_reg_2870_reg[31]_i_9_n_4\,
      O(2) => \tmp26_reg_2870_reg[31]_i_9_n_5\,
      O(1) => \tmp26_reg_2870_reg[31]_i_9_n_6\,
      O(0) => \tmp26_reg_2870_reg[31]_i_9_n_7\,
      S(3) => \tmp26_reg_2870[31]_i_18_n_0\,
      S(2) => \tmp26_reg_2870[31]_i_19_n_0\,
      S(1) => \tmp26_reg_2870[31]_i_20_n_0\,
      S(0) => \tmp26_reg_2870[31]_i_21_n_0\
    );
\tmp26_reg_2870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(3),
      Q => tmp26_reg_2870(3),
      R => '0'
    );
\tmp26_reg_2870_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp26_reg_2870_reg[3]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[3]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[3]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[3]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[3]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp26_fu_2146_p2(3 downto 0),
      S(3) => \tmp26_reg_2870[3]_i_5_n_0\,
      S(2) => \tmp26_reg_2870[3]_i_6_n_0\,
      S(1) => \tmp26_reg_2870[3]_i_7_n_0\,
      S(0) => \tmp26_reg_2870[3]_i_8_n_0\
    );
\tmp26_reg_2870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(4),
      Q => tmp26_reg_2870(4),
      R => '0'
    );
\tmp26_reg_2870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(5),
      Q => tmp26_reg_2870(5),
      R => '0'
    );
\tmp26_reg_2870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(6),
      Q => tmp26_reg_2870(6),
      R => '0'
    );
\tmp26_reg_2870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(7),
      Q => tmp26_reg_2870(7),
      R => '0'
    );
\tmp26_reg_2870_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp26_reg_2870_reg[3]_i_1_n_0\,
      CO(3) => \tmp26_reg_2870_reg[7]_i_1_n_0\,
      CO(2) => \tmp26_reg_2870_reg[7]_i_1_n_1\,
      CO(1) => \tmp26_reg_2870_reg[7]_i_1_n_2\,
      CO(0) => \tmp26_reg_2870_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[7]_i_2_n_0\,
      DI(2) => \tmp26_reg_2870[7]_i_3_n_0\,
      DI(1) => \tmp26_reg_2870[7]_i_4_n_0\,
      DI(0) => \tmp26_reg_2870[7]_i_5_n_0\,
      O(3 downto 0) => tmp26_fu_2146_p2(7 downto 4),
      S(3) => \tmp26_reg_2870[7]_i_6_n_0\,
      S(2) => \tmp26_reg_2870[7]_i_7_n_0\,
      S(1) => \tmp26_reg_2870[7]_i_8_n_0\,
      S(0) => \tmp26_reg_2870[7]_i_9_n_0\
    );
\tmp26_reg_2870_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp26_reg_2870_reg[7]_i_10_n_0\,
      CO(2) => \tmp26_reg_2870_reg[7]_i_10_n_1\,
      CO(1) => \tmp26_reg_2870_reg[7]_i_10_n_2\,
      CO(0) => \tmp26_reg_2870_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[7]_i_13_n_0\,
      DI(2) => \tmp26_reg_2870[7]_i_14_n_0\,
      DI(1) => \tmp26_reg_2870[7]_i_15_n_0\,
      DI(0) => '0',
      O(3) => \tmp26_reg_2870_reg[7]_i_10_n_4\,
      O(2) => \tmp26_reg_2870_reg[7]_i_10_n_5\,
      O(1) => \tmp26_reg_2870_reg[7]_i_10_n_6\,
      O(0) => \tmp26_reg_2870_reg[7]_i_10_n_7\,
      S(3) => \tmp26_reg_2870[7]_i_16_n_0\,
      S(2) => \tmp26_reg_2870[7]_i_17_n_0\,
      S(1) => \tmp26_reg_2870[7]_i_18_n_0\,
      S(0) => \tmp26_reg_2870[7]_i_19_n_0\
    );
\tmp26_reg_2870_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp26_reg_2870_reg[7]_i_11_n_0\,
      CO(2) => \tmp26_reg_2870_reg[7]_i_11_n_1\,
      CO(1) => \tmp26_reg_2870_reg[7]_i_11_n_2\,
      CO(0) => \tmp26_reg_2870_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[7]_i_20_n_0\,
      DI(2) => \tmp26_reg_2870[7]_i_21_n_0\,
      DI(1) => \tmp26_reg_2870[7]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \tmp26_reg_2870_reg[7]_i_11_n_4\,
      O(2) => \tmp26_reg_2870_reg[7]_i_11_n_5\,
      O(1) => \tmp26_reg_2870_reg[7]_i_11_n_6\,
      O(0) => \tmp26_reg_2870_reg[7]_i_11_n_7\,
      S(3) => \tmp26_reg_2870[7]_i_23_n_0\,
      S(2) => \tmp26_reg_2870[7]_i_24_n_0\,
      S(1) => \tmp26_reg_2870[7]_i_25_n_0\,
      S(0) => \tmp26_reg_2870[7]_i_26_n_0\
    );
\tmp26_reg_2870_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp26_reg_2870_reg[7]_i_12_n_0\,
      CO(2) => \tmp26_reg_2870_reg[7]_i_12_n_1\,
      CO(1) => \tmp26_reg_2870_reg[7]_i_12_n_2\,
      CO(0) => \tmp26_reg_2870_reg[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp26_reg_2870[7]_i_27_n_0\,
      DI(2) => \tmp26_reg_2870[7]_i_28_n_0\,
      DI(1) => \tmp26_reg_2870[7]_i_29_n_0\,
      DI(0) => '0',
      O(3) => \tmp26_reg_2870_reg[7]_i_12_n_4\,
      O(2) => \tmp26_reg_2870_reg[7]_i_12_n_5\,
      O(1) => \tmp26_reg_2870_reg[7]_i_12_n_6\,
      O(0) => \tmp26_reg_2870_reg[7]_i_12_n_7\,
      S(3) => \tmp26_reg_2870[7]_i_30_n_0\,
      S(2) => \tmp26_reg_2870[7]_i_31_n_0\,
      S(1) => \tmp26_reg_2870[7]_i_32_n_0\,
      S(0) => \tmp26_reg_2870[7]_i_33_n_0\
    );
\tmp26_reg_2870_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(8),
      Q => tmp26_reg_2870(8),
      R => '0'
    );
\tmp26_reg_2870_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp26_fu_2146_p2(9),
      Q => tmp26_reg_2870(9),
      R => '0'
    );
\tmp2_reg_2845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(0),
      Q => tmp2_reg_2845(0),
      R => '0'
    );
\tmp2_reg_2845_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(10),
      Q => tmp2_reg_2845(10),
      R => '0'
    );
\tmp2_reg_2845_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(11),
      Q => tmp2_reg_2845(11),
      R => '0'
    );
\tmp2_reg_2845_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(12),
      Q => tmp2_reg_2845(12),
      R => '0'
    );
\tmp2_reg_2845_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(13),
      Q => tmp2_reg_2845(13),
      R => '0'
    );
\tmp2_reg_2845_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(14),
      Q => tmp2_reg_2845(14),
      R => '0'
    );
\tmp2_reg_2845_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(15),
      Q => tmp2_reg_2845(15),
      R => '0'
    );
\tmp2_reg_2845_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(16),
      Q => tmp2_reg_2845(16),
      R => '0'
    );
\tmp2_reg_2845_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(17),
      Q => tmp2_reg_2845(17),
      R => '0'
    );
\tmp2_reg_2845_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(18),
      Q => tmp2_reg_2845(18),
      R => '0'
    );
\tmp2_reg_2845_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(19),
      Q => tmp2_reg_2845(19),
      R => '0'
    );
\tmp2_reg_2845_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(1),
      Q => tmp2_reg_2845(1),
      R => '0'
    );
\tmp2_reg_2845_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(20),
      Q => tmp2_reg_2845(20),
      R => '0'
    );
\tmp2_reg_2845_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(21),
      Q => tmp2_reg_2845(21),
      R => '0'
    );
\tmp2_reg_2845_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(22),
      Q => tmp2_reg_2845(22),
      R => '0'
    );
\tmp2_reg_2845_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(23),
      Q => tmp2_reg_2845(23),
      R => '0'
    );
\tmp2_reg_2845_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(24),
      Q => tmp2_reg_2845(24),
      R => '0'
    );
\tmp2_reg_2845_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(25),
      Q => tmp2_reg_2845(25),
      R => '0'
    );
\tmp2_reg_2845_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(26),
      Q => tmp2_reg_2845(26),
      R => '0'
    );
\tmp2_reg_2845_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(27),
      Q => tmp2_reg_2845(27),
      R => '0'
    );
\tmp2_reg_2845_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(28),
      Q => tmp2_reg_2845(28),
      R => '0'
    );
\tmp2_reg_2845_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(29),
      Q => tmp2_reg_2845(29),
      R => '0'
    );
\tmp2_reg_2845_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(2),
      Q => tmp2_reg_2845(2),
      R => '0'
    );
\tmp2_reg_2845_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(30),
      Q => tmp2_reg_2845(30),
      R => '0'
    );
\tmp2_reg_2845_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(31),
      Q => tmp2_reg_2845(31),
      R => '0'
    );
\tmp2_reg_2845_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(3),
      Q => tmp2_reg_2845(3),
      R => '0'
    );
\tmp2_reg_2845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(4),
      Q => tmp2_reg_2845(4),
      R => '0'
    );
\tmp2_reg_2845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(5),
      Q => tmp2_reg_2845(5),
      R => '0'
    );
\tmp2_reg_2845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(6),
      Q => tmp2_reg_2845(6),
      R => '0'
    );
\tmp2_reg_2845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(7),
      Q => tmp2_reg_2845(7),
      R => '0'
    );
\tmp2_reg_2845_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(8),
      Q => tmp2_reg_2845(8),
      R => '0'
    );
\tmp2_reg_2845_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp2_fu_2047_p2(9),
      Q => tmp2_reg_2845(9),
      R => '0'
    );
\tmp5_reg_2840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(0),
      Q => tmp5_reg_2840(0),
      R => '0'
    );
\tmp5_reg_2840_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(10),
      Q => tmp5_reg_2840(10),
      R => '0'
    );
\tmp5_reg_2840_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(11),
      Q => tmp5_reg_2840(11),
      R => '0'
    );
\tmp5_reg_2840_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(12),
      Q => tmp5_reg_2840(12),
      R => '0'
    );
\tmp5_reg_2840_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(13),
      Q => tmp5_reg_2840(13),
      R => '0'
    );
\tmp5_reg_2840_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(14),
      Q => tmp5_reg_2840(14),
      R => '0'
    );
\tmp5_reg_2840_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(15),
      Q => tmp5_reg_2840(15),
      R => '0'
    );
\tmp5_reg_2840_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(16),
      Q => tmp5_reg_2840(16),
      R => '0'
    );
\tmp5_reg_2840_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(17),
      Q => tmp5_reg_2840(17),
      R => '0'
    );
\tmp5_reg_2840_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(18),
      Q => tmp5_reg_2840(18),
      R => '0'
    );
\tmp5_reg_2840_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(19),
      Q => tmp5_reg_2840(19),
      R => '0'
    );
\tmp5_reg_2840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(1),
      Q => tmp5_reg_2840(1),
      R => '0'
    );
\tmp5_reg_2840_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(20),
      Q => tmp5_reg_2840(20),
      R => '0'
    );
\tmp5_reg_2840_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(21),
      Q => tmp5_reg_2840(21),
      R => '0'
    );
\tmp5_reg_2840_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(22),
      Q => tmp5_reg_2840(22),
      R => '0'
    );
\tmp5_reg_2840_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(23),
      Q => tmp5_reg_2840(23),
      R => '0'
    );
\tmp5_reg_2840_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(24),
      Q => tmp5_reg_2840(24),
      R => '0'
    );
\tmp5_reg_2840_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(25),
      Q => tmp5_reg_2840(25),
      R => '0'
    );
\tmp5_reg_2840_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(26),
      Q => tmp5_reg_2840(26),
      R => '0'
    );
\tmp5_reg_2840_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(27),
      Q => tmp5_reg_2840(27),
      R => '0'
    );
\tmp5_reg_2840_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(28),
      Q => tmp5_reg_2840(28),
      R => '0'
    );
\tmp5_reg_2840_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(29),
      Q => tmp5_reg_2840(29),
      R => '0'
    );
\tmp5_reg_2840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(2),
      Q => tmp5_reg_2840(2),
      R => '0'
    );
\tmp5_reg_2840_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(30),
      Q => tmp5_reg_2840(30),
      R => '0'
    );
\tmp5_reg_2840_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(31),
      Q => tmp5_reg_2840(31),
      R => '0'
    );
\tmp5_reg_2840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(3),
      Q => tmp5_reg_2840(3),
      R => '0'
    );
\tmp5_reg_2840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(4),
      Q => tmp5_reg_2840(4),
      R => '0'
    );
\tmp5_reg_2840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(5),
      Q => tmp5_reg_2840(5),
      R => '0'
    );
\tmp5_reg_2840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(6),
      Q => tmp5_reg_2840(6),
      R => '0'
    );
\tmp5_reg_2840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(7),
      Q => tmp5_reg_2840(7),
      R => '0'
    );
\tmp5_reg_2840_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(8),
      Q => tmp5_reg_2840(8),
      R => '0'
    );
\tmp5_reg_2840_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => tmp5_fu_2041_p2(9),
      Q => tmp5_reg_2840(9),
      R => '0'
    );
\tmp9_reg_2860[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(6),
      I1 => tmp5_reg_2840(6),
      I2 => tmp_9_0_4_i_reg_2765(6),
      O => \tmp9_reg_2860[11]_i_11_n_0\
    );
\tmp9_reg_2860[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(5),
      I1 => tmp5_reg_2840(5),
      I2 => tmp_9_0_4_i_reg_2765(5),
      O => \tmp9_reg_2860[11]_i_12_n_0\
    );
\tmp9_reg_2860[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(4),
      I1 => tmp5_reg_2840(4),
      I2 => tmp_9_0_4_i_reg_2765(4),
      O => \tmp9_reg_2860[11]_i_13_n_0\
    );
\tmp9_reg_2860[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(3),
      I1 => tmp5_reg_2840(3),
      I2 => tmp_9_0_4_i_reg_2765(3),
      O => \tmp9_reg_2860[11]_i_14_n_0\
    );
\tmp9_reg_2860[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(7),
      I1 => tmp5_reg_2840(7),
      I2 => tmp_9_0_4_i_reg_2765(7),
      I3 => \tmp9_reg_2860[11]_i_11_n_0\,
      O => \tmp9_reg_2860[11]_i_15_n_0\
    );
\tmp9_reg_2860[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(6),
      I1 => tmp5_reg_2840(6),
      I2 => tmp_9_0_4_i_reg_2765(6),
      I3 => \tmp9_reg_2860[11]_i_12_n_0\,
      O => \tmp9_reg_2860[11]_i_16_n_0\
    );
\tmp9_reg_2860[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(5),
      I1 => tmp5_reg_2840(5),
      I2 => tmp_9_0_4_i_reg_2765(5),
      I3 => \tmp9_reg_2860[11]_i_13_n_0\,
      O => \tmp9_reg_2860[11]_i_17_n_0\
    );
\tmp9_reg_2860[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(4),
      I1 => tmp5_reg_2840(4),
      I2 => tmp_9_0_4_i_reg_2765(4),
      I3 => \tmp9_reg_2860[11]_i_14_n_0\,
      O => \tmp9_reg_2860[11]_i_18_n_0\
    );
\tmp9_reg_2860[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(10),
      I2 => tmp_9_1_i_reg_2770(10),
      O => \tmp9_reg_2860[11]_i_2_n_0\
    );
\tmp9_reg_2860[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(9),
      I2 => tmp_9_1_i_reg_2770(9),
      O => \tmp9_reg_2860[11]_i_3_n_0\
    );
\tmp9_reg_2860[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(8),
      I2 => tmp_9_1_i_reg_2770(8),
      O => \tmp9_reg_2860[11]_i_4_n_0\
    );
\tmp9_reg_2860[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(7),
      I2 => tmp_9_1_i_reg_2770(7),
      O => \tmp9_reg_2860[11]_i_5_n_0\
    );
\tmp9_reg_2860[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(11),
      I2 => tmp_9_1_i_reg_2770(11),
      I3 => \tmp9_reg_2860[11]_i_2_n_0\,
      O => \tmp9_reg_2860[11]_i_6_n_0\
    );
\tmp9_reg_2860[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(10),
      I2 => tmp_9_1_i_reg_2770(10),
      I3 => \tmp9_reg_2860[11]_i_3_n_0\,
      O => \tmp9_reg_2860[11]_i_7_n_0\
    );
\tmp9_reg_2860[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(9),
      I2 => tmp_9_1_i_reg_2770(9),
      I3 => \tmp9_reg_2860[11]_i_4_n_0\,
      O => \tmp9_reg_2860[11]_i_8_n_0\
    );
\tmp9_reg_2860[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(8),
      I2 => tmp_9_1_i_reg_2770(8),
      I3 => \tmp9_reg_2860[11]_i_5_n_0\,
      O => \tmp9_reg_2860[11]_i_9_n_0\
    );
\tmp9_reg_2860[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(10),
      I1 => tmp5_reg_2840(10),
      I2 => tmp_9_0_4_i_reg_2765(10),
      O => \tmp9_reg_2860[15]_i_11_n_0\
    );
\tmp9_reg_2860[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(9),
      I1 => tmp5_reg_2840(9),
      I2 => tmp_9_0_4_i_reg_2765(9),
      O => \tmp9_reg_2860[15]_i_12_n_0\
    );
\tmp9_reg_2860[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(8),
      I1 => tmp5_reg_2840(8),
      I2 => tmp_9_0_4_i_reg_2765(8),
      O => \tmp9_reg_2860[15]_i_13_n_0\
    );
\tmp9_reg_2860[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(7),
      I1 => tmp5_reg_2840(7),
      I2 => tmp_9_0_4_i_reg_2765(7),
      O => \tmp9_reg_2860[15]_i_14_n_0\
    );
\tmp9_reg_2860[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(11),
      I1 => tmp5_reg_2840(11),
      I2 => tmp_9_0_4_i_reg_2765(11),
      I3 => \tmp9_reg_2860[15]_i_11_n_0\,
      O => \tmp9_reg_2860[15]_i_15_n_0\
    );
\tmp9_reg_2860[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(10),
      I1 => tmp5_reg_2840(10),
      I2 => tmp_9_0_4_i_reg_2765(10),
      I3 => \tmp9_reg_2860[15]_i_12_n_0\,
      O => \tmp9_reg_2860[15]_i_16_n_0\
    );
\tmp9_reg_2860[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(9),
      I1 => tmp5_reg_2840(9),
      I2 => tmp_9_0_4_i_reg_2765(9),
      I3 => \tmp9_reg_2860[15]_i_13_n_0\,
      O => \tmp9_reg_2860[15]_i_17_n_0\
    );
\tmp9_reg_2860[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(8),
      I1 => tmp5_reg_2840(8),
      I2 => tmp_9_0_4_i_reg_2765(8),
      I3 => \tmp9_reg_2860[15]_i_14_n_0\,
      O => \tmp9_reg_2860[15]_i_18_n_0\
    );
\tmp9_reg_2860[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(14),
      I2 => tmp_9_1_i_reg_2770(14),
      O => \tmp9_reg_2860[15]_i_2_n_0\
    );
\tmp9_reg_2860[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(13),
      I2 => tmp_9_1_i_reg_2770(13),
      O => \tmp9_reg_2860[15]_i_3_n_0\
    );
\tmp9_reg_2860[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(12),
      I2 => tmp_9_1_i_reg_2770(12),
      O => \tmp9_reg_2860[15]_i_4_n_0\
    );
\tmp9_reg_2860[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[15]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(11),
      I2 => tmp_9_1_i_reg_2770(11),
      O => \tmp9_reg_2860[15]_i_5_n_0\
    );
\tmp9_reg_2860[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(15),
      I2 => tmp_9_1_i_reg_2770(15),
      I3 => \tmp9_reg_2860[15]_i_2_n_0\,
      O => \tmp9_reg_2860[15]_i_6_n_0\
    );
\tmp9_reg_2860[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(14),
      I2 => tmp_9_1_i_reg_2770(14),
      I3 => \tmp9_reg_2860[15]_i_3_n_0\,
      O => \tmp9_reg_2860[15]_i_7_n_0\
    );
\tmp9_reg_2860[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(13),
      I2 => tmp_9_1_i_reg_2770(13),
      I3 => \tmp9_reg_2860[15]_i_4_n_0\,
      O => \tmp9_reg_2860[15]_i_8_n_0\
    );
\tmp9_reg_2860[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(12),
      I2 => tmp_9_1_i_reg_2770(12),
      I3 => \tmp9_reg_2860[15]_i_5_n_0\,
      O => \tmp9_reg_2860[15]_i_9_n_0\
    );
\tmp9_reg_2860[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(14),
      I1 => tmp5_reg_2840(14),
      I2 => tmp_9_0_4_i_reg_2765(14),
      O => \tmp9_reg_2860[19]_i_11_n_0\
    );
\tmp9_reg_2860[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(13),
      I1 => tmp5_reg_2840(13),
      I2 => tmp_9_0_4_i_reg_2765(13),
      O => \tmp9_reg_2860[19]_i_12_n_0\
    );
\tmp9_reg_2860[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(12),
      I1 => tmp5_reg_2840(12),
      I2 => tmp_9_0_4_i_reg_2765(12),
      O => \tmp9_reg_2860[19]_i_13_n_0\
    );
\tmp9_reg_2860[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(11),
      I1 => tmp5_reg_2840(11),
      I2 => tmp_9_0_4_i_reg_2765(11),
      O => \tmp9_reg_2860[19]_i_14_n_0\
    );
\tmp9_reg_2860[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(15),
      I1 => tmp5_reg_2840(15),
      I2 => tmp_9_0_4_i_reg_2765(15),
      I3 => \tmp9_reg_2860[19]_i_11_n_0\,
      O => \tmp9_reg_2860[19]_i_15_n_0\
    );
\tmp9_reg_2860[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(14),
      I1 => tmp5_reg_2840(14),
      I2 => tmp_9_0_4_i_reg_2765(14),
      I3 => \tmp9_reg_2860[19]_i_12_n_0\,
      O => \tmp9_reg_2860[19]_i_16_n_0\
    );
\tmp9_reg_2860[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(13),
      I1 => tmp5_reg_2840(13),
      I2 => tmp_9_0_4_i_reg_2765(13),
      I3 => \tmp9_reg_2860[19]_i_13_n_0\,
      O => \tmp9_reg_2860[19]_i_17_n_0\
    );
\tmp9_reg_2860[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(12),
      I1 => tmp5_reg_2840(12),
      I2 => tmp_9_0_4_i_reg_2765(12),
      I3 => \tmp9_reg_2860[19]_i_14_n_0\,
      O => \tmp9_reg_2860[19]_i_18_n_0\
    );
\tmp9_reg_2860[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(18),
      I2 => tmp_9_1_i_reg_2770(18),
      O => \tmp9_reg_2860[19]_i_2_n_0\
    );
\tmp9_reg_2860[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(17),
      I2 => tmp_9_1_i_reg_2770(17),
      O => \tmp9_reg_2860[19]_i_3_n_0\
    );
\tmp9_reg_2860[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(16),
      I2 => tmp_9_1_i_reg_2770(16),
      O => \tmp9_reg_2860[19]_i_4_n_0\
    );
\tmp9_reg_2860[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[19]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(15),
      I2 => tmp_9_1_i_reg_2770(15),
      O => \tmp9_reg_2860[19]_i_5_n_0\
    );
\tmp9_reg_2860[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(19),
      I2 => tmp_9_1_i_reg_2770(19),
      I3 => \tmp9_reg_2860[19]_i_2_n_0\,
      O => \tmp9_reg_2860[19]_i_6_n_0\
    );
\tmp9_reg_2860[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(18),
      I2 => tmp_9_1_i_reg_2770(18),
      I3 => \tmp9_reg_2860[19]_i_3_n_0\,
      O => \tmp9_reg_2860[19]_i_7_n_0\
    );
\tmp9_reg_2860[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(17),
      I2 => tmp_9_1_i_reg_2770(17),
      I3 => \tmp9_reg_2860[19]_i_4_n_0\,
      O => \tmp9_reg_2860[19]_i_8_n_0\
    );
\tmp9_reg_2860[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(16),
      I2 => tmp_9_1_i_reg_2770(16),
      I3 => \tmp9_reg_2860[19]_i_5_n_0\,
      O => \tmp9_reg_2860[19]_i_9_n_0\
    );
\tmp9_reg_2860[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(18),
      I1 => tmp5_reg_2840(18),
      I2 => tmp_9_0_4_i_reg_2765(18),
      O => \tmp9_reg_2860[23]_i_11_n_0\
    );
\tmp9_reg_2860[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(17),
      I1 => tmp5_reg_2840(17),
      I2 => tmp_9_0_4_i_reg_2765(17),
      O => \tmp9_reg_2860[23]_i_12_n_0\
    );
\tmp9_reg_2860[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(16),
      I1 => tmp5_reg_2840(16),
      I2 => tmp_9_0_4_i_reg_2765(16),
      O => \tmp9_reg_2860[23]_i_13_n_0\
    );
\tmp9_reg_2860[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(15),
      I1 => tmp5_reg_2840(15),
      I2 => tmp_9_0_4_i_reg_2765(15),
      O => \tmp9_reg_2860[23]_i_14_n_0\
    );
\tmp9_reg_2860[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(19),
      I1 => tmp5_reg_2840(19),
      I2 => tmp_9_0_4_i_reg_2765(19),
      I3 => \tmp9_reg_2860[23]_i_11_n_0\,
      O => \tmp9_reg_2860[23]_i_15_n_0\
    );
\tmp9_reg_2860[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(18),
      I1 => tmp5_reg_2840(18),
      I2 => tmp_9_0_4_i_reg_2765(18),
      I3 => \tmp9_reg_2860[23]_i_12_n_0\,
      O => \tmp9_reg_2860[23]_i_16_n_0\
    );
\tmp9_reg_2860[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(17),
      I1 => tmp5_reg_2840(17),
      I2 => tmp_9_0_4_i_reg_2765(17),
      I3 => \tmp9_reg_2860[23]_i_13_n_0\,
      O => \tmp9_reg_2860[23]_i_17_n_0\
    );
\tmp9_reg_2860[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(16),
      I1 => tmp5_reg_2840(16),
      I2 => tmp_9_0_4_i_reg_2765(16),
      I3 => \tmp9_reg_2860[23]_i_14_n_0\,
      O => \tmp9_reg_2860[23]_i_18_n_0\
    );
\tmp9_reg_2860[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(22),
      I2 => tmp_9_1_i_reg_2770(22),
      O => \tmp9_reg_2860[23]_i_2_n_0\
    );
\tmp9_reg_2860[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(21),
      I2 => tmp_9_1_i_reg_2770(21),
      O => \tmp9_reg_2860[23]_i_3_n_0\
    );
\tmp9_reg_2860[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(20),
      I2 => tmp_9_1_i_reg_2770(20),
      O => \tmp9_reg_2860[23]_i_4_n_0\
    );
\tmp9_reg_2860[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[23]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(19),
      I2 => tmp_9_1_i_reg_2770(19),
      O => \tmp9_reg_2860[23]_i_5_n_0\
    );
\tmp9_reg_2860[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(23),
      I2 => tmp_9_1_i_reg_2770(23),
      I3 => \tmp9_reg_2860[23]_i_2_n_0\,
      O => \tmp9_reg_2860[23]_i_6_n_0\
    );
\tmp9_reg_2860[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(22),
      I2 => tmp_9_1_i_reg_2770(22),
      I3 => \tmp9_reg_2860[23]_i_3_n_0\,
      O => \tmp9_reg_2860[23]_i_7_n_0\
    );
\tmp9_reg_2860[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(21),
      I2 => tmp_9_1_i_reg_2770(21),
      I3 => \tmp9_reg_2860[23]_i_4_n_0\,
      O => \tmp9_reg_2860[23]_i_8_n_0\
    );
\tmp9_reg_2860[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(20),
      I2 => tmp_9_1_i_reg_2770(20),
      I3 => \tmp9_reg_2860[23]_i_5_n_0\,
      O => \tmp9_reg_2860[23]_i_9_n_0\
    );
\tmp9_reg_2860[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(22),
      I1 => tmp5_reg_2840(22),
      I2 => tmp_9_0_4_i_reg_2765(22),
      O => \tmp9_reg_2860[27]_i_11_n_0\
    );
\tmp9_reg_2860[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(21),
      I1 => tmp5_reg_2840(21),
      I2 => tmp_9_0_4_i_reg_2765(21),
      O => \tmp9_reg_2860[27]_i_12_n_0\
    );
\tmp9_reg_2860[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(20),
      I1 => tmp5_reg_2840(20),
      I2 => tmp_9_0_4_i_reg_2765(20),
      O => \tmp9_reg_2860[27]_i_13_n_0\
    );
\tmp9_reg_2860[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(19),
      I1 => tmp5_reg_2840(19),
      I2 => tmp_9_0_4_i_reg_2765(19),
      O => \tmp9_reg_2860[27]_i_14_n_0\
    );
\tmp9_reg_2860[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(23),
      I1 => tmp5_reg_2840(23),
      I2 => tmp_9_0_4_i_reg_2765(23),
      I3 => \tmp9_reg_2860[27]_i_11_n_0\,
      O => \tmp9_reg_2860[27]_i_15_n_0\
    );
\tmp9_reg_2860[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(22),
      I1 => tmp5_reg_2840(22),
      I2 => tmp_9_0_4_i_reg_2765(22),
      I3 => \tmp9_reg_2860[27]_i_12_n_0\,
      O => \tmp9_reg_2860[27]_i_16_n_0\
    );
\tmp9_reg_2860[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(21),
      I1 => tmp5_reg_2840(21),
      I2 => tmp_9_0_4_i_reg_2765(21),
      I3 => \tmp9_reg_2860[27]_i_13_n_0\,
      O => \tmp9_reg_2860[27]_i_17_n_0\
    );
\tmp9_reg_2860[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(20),
      I1 => tmp5_reg_2840(20),
      I2 => tmp_9_0_4_i_reg_2765(20),
      I3 => \tmp9_reg_2860[27]_i_14_n_0\,
      O => \tmp9_reg_2860[27]_i_18_n_0\
    );
\tmp9_reg_2860[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(26),
      I2 => tmp_9_1_i_reg_2770(26),
      O => \tmp9_reg_2860[27]_i_2_n_0\
    );
\tmp9_reg_2860[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(25),
      I2 => tmp_9_1_i_reg_2770(25),
      O => \tmp9_reg_2860[27]_i_3_n_0\
    );
\tmp9_reg_2860[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(24),
      I2 => tmp_9_1_i_reg_2770(24),
      O => \tmp9_reg_2860[27]_i_4_n_0\
    );
\tmp9_reg_2860[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[27]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(23),
      I2 => tmp_9_1_i_reg_2770(23),
      O => \tmp9_reg_2860[27]_i_5_n_0\
    );
\tmp9_reg_2860[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(27),
      I2 => tmp_9_1_i_reg_2770(27),
      I3 => \tmp9_reg_2860[27]_i_2_n_0\,
      O => \tmp9_reg_2860[27]_i_6_n_0\
    );
\tmp9_reg_2860[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(26),
      I2 => tmp_9_1_i_reg_2770(26),
      I3 => \tmp9_reg_2860[27]_i_3_n_0\,
      O => \tmp9_reg_2860[27]_i_7_n_0\
    );
\tmp9_reg_2860[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(25),
      I2 => tmp_9_1_i_reg_2770(25),
      I3 => \tmp9_reg_2860[27]_i_4_n_0\,
      O => \tmp9_reg_2860[27]_i_8_n_0\
    );
\tmp9_reg_2860[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(24),
      I2 => tmp_9_1_i_reg_2770(24),
      I3 => \tmp9_reg_2860[27]_i_5_n_0\,
      O => \tmp9_reg_2860[27]_i_9_n_0\
    );
\tmp9_reg_2860[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter6_p_i_reg_2497,
      I1 => lineBuffer_0_U_n_1,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => icmp_reg_2525,
      I4 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp3_iter1_reg_n_0,
      O => tmp13_reg_28650
    );
\tmp9_reg_2860[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(29),
      I1 => tmp5_reg_2840(29),
      I2 => tmp_9_0_4_i_reg_2765(29),
      O => \tmp9_reg_2860[31]_i_12_n_0\
    );
\tmp9_reg_2860[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(28),
      I1 => tmp5_reg_2840(28),
      I2 => tmp_9_0_4_i_reg_2765(28),
      O => \tmp9_reg_2860[31]_i_13_n_0\
    );
\tmp9_reg_2860[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(27),
      I1 => tmp5_reg_2840(27),
      I2 => tmp_9_0_4_i_reg_2765(27),
      O => \tmp9_reg_2860[31]_i_14_n_0\
    );
\tmp9_reg_2860[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_0_4_i_reg_2765(30),
      I1 => tmp5_reg_2840(30),
      I2 => tmp_9_0_3_i_reg_2760(30),
      I3 => tmp5_reg_2840(31),
      I4 => tmp_9_0_3_i_reg_2760(31),
      I5 => tmp_9_0_4_i_reg_2765(31),
      O => \tmp9_reg_2860[31]_i_15_n_0\
    );
\tmp9_reg_2860[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860[31]_i_12_n_0\,
      I1 => tmp5_reg_2840(30),
      I2 => tmp_9_0_3_i_reg_2760(30),
      I3 => tmp_9_0_4_i_reg_2765(30),
      O => \tmp9_reg_2860[31]_i_16_n_0\
    );
\tmp9_reg_2860[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(29),
      I1 => tmp5_reg_2840(29),
      I2 => tmp_9_0_4_i_reg_2765(29),
      I3 => \tmp9_reg_2860[31]_i_13_n_0\,
      O => \tmp9_reg_2860[31]_i_17_n_0\
    );
\tmp9_reg_2860[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(28),
      I1 => tmp5_reg_2840(28),
      I2 => tmp_9_0_4_i_reg_2765(28),
      I3 => \tmp9_reg_2860[31]_i_14_n_0\,
      O => \tmp9_reg_2860[31]_i_18_n_0\
    );
\tmp9_reg_2860[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(26),
      I1 => tmp5_reg_2840(26),
      I2 => tmp_9_0_4_i_reg_2765(26),
      O => \tmp9_reg_2860[31]_i_19_n_0\
    );
\tmp9_reg_2860[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(25),
      I1 => tmp5_reg_2840(25),
      I2 => tmp_9_0_4_i_reg_2765(25),
      O => \tmp9_reg_2860[31]_i_20_n_0\
    );
\tmp9_reg_2860[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(24),
      I1 => tmp5_reg_2840(24),
      I2 => tmp_9_0_4_i_reg_2765(24),
      O => \tmp9_reg_2860[31]_i_21_n_0\
    );
\tmp9_reg_2860[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(23),
      I1 => tmp5_reg_2840(23),
      I2 => tmp_9_0_4_i_reg_2765(23),
      O => \tmp9_reg_2860[31]_i_22_n_0\
    );
\tmp9_reg_2860[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(27),
      I1 => tmp5_reg_2840(27),
      I2 => tmp_9_0_4_i_reg_2765(27),
      I3 => \tmp9_reg_2860[31]_i_19_n_0\,
      O => \tmp9_reg_2860[31]_i_23_n_0\
    );
\tmp9_reg_2860[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(26),
      I1 => tmp5_reg_2840(26),
      I2 => tmp_9_0_4_i_reg_2765(26),
      I3 => \tmp9_reg_2860[31]_i_20_n_0\,
      O => \tmp9_reg_2860[31]_i_24_n_0\
    );
\tmp9_reg_2860[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(25),
      I1 => tmp5_reg_2840(25),
      I2 => tmp_9_0_4_i_reg_2765(25),
      I3 => \tmp9_reg_2860[31]_i_21_n_0\,
      O => \tmp9_reg_2860[31]_i_25_n_0\
    );
\tmp9_reg_2860[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(24),
      I1 => tmp5_reg_2840(24),
      I2 => tmp_9_0_4_i_reg_2765(24),
      I3 => \tmp9_reg_2860[31]_i_22_n_0\,
      O => \tmp9_reg_2860[31]_i_26_n_0\
    );
\tmp9_reg_2860[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(29),
      I2 => tmp_9_1_i_reg_2770(29),
      O => \tmp9_reg_2860[31]_i_3_n_0\
    );
\tmp9_reg_2860[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(28),
      I2 => tmp_9_1_i_reg_2770(28),
      O => \tmp9_reg_2860[31]_i_4_n_0\
    );
\tmp9_reg_2860[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_11_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(27),
      I2 => tmp_9_1_i_reg_2770(27),
      O => \tmp9_reg_2860[31]_i_5_n_0\
    );
\tmp9_reg_2860[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_1_i_reg_2770(30),
      I1 => tmp_9_0_1_i_reg_2755(30),
      I2 => \tmp9_reg_2860_reg[31]_i_10_n_5\,
      I3 => tmp_9_0_1_i_reg_2755(31),
      I4 => \tmp9_reg_2860_reg[31]_i_10_n_4\,
      I5 => tmp_9_1_i_reg_2770(31),
      O => \tmp9_reg_2860[31]_i_6_n_0\
    );
\tmp9_reg_2860[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860[31]_i_3_n_0\,
      I1 => tmp_9_0_1_i_reg_2755(30),
      I2 => \tmp9_reg_2860_reg[31]_i_10_n_5\,
      I3 => tmp_9_1_i_reg_2770(30),
      O => \tmp9_reg_2860[31]_i_7_n_0\
    );
\tmp9_reg_2860[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(29),
      I2 => tmp_9_1_i_reg_2770(29),
      I3 => \tmp9_reg_2860[31]_i_4_n_0\,
      O => \tmp9_reg_2860[31]_i_8_n_0\
    );
\tmp9_reg_2860[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[31]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(28),
      I2 => tmp_9_1_i_reg_2770(28),
      I3 => \tmp9_reg_2860[31]_i_5_n_0\,
      O => \tmp9_reg_2860[31]_i_9_n_0\
    );
\tmp9_reg_2860[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(2),
      I2 => tmp_9_1_i_reg_2770(2),
      O => \tmp9_reg_2860[3]_i_2_n_0\
    );
\tmp9_reg_2860[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(1),
      I2 => tmp_9_1_i_reg_2770(1),
      O => \tmp9_reg_2860[3]_i_3_n_0\
    );
\tmp9_reg_2860[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(0),
      I2 => tmp_9_1_i_reg_2770(0),
      O => \tmp9_reg_2860[3]_i_4_n_0\
    );
\tmp9_reg_2860[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(3),
      I2 => tmp_9_1_i_reg_2770(3),
      I3 => \tmp9_reg_2860[3]_i_2_n_0\,
      O => \tmp9_reg_2860[3]_i_5_n_0\
    );
\tmp9_reg_2860[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(2),
      I2 => tmp_9_1_i_reg_2770(2),
      I3 => \tmp9_reg_2860[3]_i_3_n_0\,
      O => \tmp9_reg_2860[3]_i_6_n_0\
    );
\tmp9_reg_2860[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(1),
      I2 => tmp_9_1_i_reg_2770(1),
      I3 => \tmp9_reg_2860[3]_i_4_n_0\,
      O => \tmp9_reg_2860[3]_i_7_n_0\
    );
\tmp9_reg_2860[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(0),
      I2 => tmp_9_1_i_reg_2770(0),
      O => \tmp9_reg_2860[3]_i_8_n_0\
    );
\tmp9_reg_2860[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(2),
      I1 => tmp5_reg_2840(2),
      I2 => tmp_9_0_4_i_reg_2765(2),
      O => \tmp9_reg_2860[7]_i_11_n_0\
    );
\tmp9_reg_2860[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(1),
      I1 => tmp5_reg_2840(1),
      I2 => tmp_9_0_4_i_reg_2765(1),
      O => \tmp9_reg_2860[7]_i_12_n_0\
    );
\tmp9_reg_2860[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(0),
      I1 => tmp5_reg_2840(0),
      I2 => tmp_9_0_4_i_reg_2765(0),
      O => \tmp9_reg_2860[7]_i_13_n_0\
    );
\tmp9_reg_2860[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(3),
      I1 => tmp5_reg_2840(3),
      I2 => tmp_9_0_4_i_reg_2765(3),
      I3 => \tmp9_reg_2860[7]_i_11_n_0\,
      O => \tmp9_reg_2860[7]_i_14_n_0\
    );
\tmp9_reg_2860[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(2),
      I1 => tmp5_reg_2840(2),
      I2 => tmp_9_0_4_i_reg_2765(2),
      I3 => \tmp9_reg_2860[7]_i_12_n_0\,
      O => \tmp9_reg_2860[7]_i_15_n_0\
    );
\tmp9_reg_2860[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(1),
      I1 => tmp5_reg_2840(1),
      I2 => tmp_9_0_4_i_reg_2765(1),
      I3 => \tmp9_reg_2860[7]_i_13_n_0\,
      O => \tmp9_reg_2860[7]_i_16_n_0\
    );
\tmp9_reg_2860[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_9_0_3_i_reg_2760(0),
      I1 => tmp5_reg_2840(0),
      I2 => tmp_9_0_4_i_reg_2765(0),
      O => \tmp9_reg_2860[7]_i_17_n_0\
    );
\tmp9_reg_2860[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(6),
      I2 => tmp_9_1_i_reg_2770(6),
      O => \tmp9_reg_2860[7]_i_2_n_0\
    );
\tmp9_reg_2860[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(5),
      I2 => tmp_9_1_i_reg_2770(5),
      O => \tmp9_reg_2860[7]_i_3_n_0\
    );
\tmp9_reg_2860[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(4),
      I2 => tmp_9_1_i_reg_2770(4),
      O => \tmp9_reg_2860[7]_i_4_n_0\
    );
\tmp9_reg_2860[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[7]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(3),
      I2 => tmp_9_1_i_reg_2770(3),
      O => \tmp9_reg_2860[7]_i_5_n_0\
    );
\tmp9_reg_2860[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_4\,
      I1 => tmp_9_0_1_i_reg_2755(7),
      I2 => tmp_9_1_i_reg_2770(7),
      I3 => \tmp9_reg_2860[7]_i_2_n_0\,
      O => \tmp9_reg_2860[7]_i_6_n_0\
    );
\tmp9_reg_2860[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_5\,
      I1 => tmp_9_0_1_i_reg_2755(6),
      I2 => tmp_9_1_i_reg_2770(6),
      I3 => \tmp9_reg_2860[7]_i_3_n_0\,
      O => \tmp9_reg_2860[7]_i_7_n_0\
    );
\tmp9_reg_2860[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_6\,
      I1 => tmp_9_0_1_i_reg_2755(5),
      I2 => tmp_9_1_i_reg_2770(5),
      I3 => \tmp9_reg_2860[7]_i_4_n_0\,
      O => \tmp9_reg_2860[7]_i_8_n_0\
    );
\tmp9_reg_2860[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp9_reg_2860_reg[11]_i_10_n_7\,
      I1 => tmp_9_0_1_i_reg_2755(4),
      I2 => tmp_9_1_i_reg_2770(4),
      I3 => \tmp9_reg_2860[7]_i_5_n_0\,
      O => \tmp9_reg_2860[7]_i_9_n_0\
    );
\tmp9_reg_2860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(0),
      Q => tmp9_reg_2860(0),
      R => '0'
    );
\tmp9_reg_2860_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(10),
      Q => tmp9_reg_2860(10),
      R => '0'
    );
\tmp9_reg_2860_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(11),
      Q => tmp9_reg_2860(11),
      R => '0'
    );
\tmp9_reg_2860_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[7]_i_1_n_0\,
      CO(3) => \tmp9_reg_2860_reg[11]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[11]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[11]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[11]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[11]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[11]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[11]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(11 downto 8),
      S(3) => \tmp9_reg_2860[11]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[11]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[11]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[11]_i_9_n_0\
    );
\tmp9_reg_2860_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[7]_i_10_n_0\,
      CO(3) => \tmp9_reg_2860_reg[11]_i_10_n_0\,
      CO(2) => \tmp9_reg_2860_reg[11]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[11]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[11]_i_11_n_0\,
      DI(2) => \tmp9_reg_2860[11]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[11]_i_13_n_0\,
      DI(0) => \tmp9_reg_2860[11]_i_14_n_0\,
      O(3) => \tmp9_reg_2860_reg[11]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[11]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[11]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[11]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[11]_i_15_n_0\,
      S(2) => \tmp9_reg_2860[11]_i_16_n_0\,
      S(1) => \tmp9_reg_2860[11]_i_17_n_0\,
      S(0) => \tmp9_reg_2860[11]_i_18_n_0\
    );
\tmp9_reg_2860_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(12),
      Q => tmp9_reg_2860(12),
      R => '0'
    );
\tmp9_reg_2860_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(13),
      Q => tmp9_reg_2860(13),
      R => '0'
    );
\tmp9_reg_2860_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(14),
      Q => tmp9_reg_2860(14),
      R => '0'
    );
\tmp9_reg_2860_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(15),
      Q => tmp9_reg_2860(15),
      R => '0'
    );
\tmp9_reg_2860_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[11]_i_1_n_0\,
      CO(3) => \tmp9_reg_2860_reg[15]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[15]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[15]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[15]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[15]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[15]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[15]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(15 downto 12),
      S(3) => \tmp9_reg_2860[15]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[15]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[15]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[15]_i_9_n_0\
    );
\tmp9_reg_2860_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[11]_i_10_n_0\,
      CO(3) => \tmp9_reg_2860_reg[15]_i_10_n_0\,
      CO(2) => \tmp9_reg_2860_reg[15]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[15]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[15]_i_11_n_0\,
      DI(2) => \tmp9_reg_2860[15]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[15]_i_13_n_0\,
      DI(0) => \tmp9_reg_2860[15]_i_14_n_0\,
      O(3) => \tmp9_reg_2860_reg[15]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[15]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[15]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[15]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[15]_i_15_n_0\,
      S(2) => \tmp9_reg_2860[15]_i_16_n_0\,
      S(1) => \tmp9_reg_2860[15]_i_17_n_0\,
      S(0) => \tmp9_reg_2860[15]_i_18_n_0\
    );
\tmp9_reg_2860_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(16),
      Q => tmp9_reg_2860(16),
      R => '0'
    );
\tmp9_reg_2860_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(17),
      Q => tmp9_reg_2860(17),
      R => '0'
    );
\tmp9_reg_2860_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(18),
      Q => tmp9_reg_2860(18),
      R => '0'
    );
\tmp9_reg_2860_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(19),
      Q => tmp9_reg_2860(19),
      R => '0'
    );
\tmp9_reg_2860_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[15]_i_1_n_0\,
      CO(3) => \tmp9_reg_2860_reg[19]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[19]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[19]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[19]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[19]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[19]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[19]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(19 downto 16),
      S(3) => \tmp9_reg_2860[19]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[19]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[19]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[19]_i_9_n_0\
    );
\tmp9_reg_2860_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[15]_i_10_n_0\,
      CO(3) => \tmp9_reg_2860_reg[19]_i_10_n_0\,
      CO(2) => \tmp9_reg_2860_reg[19]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[19]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[19]_i_11_n_0\,
      DI(2) => \tmp9_reg_2860[19]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[19]_i_13_n_0\,
      DI(0) => \tmp9_reg_2860[19]_i_14_n_0\,
      O(3) => \tmp9_reg_2860_reg[19]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[19]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[19]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[19]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[19]_i_15_n_0\,
      S(2) => \tmp9_reg_2860[19]_i_16_n_0\,
      S(1) => \tmp9_reg_2860[19]_i_17_n_0\,
      S(0) => \tmp9_reg_2860[19]_i_18_n_0\
    );
\tmp9_reg_2860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(1),
      Q => tmp9_reg_2860(1),
      R => '0'
    );
\tmp9_reg_2860_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(20),
      Q => tmp9_reg_2860(20),
      R => '0'
    );
\tmp9_reg_2860_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(21),
      Q => tmp9_reg_2860(21),
      R => '0'
    );
\tmp9_reg_2860_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(22),
      Q => tmp9_reg_2860(22),
      R => '0'
    );
\tmp9_reg_2860_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(23),
      Q => tmp9_reg_2860(23),
      R => '0'
    );
\tmp9_reg_2860_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[19]_i_1_n_0\,
      CO(3) => \tmp9_reg_2860_reg[23]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[23]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[23]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[23]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[23]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[23]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[23]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(23 downto 20),
      S(3) => \tmp9_reg_2860[23]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[23]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[23]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[23]_i_9_n_0\
    );
\tmp9_reg_2860_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[19]_i_10_n_0\,
      CO(3) => \tmp9_reg_2860_reg[23]_i_10_n_0\,
      CO(2) => \tmp9_reg_2860_reg[23]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[23]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[23]_i_11_n_0\,
      DI(2) => \tmp9_reg_2860[23]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[23]_i_13_n_0\,
      DI(0) => \tmp9_reg_2860[23]_i_14_n_0\,
      O(3) => \tmp9_reg_2860_reg[23]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[23]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[23]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[23]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[23]_i_15_n_0\,
      S(2) => \tmp9_reg_2860[23]_i_16_n_0\,
      S(1) => \tmp9_reg_2860[23]_i_17_n_0\,
      S(0) => \tmp9_reg_2860[23]_i_18_n_0\
    );
\tmp9_reg_2860_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(24),
      Q => tmp9_reg_2860(24),
      R => '0'
    );
\tmp9_reg_2860_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(25),
      Q => tmp9_reg_2860(25),
      R => '0'
    );
\tmp9_reg_2860_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(26),
      Q => tmp9_reg_2860(26),
      R => '0'
    );
\tmp9_reg_2860_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(27),
      Q => tmp9_reg_2860(27),
      R => '0'
    );
\tmp9_reg_2860_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[23]_i_1_n_0\,
      CO(3) => \tmp9_reg_2860_reg[27]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[27]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[27]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[27]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[27]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[27]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[27]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(27 downto 24),
      S(3) => \tmp9_reg_2860[27]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[27]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[27]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[27]_i_9_n_0\
    );
\tmp9_reg_2860_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[23]_i_10_n_0\,
      CO(3) => \tmp9_reg_2860_reg[27]_i_10_n_0\,
      CO(2) => \tmp9_reg_2860_reg[27]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[27]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[27]_i_11_n_0\,
      DI(2) => \tmp9_reg_2860[27]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[27]_i_13_n_0\,
      DI(0) => \tmp9_reg_2860[27]_i_14_n_0\,
      O(3) => \tmp9_reg_2860_reg[27]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[27]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[27]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[27]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[27]_i_15_n_0\,
      S(2) => \tmp9_reg_2860[27]_i_16_n_0\,
      S(1) => \tmp9_reg_2860[27]_i_17_n_0\,
      S(0) => \tmp9_reg_2860[27]_i_18_n_0\
    );
\tmp9_reg_2860_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(28),
      Q => tmp9_reg_2860(28),
      R => '0'
    );
\tmp9_reg_2860_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(29),
      Q => tmp9_reg_2860(29),
      R => '0'
    );
\tmp9_reg_2860_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(2),
      Q => tmp9_reg_2860(2),
      R => '0'
    );
\tmp9_reg_2860_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(30),
      Q => tmp9_reg_2860(30),
      R => '0'
    );
\tmp9_reg_2860_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(31),
      Q => tmp9_reg_2860(31),
      R => '0'
    );
\tmp9_reg_2860_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[31]_i_11_n_0\,
      CO(3) => \NLW_tmp9_reg_2860_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \tmp9_reg_2860_reg[31]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[31]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp9_reg_2860[31]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[31]_i_13_n_0\,
      DI(0) => \tmp9_reg_2860[31]_i_14_n_0\,
      O(3) => \tmp9_reg_2860_reg[31]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[31]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[31]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[31]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[31]_i_15_n_0\,
      S(2) => \tmp9_reg_2860[31]_i_16_n_0\,
      S(1) => \tmp9_reg_2860[31]_i_17_n_0\,
      S(0) => \tmp9_reg_2860[31]_i_18_n_0\
    );
\tmp9_reg_2860_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[27]_i_10_n_0\,
      CO(3) => \tmp9_reg_2860_reg[31]_i_11_n_0\,
      CO(2) => \tmp9_reg_2860_reg[31]_i_11_n_1\,
      CO(1) => \tmp9_reg_2860_reg[31]_i_11_n_2\,
      CO(0) => \tmp9_reg_2860_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[31]_i_19_n_0\,
      DI(2) => \tmp9_reg_2860[31]_i_20_n_0\,
      DI(1) => \tmp9_reg_2860[31]_i_21_n_0\,
      DI(0) => \tmp9_reg_2860[31]_i_22_n_0\,
      O(3) => \tmp9_reg_2860_reg[31]_i_11_n_4\,
      O(2) => \tmp9_reg_2860_reg[31]_i_11_n_5\,
      O(1) => \tmp9_reg_2860_reg[31]_i_11_n_6\,
      O(0) => \tmp9_reg_2860_reg[31]_i_11_n_7\,
      S(3) => \tmp9_reg_2860[31]_i_23_n_0\,
      S(2) => \tmp9_reg_2860[31]_i_24_n_0\,
      S(1) => \tmp9_reg_2860[31]_i_25_n_0\,
      S(0) => \tmp9_reg_2860[31]_i_26_n_0\
    );
\tmp9_reg_2860_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp9_reg_2860_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp9_reg_2860_reg[31]_i_2_n_1\,
      CO(1) => \tmp9_reg_2860_reg[31]_i_2_n_2\,
      CO(0) => \tmp9_reg_2860_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp9_reg_2860[31]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[31]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[31]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(31 downto 28),
      S(3) => \tmp9_reg_2860[31]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[31]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[31]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[31]_i_9_n_0\
    );
\tmp9_reg_2860_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(3),
      Q => tmp9_reg_2860(3),
      R => '0'
    );
\tmp9_reg_2860_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp9_reg_2860_reg[3]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[3]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[3]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[3]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[3]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp9_fu_2078_p2(3 downto 0),
      S(3) => \tmp9_reg_2860[3]_i_5_n_0\,
      S(2) => \tmp9_reg_2860[3]_i_6_n_0\,
      S(1) => \tmp9_reg_2860[3]_i_7_n_0\,
      S(0) => \tmp9_reg_2860[3]_i_8_n_0\
    );
\tmp9_reg_2860_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(4),
      Q => tmp9_reg_2860(4),
      R => '0'
    );
\tmp9_reg_2860_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(5),
      Q => tmp9_reg_2860(5),
      R => '0'
    );
\tmp9_reg_2860_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(6),
      Q => tmp9_reg_2860(6),
      R => '0'
    );
\tmp9_reg_2860_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(7),
      Q => tmp9_reg_2860(7),
      R => '0'
    );
\tmp9_reg_2860_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp9_reg_2860_reg[3]_i_1_n_0\,
      CO(3) => \tmp9_reg_2860_reg[7]_i_1_n_0\,
      CO(2) => \tmp9_reg_2860_reg[7]_i_1_n_1\,
      CO(1) => \tmp9_reg_2860_reg[7]_i_1_n_2\,
      CO(0) => \tmp9_reg_2860_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[7]_i_2_n_0\,
      DI(2) => \tmp9_reg_2860[7]_i_3_n_0\,
      DI(1) => \tmp9_reg_2860[7]_i_4_n_0\,
      DI(0) => \tmp9_reg_2860[7]_i_5_n_0\,
      O(3 downto 0) => tmp9_fu_2078_p2(7 downto 4),
      S(3) => \tmp9_reg_2860[7]_i_6_n_0\,
      S(2) => \tmp9_reg_2860[7]_i_7_n_0\,
      S(1) => \tmp9_reg_2860[7]_i_8_n_0\,
      S(0) => \tmp9_reg_2860[7]_i_9_n_0\
    );
\tmp9_reg_2860_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp9_reg_2860_reg[7]_i_10_n_0\,
      CO(2) => \tmp9_reg_2860_reg[7]_i_10_n_1\,
      CO(1) => \tmp9_reg_2860_reg[7]_i_10_n_2\,
      CO(0) => \tmp9_reg_2860_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp9_reg_2860[7]_i_11_n_0\,
      DI(2) => \tmp9_reg_2860[7]_i_12_n_0\,
      DI(1) => \tmp9_reg_2860[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \tmp9_reg_2860_reg[7]_i_10_n_4\,
      O(2) => \tmp9_reg_2860_reg[7]_i_10_n_5\,
      O(1) => \tmp9_reg_2860_reg[7]_i_10_n_6\,
      O(0) => \tmp9_reg_2860_reg[7]_i_10_n_7\,
      S(3) => \tmp9_reg_2860[7]_i_14_n_0\,
      S(2) => \tmp9_reg_2860[7]_i_15_n_0\,
      S(1) => \tmp9_reg_2860[7]_i_16_n_0\,
      S(0) => \tmp9_reg_2860[7]_i_17_n_0\
    );
\tmp9_reg_2860_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(8),
      Q => tmp9_reg_2860(8),
      R => '0'
    );
\tmp9_reg_2860_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_28650,
      D => tmp9_fu_2078_p2(9),
      Q => tmp9_reg_2860(9),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter5_p_i_reg_2497,
      I1 => lineBuffer_0_U_n_1,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => icmp_reg_2525,
      I4 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp3_iter1_reg_n_0,
      O => tmp20_reg_28500
    );
\tmp_9_0_1_i_reg_2755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(0),
      Q => tmp_9_0_1_i_reg_2755(0),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(10),
      Q => tmp_9_0_1_i_reg_2755(10),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(11),
      Q => tmp_9_0_1_i_reg_2755(11),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(12),
      Q => tmp_9_0_1_i_reg_2755(12),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(13),
      Q => tmp_9_0_1_i_reg_2755(13),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(14),
      Q => tmp_9_0_1_i_reg_2755(14),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(15),
      Q => tmp_9_0_1_i_reg_2755(15),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(16),
      Q => tmp_9_0_1_i_reg_2755(16),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(17),
      Q => tmp_9_0_1_i_reg_2755(17),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(18),
      Q => tmp_9_0_1_i_reg_2755(18),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(19),
      Q => tmp_9_0_1_i_reg_2755(19),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(1),
      Q => tmp_9_0_1_i_reg_2755(1),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(20),
      Q => tmp_9_0_1_i_reg_2755(20),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(21),
      Q => tmp_9_0_1_i_reg_2755(21),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(22),
      Q => tmp_9_0_1_i_reg_2755(22),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(23),
      Q => tmp_9_0_1_i_reg_2755(23),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(24),
      Q => tmp_9_0_1_i_reg_2755(24),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(25),
      Q => tmp_9_0_1_i_reg_2755(25),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(26),
      Q => tmp_9_0_1_i_reg_2755(26),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(27),
      Q => tmp_9_0_1_i_reg_2755(27),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(28),
      Q => tmp_9_0_1_i_reg_2755(28),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(29),
      Q => tmp_9_0_1_i_reg_2755(29),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(2),
      Q => tmp_9_0_1_i_reg_2755(2),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(30),
      Q => tmp_9_0_1_i_reg_2755(30),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(31),
      Q => tmp_9_0_1_i_reg_2755(31),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(3),
      Q => tmp_9_0_1_i_reg_2755(3),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(4),
      Q => tmp_9_0_1_i_reg_2755(4),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(5),
      Q => tmp_9_0_1_i_reg_2755(5),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(6),
      Q => tmp_9_0_1_i_reg_2755(6),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(7),
      Q => tmp_9_0_1_i_reg_2755(7),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(8),
      Q => tmp_9_0_1_i_reg_2755(8),
      R => '0'
    );
\tmp_9_0_1_i_reg_2755_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg\(9),
      Q => tmp_9_0_1_i_reg_2755(9),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(0),
      Q => tmp_9_0_3_i_reg_2760(0),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(10),
      Q => tmp_9_0_3_i_reg_2760(10),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(11),
      Q => tmp_9_0_3_i_reg_2760(11),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(12),
      Q => tmp_9_0_3_i_reg_2760(12),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(13),
      Q => tmp_9_0_3_i_reg_2760(13),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(14),
      Q => tmp_9_0_3_i_reg_2760(14),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(15),
      Q => tmp_9_0_3_i_reg_2760(15),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(16),
      Q => tmp_9_0_3_i_reg_2760(16),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(17),
      Q => tmp_9_0_3_i_reg_2760(17),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(18),
      Q => tmp_9_0_3_i_reg_2760(18),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(19),
      Q => tmp_9_0_3_i_reg_2760(19),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(1),
      Q => tmp_9_0_3_i_reg_2760(1),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(20),
      Q => tmp_9_0_3_i_reg_2760(20),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(21),
      Q => tmp_9_0_3_i_reg_2760(21),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(22),
      Q => tmp_9_0_3_i_reg_2760(22),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(23),
      Q => tmp_9_0_3_i_reg_2760(23),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(24),
      Q => tmp_9_0_3_i_reg_2760(24),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(25),
      Q => tmp_9_0_3_i_reg_2760(25),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(26),
      Q => tmp_9_0_3_i_reg_2760(26),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(27),
      Q => tmp_9_0_3_i_reg_2760(27),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(28),
      Q => tmp_9_0_3_i_reg_2760(28),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(29),
      Q => tmp_9_0_3_i_reg_2760(29),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(2),
      Q => tmp_9_0_3_i_reg_2760(2),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(30),
      Q => tmp_9_0_3_i_reg_2760(30),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(31),
      Q => tmp_9_0_3_i_reg_2760(31),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(3),
      Q => tmp_9_0_3_i_reg_2760(3),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(4),
      Q => tmp_9_0_3_i_reg_2760(4),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(5),
      Q => tmp_9_0_3_i_reg_2760(5),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(6),
      Q => tmp_9_0_3_i_reg_2760(6),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(7),
      Q => tmp_9_0_3_i_reg_2760(7),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(8),
      Q => tmp_9_0_3_i_reg_2760(8),
      R => '0'
    );
\tmp_9_0_3_i_reg_2760_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_14\(9),
      Q => tmp_9_0_3_i_reg_2760(9),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(0),
      Q => tmp_9_0_4_i_reg_2765(0),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(10),
      Q => tmp_9_0_4_i_reg_2765(10),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(11),
      Q => tmp_9_0_4_i_reg_2765(11),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(12),
      Q => tmp_9_0_4_i_reg_2765(12),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(13),
      Q => tmp_9_0_4_i_reg_2765(13),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(14),
      Q => tmp_9_0_4_i_reg_2765(14),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(15),
      Q => tmp_9_0_4_i_reg_2765(15),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(16),
      Q => tmp_9_0_4_i_reg_2765(16),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(17),
      Q => tmp_9_0_4_i_reg_2765(17),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(18),
      Q => tmp_9_0_4_i_reg_2765(18),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(19),
      Q => tmp_9_0_4_i_reg_2765(19),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(1),
      Q => tmp_9_0_4_i_reg_2765(1),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(20),
      Q => tmp_9_0_4_i_reg_2765(20),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(21),
      Q => tmp_9_0_4_i_reg_2765(21),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(22),
      Q => tmp_9_0_4_i_reg_2765(22),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(23),
      Q => tmp_9_0_4_i_reg_2765(23),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(24),
      Q => tmp_9_0_4_i_reg_2765(24),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(25),
      Q => tmp_9_0_4_i_reg_2765(25),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(26),
      Q => tmp_9_0_4_i_reg_2765(26),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(27),
      Q => tmp_9_0_4_i_reg_2765(27),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(28),
      Q => tmp_9_0_4_i_reg_2765(28),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(29),
      Q => tmp_9_0_4_i_reg_2765(29),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(2),
      Q => tmp_9_0_4_i_reg_2765(2),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(30),
      Q => tmp_9_0_4_i_reg_2765(30),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(31),
      Q => tmp_9_0_4_i_reg_2765(31),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(3),
      Q => tmp_9_0_4_i_reg_2765(3),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(4),
      Q => tmp_9_0_4_i_reg_2765(4),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(5),
      Q => tmp_9_0_4_i_reg_2765(5),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(6),
      Q => tmp_9_0_4_i_reg_2765(6),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(7),
      Q => tmp_9_0_4_i_reg_2765(7),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(8),
      Q => tmp_9_0_4_i_reg_2765(8),
      R => '0'
    );
\tmp_9_0_4_i_reg_2765_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_15\(9),
      Q => tmp_9_0_4_i_reg_2765(9),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(0),
      Q => tmp_9_1_1_i_reg_2775(0),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(10),
      Q => tmp_9_1_1_i_reg_2775(10),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(11),
      Q => tmp_9_1_1_i_reg_2775(11),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(12),
      Q => tmp_9_1_1_i_reg_2775(12),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(13),
      Q => tmp_9_1_1_i_reg_2775(13),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(14),
      Q => tmp_9_1_1_i_reg_2775(14),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(15),
      Q => tmp_9_1_1_i_reg_2775(15),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(16),
      Q => tmp_9_1_1_i_reg_2775(16),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(17),
      Q => tmp_9_1_1_i_reg_2775(17),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(18),
      Q => tmp_9_1_1_i_reg_2775(18),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(19),
      Q => tmp_9_1_1_i_reg_2775(19),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(1),
      Q => tmp_9_1_1_i_reg_2775(1),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(20),
      Q => tmp_9_1_1_i_reg_2775(20),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(21),
      Q => tmp_9_1_1_i_reg_2775(21),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(22),
      Q => tmp_9_1_1_i_reg_2775(22),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(23),
      Q => tmp_9_1_1_i_reg_2775(23),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(24),
      Q => tmp_9_1_1_i_reg_2775(24),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(25),
      Q => tmp_9_1_1_i_reg_2775(25),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(26),
      Q => tmp_9_1_1_i_reg_2775(26),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(27),
      Q => tmp_9_1_1_i_reg_2775(27),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(28),
      Q => tmp_9_1_1_i_reg_2775(28),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(29),
      Q => tmp_9_1_1_i_reg_2775(29),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(2),
      Q => tmp_9_1_1_i_reg_2775(2),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(30),
      Q => tmp_9_1_1_i_reg_2775(30),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(31),
      Q => tmp_9_1_1_i_reg_2775(31),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(3),
      Q => tmp_9_1_1_i_reg_2775(3),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(4),
      Q => tmp_9_1_1_i_reg_2775(4),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(5),
      Q => tmp_9_1_1_i_reg_2775(5),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(6),
      Q => tmp_9_1_1_i_reg_2775(6),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(7),
      Q => tmp_9_1_1_i_reg_2775(7),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(8),
      Q => tmp_9_1_1_i_reg_2775(8),
      R => '0'
    );
\tmp_9_1_1_i_reg_2775_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_17\(9),
      Q => tmp_9_1_1_i_reg_2775(9),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(0),
      Q => tmp_9_1_4_i_reg_2780(0),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(10),
      Q => tmp_9_1_4_i_reg_2780(10),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(11),
      Q => tmp_9_1_4_i_reg_2780(11),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(12),
      Q => tmp_9_1_4_i_reg_2780(12),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(13),
      Q => tmp_9_1_4_i_reg_2780(13),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(14),
      Q => tmp_9_1_4_i_reg_2780(14),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(15),
      Q => tmp_9_1_4_i_reg_2780(15),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(16),
      Q => tmp_9_1_4_i_reg_2780(16),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(17),
      Q => tmp_9_1_4_i_reg_2780(17),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(18),
      Q => tmp_9_1_4_i_reg_2780(18),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(19),
      Q => tmp_9_1_4_i_reg_2780(19),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(1),
      Q => tmp_9_1_4_i_reg_2780(1),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(20),
      Q => tmp_9_1_4_i_reg_2780(20),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(21),
      Q => tmp_9_1_4_i_reg_2780(21),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(22),
      Q => tmp_9_1_4_i_reg_2780(22),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(23),
      Q => tmp_9_1_4_i_reg_2780(23),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(24),
      Q => tmp_9_1_4_i_reg_2780(24),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(25),
      Q => tmp_9_1_4_i_reg_2780(25),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(26),
      Q => tmp_9_1_4_i_reg_2780(26),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(27),
      Q => tmp_9_1_4_i_reg_2780(27),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(28),
      Q => tmp_9_1_4_i_reg_2780(28),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(29),
      Q => tmp_9_1_4_i_reg_2780(29),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(2),
      Q => tmp_9_1_4_i_reg_2780(2),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(30),
      Q => tmp_9_1_4_i_reg_2780(30),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(31),
      Q => tmp_9_1_4_i_reg_2780(31),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(3),
      Q => tmp_9_1_4_i_reg_2780(3),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(4),
      Q => tmp_9_1_4_i_reg_2780(4),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(5),
      Q => tmp_9_1_4_i_reg_2780(5),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(6),
      Q => tmp_9_1_4_i_reg_2780(6),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(7),
      Q => tmp_9_1_4_i_reg_2780(7),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(8),
      Q => tmp_9_1_4_i_reg_2780(8),
      R => '0'
    );
\tmp_9_1_4_i_reg_2780_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_19\(9),
      Q => tmp_9_1_4_i_reg_2780(9),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(0),
      Q => tmp_9_1_i_reg_2770(0),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(10),
      Q => tmp_9_1_i_reg_2770(10),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(11),
      Q => tmp_9_1_i_reg_2770(11),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(12),
      Q => tmp_9_1_i_reg_2770(12),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(13),
      Q => tmp_9_1_i_reg_2770(13),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(14),
      Q => tmp_9_1_i_reg_2770(14),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(15),
      Q => tmp_9_1_i_reg_2770(15),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(16),
      Q => tmp_9_1_i_reg_2770(16),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(17),
      Q => tmp_9_1_i_reg_2770(17),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(18),
      Q => tmp_9_1_i_reg_2770(18),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(19),
      Q => tmp_9_1_i_reg_2770(19),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(1),
      Q => tmp_9_1_i_reg_2770(1),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(20),
      Q => tmp_9_1_i_reg_2770(20),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(21),
      Q => tmp_9_1_i_reg_2770(21),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(22),
      Q => tmp_9_1_i_reg_2770(22),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(23),
      Q => tmp_9_1_i_reg_2770(23),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(24),
      Q => tmp_9_1_i_reg_2770(24),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(25),
      Q => tmp_9_1_i_reg_2770(25),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(26),
      Q => tmp_9_1_i_reg_2770(26),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(27),
      Q => tmp_9_1_i_reg_2770(27),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(28),
      Q => tmp_9_1_i_reg_2770(28),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(29),
      Q => tmp_9_1_i_reg_2770(29),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(2),
      Q => tmp_9_1_i_reg_2770(2),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(30),
      Q => tmp_9_1_i_reg_2770(30),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(31),
      Q => tmp_9_1_i_reg_2770(31),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(3),
      Q => tmp_9_1_i_reg_2770(3),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(4),
      Q => tmp_9_1_i_reg_2770(4),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(5),
      Q => tmp_9_1_i_reg_2770(5),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(6),
      Q => tmp_9_1_i_reg_2770(6),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(7),
      Q => tmp_9_1_i_reg_2770(7),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(8),
      Q => tmp_9_1_i_reg_2770(8),
      R => '0'
    );
\tmp_9_1_i_reg_2770_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_16\(9),
      Q => tmp_9_1_i_reg_2770(9),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(0),
      Q => tmp_9_2_1_i_reg_2790(0),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(10),
      Q => tmp_9_2_1_i_reg_2790(10),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(11),
      Q => tmp_9_2_1_i_reg_2790(11),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(12),
      Q => tmp_9_2_1_i_reg_2790(12),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(13),
      Q => tmp_9_2_1_i_reg_2790(13),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(14),
      Q => tmp_9_2_1_i_reg_2790(14),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(15),
      Q => tmp_9_2_1_i_reg_2790(15),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(16),
      Q => tmp_9_2_1_i_reg_2790(16),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(17),
      Q => tmp_9_2_1_i_reg_2790(17),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(18),
      Q => tmp_9_2_1_i_reg_2790(18),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(19),
      Q => tmp_9_2_1_i_reg_2790(19),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(1),
      Q => tmp_9_2_1_i_reg_2790(1),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(20),
      Q => tmp_9_2_1_i_reg_2790(20),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(21),
      Q => tmp_9_2_1_i_reg_2790(21),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(22),
      Q => tmp_9_2_1_i_reg_2790(22),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(23),
      Q => tmp_9_2_1_i_reg_2790(23),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(24),
      Q => tmp_9_2_1_i_reg_2790(24),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(25),
      Q => tmp_9_2_1_i_reg_2790(25),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(26),
      Q => tmp_9_2_1_i_reg_2790(26),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(27),
      Q => tmp_9_2_1_i_reg_2790(27),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(28),
      Q => tmp_9_2_1_i_reg_2790(28),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(29),
      Q => tmp_9_2_1_i_reg_2790(29),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(2),
      Q => tmp_9_2_1_i_reg_2790(2),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(30),
      Q => tmp_9_2_1_i_reg_2790(30),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(31),
      Q => tmp_9_2_1_i_reg_2790(31),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(3),
      Q => tmp_9_2_1_i_reg_2790(3),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(4),
      Q => tmp_9_2_1_i_reg_2790(4),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(5),
      Q => tmp_9_2_1_i_reg_2790(5),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(6),
      Q => tmp_9_2_1_i_reg_2790(6),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(7),
      Q => tmp_9_2_1_i_reg_2790(7),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(8),
      Q => tmp_9_2_1_i_reg_2790(8),
      R => '0'
    );
\tmp_9_2_1_i_reg_2790_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_1\(9),
      Q => tmp_9_2_1_i_reg_2790(9),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(0),
      Q => tmp_9_2_2_i_reg_2795(0),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(10),
      Q => tmp_9_2_2_i_reg_2795(10),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(11),
      Q => tmp_9_2_2_i_reg_2795(11),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(12),
      Q => tmp_9_2_2_i_reg_2795(12),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(13),
      Q => tmp_9_2_2_i_reg_2795(13),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(14),
      Q => tmp_9_2_2_i_reg_2795(14),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(15),
      Q => tmp_9_2_2_i_reg_2795(15),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(16),
      Q => tmp_9_2_2_i_reg_2795(16),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(17),
      Q => tmp_9_2_2_i_reg_2795(17),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(18),
      Q => tmp_9_2_2_i_reg_2795(18),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(19),
      Q => tmp_9_2_2_i_reg_2795(19),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(1),
      Q => tmp_9_2_2_i_reg_2795(1),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(20),
      Q => tmp_9_2_2_i_reg_2795(20),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(21),
      Q => tmp_9_2_2_i_reg_2795(21),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(22),
      Q => tmp_9_2_2_i_reg_2795(22),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(23),
      Q => tmp_9_2_2_i_reg_2795(23),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(24),
      Q => tmp_9_2_2_i_reg_2795(24),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(25),
      Q => tmp_9_2_2_i_reg_2795(25),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(26),
      Q => tmp_9_2_2_i_reg_2795(26),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(27),
      Q => tmp_9_2_2_i_reg_2795(27),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(28),
      Q => tmp_9_2_2_i_reg_2795(28),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(29),
      Q => tmp_9_2_2_i_reg_2795(29),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(2),
      Q => tmp_9_2_2_i_reg_2795(2),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(30),
      Q => tmp_9_2_2_i_reg_2795(30),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(31),
      Q => tmp_9_2_2_i_reg_2795(31),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(3),
      Q => tmp_9_2_2_i_reg_2795(3),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(4),
      Q => tmp_9_2_2_i_reg_2795(4),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(5),
      Q => tmp_9_2_2_i_reg_2795(5),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(6),
      Q => tmp_9_2_2_i_reg_2795(6),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(7),
      Q => tmp_9_2_2_i_reg_2795(7),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(8),
      Q => tmp_9_2_2_i_reg_2795(8),
      R => '0'
    );
\tmp_9_2_2_i_reg_2795_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_2\(9),
      Q => tmp_9_2_2_i_reg_2795(9),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(0),
      Q => tmp_9_2_3_i_reg_2800(0),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(10),
      Q => tmp_9_2_3_i_reg_2800(10),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(11),
      Q => tmp_9_2_3_i_reg_2800(11),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(12),
      Q => tmp_9_2_3_i_reg_2800(12),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(13),
      Q => tmp_9_2_3_i_reg_2800(13),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(14),
      Q => tmp_9_2_3_i_reg_2800(14),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(15),
      Q => tmp_9_2_3_i_reg_2800(15),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(16),
      Q => tmp_9_2_3_i_reg_2800(16),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(17),
      Q => tmp_9_2_3_i_reg_2800(17),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(18),
      Q => tmp_9_2_3_i_reg_2800(18),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(19),
      Q => tmp_9_2_3_i_reg_2800(19),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(1),
      Q => tmp_9_2_3_i_reg_2800(1),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(20),
      Q => tmp_9_2_3_i_reg_2800(20),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(21),
      Q => tmp_9_2_3_i_reg_2800(21),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(22),
      Q => tmp_9_2_3_i_reg_2800(22),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(23),
      Q => tmp_9_2_3_i_reg_2800(23),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(24),
      Q => tmp_9_2_3_i_reg_2800(24),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(25),
      Q => tmp_9_2_3_i_reg_2800(25),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(26),
      Q => tmp_9_2_3_i_reg_2800(26),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(27),
      Q => tmp_9_2_3_i_reg_2800(27),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(28),
      Q => tmp_9_2_3_i_reg_2800(28),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(29),
      Q => tmp_9_2_3_i_reg_2800(29),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(2),
      Q => tmp_9_2_3_i_reg_2800(2),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(30),
      Q => tmp_9_2_3_i_reg_2800(30),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(31),
      Q => tmp_9_2_3_i_reg_2800(31),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(3),
      Q => tmp_9_2_3_i_reg_2800(3),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(4),
      Q => tmp_9_2_3_i_reg_2800(4),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(5),
      Q => tmp_9_2_3_i_reg_2800(5),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(6),
      Q => tmp_9_2_3_i_reg_2800(6),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(7),
      Q => tmp_9_2_3_i_reg_2800(7),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(8),
      Q => tmp_9_2_3_i_reg_2800(8),
      R => '0'
    );
\tmp_9_2_3_i_reg_2800_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_3\(9),
      Q => tmp_9_2_3_i_reg_2800(9),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(0),
      Q => tmp_9_2_4_i_reg_2805(0),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(10),
      Q => tmp_9_2_4_i_reg_2805(10),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(11),
      Q => tmp_9_2_4_i_reg_2805(11),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(12),
      Q => tmp_9_2_4_i_reg_2805(12),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(13),
      Q => tmp_9_2_4_i_reg_2805(13),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(14),
      Q => tmp_9_2_4_i_reg_2805(14),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(15),
      Q => tmp_9_2_4_i_reg_2805(15),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(16),
      Q => tmp_9_2_4_i_reg_2805(16),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(17),
      Q => tmp_9_2_4_i_reg_2805(17),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(18),
      Q => tmp_9_2_4_i_reg_2805(18),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(19),
      Q => tmp_9_2_4_i_reg_2805(19),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(1),
      Q => tmp_9_2_4_i_reg_2805(1),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(20),
      Q => tmp_9_2_4_i_reg_2805(20),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(21),
      Q => tmp_9_2_4_i_reg_2805(21),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(22),
      Q => tmp_9_2_4_i_reg_2805(22),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(23),
      Q => tmp_9_2_4_i_reg_2805(23),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(24),
      Q => tmp_9_2_4_i_reg_2805(24),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(25),
      Q => tmp_9_2_4_i_reg_2805(25),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(26),
      Q => tmp_9_2_4_i_reg_2805(26),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(27),
      Q => tmp_9_2_4_i_reg_2805(27),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(28),
      Q => tmp_9_2_4_i_reg_2805(28),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(29),
      Q => tmp_9_2_4_i_reg_2805(29),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(2),
      Q => tmp_9_2_4_i_reg_2805(2),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(30),
      Q => tmp_9_2_4_i_reg_2805(30),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(31),
      Q => tmp_9_2_4_i_reg_2805(31),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(3),
      Q => tmp_9_2_4_i_reg_2805(3),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(4),
      Q => tmp_9_2_4_i_reg_2805(4),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(5),
      Q => tmp_9_2_4_i_reg_2805(5),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(6),
      Q => tmp_9_2_4_i_reg_2805(6),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(7),
      Q => tmp_9_2_4_i_reg_2805(7),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(8),
      Q => tmp_9_2_4_i_reg_2805(8),
      R => '0'
    );
\tmp_9_2_4_i_reg_2805_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_4\(9),
      Q => tmp_9_2_4_i_reg_2805(9),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(0),
      Q => tmp_9_2_i_reg_2785(0),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(10),
      Q => tmp_9_2_i_reg_2785(10),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(11),
      Q => tmp_9_2_i_reg_2785(11),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(12),
      Q => tmp_9_2_i_reg_2785(12),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(13),
      Q => tmp_9_2_i_reg_2785(13),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(14),
      Q => tmp_9_2_i_reg_2785(14),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(15),
      Q => tmp_9_2_i_reg_2785(15),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(16),
      Q => tmp_9_2_i_reg_2785(16),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(17),
      Q => tmp_9_2_i_reg_2785(17),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(18),
      Q => tmp_9_2_i_reg_2785(18),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(19),
      Q => tmp_9_2_i_reg_2785(19),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(1),
      Q => tmp_9_2_i_reg_2785(1),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(20),
      Q => tmp_9_2_i_reg_2785(20),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(21),
      Q => tmp_9_2_i_reg_2785(21),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(22),
      Q => tmp_9_2_i_reg_2785(22),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(23),
      Q => tmp_9_2_i_reg_2785(23),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(24),
      Q => tmp_9_2_i_reg_2785(24),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(25),
      Q => tmp_9_2_i_reg_2785(25),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(26),
      Q => tmp_9_2_i_reg_2785(26),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(27),
      Q => tmp_9_2_i_reg_2785(27),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(28),
      Q => tmp_9_2_i_reg_2785(28),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(29),
      Q => tmp_9_2_i_reg_2785(29),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(2),
      Q => tmp_9_2_i_reg_2785(2),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(30),
      Q => tmp_9_2_i_reg_2785(30),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(31),
      Q => tmp_9_2_i_reg_2785(31),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(3),
      Q => tmp_9_2_i_reg_2785(3),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(4),
      Q => tmp_9_2_i_reg_2785(4),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(5),
      Q => tmp_9_2_i_reg_2785(5),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(6),
      Q => tmp_9_2_i_reg_2785(6),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(7),
      Q => tmp_9_2_i_reg_2785(7),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(8),
      Q => tmp_9_2_i_reg_2785(8),
      R => '0'
    );
\tmp_9_2_i_reg_2785_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_0\(9),
      Q => tmp_9_2_i_reg_2785(9),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(0),
      Q => tmp_9_3_1_i_reg_2815(0),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(10),
      Q => tmp_9_3_1_i_reg_2815(10),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(11),
      Q => tmp_9_3_1_i_reg_2815(11),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(12),
      Q => tmp_9_3_1_i_reg_2815(12),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(13),
      Q => tmp_9_3_1_i_reg_2815(13),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(14),
      Q => tmp_9_3_1_i_reg_2815(14),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(15),
      Q => tmp_9_3_1_i_reg_2815(15),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(16),
      Q => tmp_9_3_1_i_reg_2815(16),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(17),
      Q => tmp_9_3_1_i_reg_2815(17),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(18),
      Q => tmp_9_3_1_i_reg_2815(18),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(19),
      Q => tmp_9_3_1_i_reg_2815(19),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(1),
      Q => tmp_9_3_1_i_reg_2815(1),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(20),
      Q => tmp_9_3_1_i_reg_2815(20),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(21),
      Q => tmp_9_3_1_i_reg_2815(21),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(22),
      Q => tmp_9_3_1_i_reg_2815(22),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(23),
      Q => tmp_9_3_1_i_reg_2815(23),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(24),
      Q => tmp_9_3_1_i_reg_2815(24),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(25),
      Q => tmp_9_3_1_i_reg_2815(25),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(26),
      Q => tmp_9_3_1_i_reg_2815(26),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(27),
      Q => tmp_9_3_1_i_reg_2815(27),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(28),
      Q => tmp_9_3_1_i_reg_2815(28),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(29),
      Q => tmp_9_3_1_i_reg_2815(29),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(2),
      Q => tmp_9_3_1_i_reg_2815(2),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(30),
      Q => tmp_9_3_1_i_reg_2815(30),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(31),
      Q => tmp_9_3_1_i_reg_2815(31),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(3),
      Q => tmp_9_3_1_i_reg_2815(3),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(4),
      Q => tmp_9_3_1_i_reg_2815(4),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(5),
      Q => tmp_9_3_1_i_reg_2815(5),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(6),
      Q => tmp_9_3_1_i_reg_2815(6),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(7),
      Q => tmp_9_3_1_i_reg_2815(7),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(8),
      Q => tmp_9_3_1_i_reg_2815(8),
      R => '0'
    );
\tmp_9_3_1_i_reg_2815_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_6\(9),
      Q => tmp_9_3_1_i_reg_2815(9),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(0),
      Q => tmp_9_3_2_i_reg_2820(0),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(10),
      Q => tmp_9_3_2_i_reg_2820(10),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(11),
      Q => tmp_9_3_2_i_reg_2820(11),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(12),
      Q => tmp_9_3_2_i_reg_2820(12),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(13),
      Q => tmp_9_3_2_i_reg_2820(13),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(14),
      Q => tmp_9_3_2_i_reg_2820(14),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(15),
      Q => tmp_9_3_2_i_reg_2820(15),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(16),
      Q => tmp_9_3_2_i_reg_2820(16),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(17),
      Q => tmp_9_3_2_i_reg_2820(17),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(18),
      Q => tmp_9_3_2_i_reg_2820(18),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(19),
      Q => tmp_9_3_2_i_reg_2820(19),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(1),
      Q => tmp_9_3_2_i_reg_2820(1),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(20),
      Q => tmp_9_3_2_i_reg_2820(20),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(21),
      Q => tmp_9_3_2_i_reg_2820(21),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(22),
      Q => tmp_9_3_2_i_reg_2820(22),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(23),
      Q => tmp_9_3_2_i_reg_2820(23),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(24),
      Q => tmp_9_3_2_i_reg_2820(24),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(25),
      Q => tmp_9_3_2_i_reg_2820(25),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(26),
      Q => tmp_9_3_2_i_reg_2820(26),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(27),
      Q => tmp_9_3_2_i_reg_2820(27),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(28),
      Q => tmp_9_3_2_i_reg_2820(28),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(29),
      Q => tmp_9_3_2_i_reg_2820(29),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(2),
      Q => tmp_9_3_2_i_reg_2820(2),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(30),
      Q => tmp_9_3_2_i_reg_2820(30),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(31),
      Q => tmp_9_3_2_i_reg_2820(31),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(3),
      Q => tmp_9_3_2_i_reg_2820(3),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(4),
      Q => tmp_9_3_2_i_reg_2820(4),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(5),
      Q => tmp_9_3_2_i_reg_2820(5),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(6),
      Q => tmp_9_3_2_i_reg_2820(6),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(7),
      Q => tmp_9_3_2_i_reg_2820(7),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(8),
      Q => tmp_9_3_2_i_reg_2820(8),
      R => '0'
    );
\tmp_9_3_2_i_reg_2820_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_7\(9),
      Q => tmp_9_3_2_i_reg_2820(9),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(0),
      Q => tmp_9_3_3_i_reg_2825(0),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(10),
      Q => tmp_9_3_3_i_reg_2825(10),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(11),
      Q => tmp_9_3_3_i_reg_2825(11),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(12),
      Q => tmp_9_3_3_i_reg_2825(12),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(13),
      Q => tmp_9_3_3_i_reg_2825(13),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(14),
      Q => tmp_9_3_3_i_reg_2825(14),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(15),
      Q => tmp_9_3_3_i_reg_2825(15),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(16),
      Q => tmp_9_3_3_i_reg_2825(16),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(17),
      Q => tmp_9_3_3_i_reg_2825(17),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(18),
      Q => tmp_9_3_3_i_reg_2825(18),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(19),
      Q => tmp_9_3_3_i_reg_2825(19),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(1),
      Q => tmp_9_3_3_i_reg_2825(1),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(20),
      Q => tmp_9_3_3_i_reg_2825(20),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(21),
      Q => tmp_9_3_3_i_reg_2825(21),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(22),
      Q => tmp_9_3_3_i_reg_2825(22),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(23),
      Q => tmp_9_3_3_i_reg_2825(23),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(24),
      Q => tmp_9_3_3_i_reg_2825(24),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(25),
      Q => tmp_9_3_3_i_reg_2825(25),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(26),
      Q => tmp_9_3_3_i_reg_2825(26),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(27),
      Q => tmp_9_3_3_i_reg_2825(27),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(28),
      Q => tmp_9_3_3_i_reg_2825(28),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(29),
      Q => tmp_9_3_3_i_reg_2825(29),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(2),
      Q => tmp_9_3_3_i_reg_2825(2),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(30),
      Q => tmp_9_3_3_i_reg_2825(30),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(31),
      Q => tmp_9_3_3_i_reg_2825(31),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(3),
      Q => tmp_9_3_3_i_reg_2825(3),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(4),
      Q => tmp_9_3_3_i_reg_2825(4),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(5),
      Q => tmp_9_3_3_i_reg_2825(5),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(6),
      Q => tmp_9_3_3_i_reg_2825(6),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(7),
      Q => tmp_9_3_3_i_reg_2825(7),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(8),
      Q => tmp_9_3_3_i_reg_2825(8),
      R => '0'
    );
\tmp_9_3_3_i_reg_2825_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_8\(9),
      Q => tmp_9_3_3_i_reg_2825(9),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(0),
      Q => tmp_9_3_i_reg_2810(0),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(10),
      Q => tmp_9_3_i_reg_2810(10),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(11),
      Q => tmp_9_3_i_reg_2810(11),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(12),
      Q => tmp_9_3_i_reg_2810(12),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(13),
      Q => tmp_9_3_i_reg_2810(13),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(14),
      Q => tmp_9_3_i_reg_2810(14),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(15),
      Q => tmp_9_3_i_reg_2810(15),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(16),
      Q => tmp_9_3_i_reg_2810(16),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(17),
      Q => tmp_9_3_i_reg_2810(17),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(18),
      Q => tmp_9_3_i_reg_2810(18),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(19),
      Q => tmp_9_3_i_reg_2810(19),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(1),
      Q => tmp_9_3_i_reg_2810(1),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(20),
      Q => tmp_9_3_i_reg_2810(20),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(21),
      Q => tmp_9_3_i_reg_2810(21),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(22),
      Q => tmp_9_3_i_reg_2810(22),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(23),
      Q => tmp_9_3_i_reg_2810(23),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(24),
      Q => tmp_9_3_i_reg_2810(24),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(25),
      Q => tmp_9_3_i_reg_2810(25),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(26),
      Q => tmp_9_3_i_reg_2810(26),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(27),
      Q => tmp_9_3_i_reg_2810(27),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(28),
      Q => tmp_9_3_i_reg_2810(28),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(29),
      Q => tmp_9_3_i_reg_2810(29),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(2),
      Q => tmp_9_3_i_reg_2810(2),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(30),
      Q => tmp_9_3_i_reg_2810(30),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(31),
      Q => tmp_9_3_i_reg_2810(31),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(3),
      Q => tmp_9_3_i_reg_2810(3),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(4),
      Q => tmp_9_3_i_reg_2810(4),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(5),
      Q => tmp_9_3_i_reg_2810(5),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(6),
      Q => tmp_9_3_i_reg_2810(6),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(7),
      Q => tmp_9_3_i_reg_2810(7),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(8),
      Q => tmp_9_3_i_reg_2810(8),
      R => '0'
    );
\tmp_9_3_i_reg_2810_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_5\(9),
      Q => tmp_9_3_i_reg_2810(9),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(0),
      Q => tmp_9_4_1_i_reg_2830(0),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(10),
      Q => tmp_9_4_1_i_reg_2830(10),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(11),
      Q => tmp_9_4_1_i_reg_2830(11),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(12),
      Q => tmp_9_4_1_i_reg_2830(12),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(13),
      Q => tmp_9_4_1_i_reg_2830(13),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(14),
      Q => tmp_9_4_1_i_reg_2830(14),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(15),
      Q => tmp_9_4_1_i_reg_2830(15),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(16),
      Q => tmp_9_4_1_i_reg_2830(16),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(17),
      Q => tmp_9_4_1_i_reg_2830(17),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(18),
      Q => tmp_9_4_1_i_reg_2830(18),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(19),
      Q => tmp_9_4_1_i_reg_2830(19),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(1),
      Q => tmp_9_4_1_i_reg_2830(1),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(20),
      Q => tmp_9_4_1_i_reg_2830(20),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(21),
      Q => tmp_9_4_1_i_reg_2830(21),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(22),
      Q => tmp_9_4_1_i_reg_2830(22),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(23),
      Q => tmp_9_4_1_i_reg_2830(23),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(24),
      Q => tmp_9_4_1_i_reg_2830(24),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(25),
      Q => tmp_9_4_1_i_reg_2830(25),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(26),
      Q => tmp_9_4_1_i_reg_2830(26),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(27),
      Q => tmp_9_4_1_i_reg_2830(27),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(28),
      Q => tmp_9_4_1_i_reg_2830(28),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(29),
      Q => tmp_9_4_1_i_reg_2830(29),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(2),
      Q => tmp_9_4_1_i_reg_2830(2),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(30),
      Q => tmp_9_4_1_i_reg_2830(30),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(31),
      Q => tmp_9_4_1_i_reg_2830(31),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(3),
      Q => tmp_9_4_1_i_reg_2830(3),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(4),
      Q => tmp_9_4_1_i_reg_2830(4),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(5),
      Q => tmp_9_4_1_i_reg_2830(5),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(6),
      Q => tmp_9_4_1_i_reg_2830(6),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(7),
      Q => tmp_9_4_1_i_reg_2830(7),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(8),
      Q => tmp_9_4_1_i_reg_2830(8),
      R => '0'
    );
\tmp_9_4_1_i_reg_2830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_11\(9),
      Q => tmp_9_4_1_i_reg_2830(9),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(0),
      Q => tmp_9_4_2_i_reg_2835(0),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(10),
      Q => tmp_9_4_2_i_reg_2835(10),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(11),
      Q => tmp_9_4_2_i_reg_2835(11),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(12),
      Q => tmp_9_4_2_i_reg_2835(12),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(13),
      Q => tmp_9_4_2_i_reg_2835(13),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(14),
      Q => tmp_9_4_2_i_reg_2835(14),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(15),
      Q => tmp_9_4_2_i_reg_2835(15),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(16),
      Q => tmp_9_4_2_i_reg_2835(16),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(17),
      Q => tmp_9_4_2_i_reg_2835(17),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(18),
      Q => tmp_9_4_2_i_reg_2835(18),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(19),
      Q => tmp_9_4_2_i_reg_2835(19),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(1),
      Q => tmp_9_4_2_i_reg_2835(1),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(20),
      Q => tmp_9_4_2_i_reg_2835(20),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(21),
      Q => tmp_9_4_2_i_reg_2835(21),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(22),
      Q => tmp_9_4_2_i_reg_2835(22),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(23),
      Q => tmp_9_4_2_i_reg_2835(23),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(24),
      Q => tmp_9_4_2_i_reg_2835(24),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(25),
      Q => tmp_9_4_2_i_reg_2835(25),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(26),
      Q => tmp_9_4_2_i_reg_2835(26),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(27),
      Q => tmp_9_4_2_i_reg_2835(27),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(28),
      Q => tmp_9_4_2_i_reg_2835(28),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(29),
      Q => tmp_9_4_2_i_reg_2835(29),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(2),
      Q => tmp_9_4_2_i_reg_2835(2),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(30),
      Q => tmp_9_4_2_i_reg_2835(30),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(31),
      Q => tmp_9_4_2_i_reg_2835(31),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(3),
      Q => tmp_9_4_2_i_reg_2835(3),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(4),
      Q => tmp_9_4_2_i_reg_2835(4),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(5),
      Q => tmp_9_4_2_i_reg_2835(5),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(6),
      Q => tmp_9_4_2_i_reg_2835(6),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(7),
      Q => tmp_9_4_2_i_reg_2835(7),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(8),
      Q => tmp_9_4_2_i_reg_2835(8),
      R => '0'
    );
\tmp_9_4_2_i_reg_2835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp20_reg_28500,
      D => \cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff3_reg_12\(9),
      Q => tmp_9_4_2_i_reg_2835(9),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(0),
      Q => windowRightCol_2_reg_2745(0),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(10),
      Q => windowRightCol_2_reg_2745(10),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(11),
      Q => windowRightCol_2_reg_2745(11),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(12),
      Q => windowRightCol_2_reg_2745(12),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(13),
      Q => windowRightCol_2_reg_2745(13),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(14),
      Q => windowRightCol_2_reg_2745(14),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(15),
      Q => windowRightCol_2_reg_2745(15),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(16),
      Q => windowRightCol_2_reg_2745(16),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(17),
      Q => windowRightCol_2_reg_2745(17),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(18),
      Q => windowRightCol_2_reg_2745(18),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(19),
      Q => windowRightCol_2_reg_2745(19),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(1),
      Q => windowRightCol_2_reg_2745(1),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(20),
      Q => windowRightCol_2_reg_2745(20),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(21),
      Q => windowRightCol_2_reg_2745(21),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(22),
      Q => windowRightCol_2_reg_2745(22),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(23),
      Q => windowRightCol_2_reg_2745(23),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(24),
      Q => windowRightCol_2_reg_2745(24),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(25),
      Q => windowRightCol_2_reg_2745(25),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(26),
      Q => windowRightCol_2_reg_2745(26),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(27),
      Q => windowRightCol_2_reg_2745(27),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(28),
      Q => windowRightCol_2_reg_2745(28),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(29),
      Q => windowRightCol_2_reg_2745(29),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(2),
      Q => windowRightCol_2_reg_2745(2),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(30),
      Q => windowRightCol_2_reg_2745(30),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(31),
      Q => windowRightCol_2_reg_2745(31),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(3),
      Q => windowRightCol_2_reg_2745(3),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(4),
      Q => windowRightCol_2_reg_2745(4),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(5),
      Q => windowRightCol_2_reg_2745(5),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(6),
      Q => windowRightCol_2_reg_2745(6),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(7),
      Q => windowRightCol_2_reg_2745(7),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(8),
      Q => windowRightCol_2_reg_2745(8),
      R => '0'
    );
\windowRightCol_2_reg_2745_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_2_q0(9),
      Q => windowRightCol_2_reg_2745(9),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(0),
      Q => windowRightCol_3_reg_2750(0),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(10),
      Q => windowRightCol_3_reg_2750(10),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(11),
      Q => windowRightCol_3_reg_2750(11),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(12),
      Q => windowRightCol_3_reg_2750(12),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(13),
      Q => windowRightCol_3_reg_2750(13),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(14),
      Q => windowRightCol_3_reg_2750(14),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(15),
      Q => windowRightCol_3_reg_2750(15),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(16),
      Q => windowRightCol_3_reg_2750(16),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(17),
      Q => windowRightCol_3_reg_2750(17),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(18),
      Q => windowRightCol_3_reg_2750(18),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(19),
      Q => windowRightCol_3_reg_2750(19),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(1),
      Q => windowRightCol_3_reg_2750(1),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(20),
      Q => windowRightCol_3_reg_2750(20),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(21),
      Q => windowRightCol_3_reg_2750(21),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(22),
      Q => windowRightCol_3_reg_2750(22),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(23),
      Q => windowRightCol_3_reg_2750(23),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(24),
      Q => windowRightCol_3_reg_2750(24),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(25),
      Q => windowRightCol_3_reg_2750(25),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(26),
      Q => windowRightCol_3_reg_2750(26),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(27),
      Q => windowRightCol_3_reg_2750(27),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(28),
      Q => windowRightCol_3_reg_2750(28),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(29),
      Q => windowRightCol_3_reg_2750(29),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(2),
      Q => windowRightCol_3_reg_2750(2),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(30),
      Q => windowRightCol_3_reg_2750(30),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(31),
      Q => windowRightCol_3_reg_2750(31),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(3),
      Q => windowRightCol_3_reg_2750(3),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(4),
      Q => windowRightCol_3_reg_2750(4),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(5),
      Q => windowRightCol_3_reg_2750(5),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(6),
      Q => windowRightCol_3_reg_2750(6),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(7),
      Q => windowRightCol_3_reg_2750(7),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(8),
      Q => windowRightCol_3_reg_2750(8),
      R => '0'
    );
\windowRightCol_3_reg_2750_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_3_q0(9),
      Q => windowRightCol_3_reg_2750(9),
      R => '0'
    );
\window_0_0_fu_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(0),
      Q => window_0_0_fu_214(0),
      R => '0'
    );
\window_0_0_fu_214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(10),
      Q => window_0_0_fu_214(10),
      R => '0'
    );
\window_0_0_fu_214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(11),
      Q => window_0_0_fu_214(11),
      R => '0'
    );
\window_0_0_fu_214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(12),
      Q => window_0_0_fu_214(12),
      R => '0'
    );
\window_0_0_fu_214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(13),
      Q => window_0_0_fu_214(13),
      R => '0'
    );
\window_0_0_fu_214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(14),
      Q => window_0_0_fu_214(14),
      R => '0'
    );
\window_0_0_fu_214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(15),
      Q => window_0_0_fu_214(15),
      R => '0'
    );
\window_0_0_fu_214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(16),
      Q => window_0_0_fu_214(16),
      R => '0'
    );
\window_0_0_fu_214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(17),
      Q => window_0_0_fu_214(17),
      R => '0'
    );
\window_0_0_fu_214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(18),
      Q => window_0_0_fu_214(18),
      R => '0'
    );
\window_0_0_fu_214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(19),
      Q => window_0_0_fu_214(19),
      R => '0'
    );
\window_0_0_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(1),
      Q => window_0_0_fu_214(1),
      R => '0'
    );
\window_0_0_fu_214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(20),
      Q => window_0_0_fu_214(20),
      R => '0'
    );
\window_0_0_fu_214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(21),
      Q => window_0_0_fu_214(21),
      R => '0'
    );
\window_0_0_fu_214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(22),
      Q => window_0_0_fu_214(22),
      R => '0'
    );
\window_0_0_fu_214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(23),
      Q => window_0_0_fu_214(23),
      R => '0'
    );
\window_0_0_fu_214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(24),
      Q => window_0_0_fu_214(24),
      R => '0'
    );
\window_0_0_fu_214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(25),
      Q => window_0_0_fu_214(25),
      R => '0'
    );
\window_0_0_fu_214_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(26),
      Q => window_0_0_fu_214(26),
      R => '0'
    );
\window_0_0_fu_214_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(27),
      Q => window_0_0_fu_214(27),
      R => '0'
    );
\window_0_0_fu_214_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(28),
      Q => window_0_0_fu_214(28),
      R => '0'
    );
\window_0_0_fu_214_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(29),
      Q => window_0_0_fu_214(29),
      R => '0'
    );
\window_0_0_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(2),
      Q => window_0_0_fu_214(2),
      R => '0'
    );
\window_0_0_fu_214_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(30),
      Q => window_0_0_fu_214(30),
      R => '0'
    );
\window_0_0_fu_214_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(31),
      Q => window_0_0_fu_214(31),
      R => '0'
    );
\window_0_0_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(3),
      Q => window_0_0_fu_214(3),
      R => '0'
    );
\window_0_0_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(4),
      Q => window_0_0_fu_214(4),
      R => '0'
    );
\window_0_0_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(5),
      Q => window_0_0_fu_214(5),
      R => '0'
    );
\window_0_0_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(6),
      Q => window_0_0_fu_214(6),
      R => '0'
    );
\window_0_0_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(7),
      Q => window_0_0_fu_214(7),
      R => '0'
    );
\window_0_0_fu_214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(8),
      Q => window_0_0_fu_214(8),
      R => '0'
    );
\window_0_0_fu_214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_1_fu_218(9),
      Q => window_0_0_fu_214(9),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(0),
      Q => window_0_0_read_as_fu_210(0),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(10),
      Q => window_0_0_read_as_fu_210(10),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(11),
      Q => window_0_0_read_as_fu_210(11),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(12),
      Q => window_0_0_read_as_fu_210(12),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(13),
      Q => window_0_0_read_as_fu_210(13),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(14),
      Q => window_0_0_read_as_fu_210(14),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(15),
      Q => window_0_0_read_as_fu_210(15),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(16),
      Q => window_0_0_read_as_fu_210(16),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(17),
      Q => window_0_0_read_as_fu_210(17),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(18),
      Q => window_0_0_read_as_fu_210(18),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(19),
      Q => window_0_0_read_as_fu_210(19),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(1),
      Q => window_0_0_read_as_fu_210(1),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(20),
      Q => window_0_0_read_as_fu_210(20),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(21),
      Q => window_0_0_read_as_fu_210(21),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(22),
      Q => window_0_0_read_as_fu_210(22),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(23),
      Q => window_0_0_read_as_fu_210(23),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(24),
      Q => window_0_0_read_as_fu_210(24),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(25),
      Q => window_0_0_read_as_fu_210(25),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(26),
      Q => window_0_0_read_as_fu_210(26),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(27),
      Q => window_0_0_read_as_fu_210(27),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(28),
      Q => window_0_0_read_as_fu_210(28),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(29),
      Q => window_0_0_read_as_fu_210(29),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(2),
      Q => window_0_0_read_as_fu_210(2),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(30),
      Q => window_0_0_read_as_fu_210(30),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(31),
      Q => window_0_0_read_as_fu_210(31),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(3),
      Q => window_0_0_read_as_fu_210(3),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(4),
      Q => window_0_0_read_as_fu_210(4),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(5),
      Q => window_0_0_read_as_fu_210(5),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(6),
      Q => window_0_0_read_as_fu_210(6),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(7),
      Q => window_0_0_read_as_fu_210(7),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(8),
      Q => window_0_0_read_as_fu_210(8),
      R => '0'
    );
\window_0_0_read_as_fu_210_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_0_fu_214(9),
      Q => window_0_0_read_as_fu_210(9),
      R => '0'
    );
\window_0_1_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(0),
      Q => window_0_1_fu_218(0),
      R => '0'
    );
\window_0_1_fu_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(10),
      Q => window_0_1_fu_218(10),
      R => '0'
    );
\window_0_1_fu_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(11),
      Q => window_0_1_fu_218(11),
      R => '0'
    );
\window_0_1_fu_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(12),
      Q => window_0_1_fu_218(12),
      R => '0'
    );
\window_0_1_fu_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(13),
      Q => window_0_1_fu_218(13),
      R => '0'
    );
\window_0_1_fu_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(14),
      Q => window_0_1_fu_218(14),
      R => '0'
    );
\window_0_1_fu_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(15),
      Q => window_0_1_fu_218(15),
      R => '0'
    );
\window_0_1_fu_218_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(16),
      Q => window_0_1_fu_218(16),
      R => '0'
    );
\window_0_1_fu_218_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(17),
      Q => window_0_1_fu_218(17),
      R => '0'
    );
\window_0_1_fu_218_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(18),
      Q => window_0_1_fu_218(18),
      R => '0'
    );
\window_0_1_fu_218_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(19),
      Q => window_0_1_fu_218(19),
      R => '0'
    );
\window_0_1_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(1),
      Q => window_0_1_fu_218(1),
      R => '0'
    );
\window_0_1_fu_218_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(20),
      Q => window_0_1_fu_218(20),
      R => '0'
    );
\window_0_1_fu_218_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(21),
      Q => window_0_1_fu_218(21),
      R => '0'
    );
\window_0_1_fu_218_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(22),
      Q => window_0_1_fu_218(22),
      R => '0'
    );
\window_0_1_fu_218_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(23),
      Q => window_0_1_fu_218(23),
      R => '0'
    );
\window_0_1_fu_218_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(24),
      Q => window_0_1_fu_218(24),
      R => '0'
    );
\window_0_1_fu_218_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(25),
      Q => window_0_1_fu_218(25),
      R => '0'
    );
\window_0_1_fu_218_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(26),
      Q => window_0_1_fu_218(26),
      R => '0'
    );
\window_0_1_fu_218_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(27),
      Q => window_0_1_fu_218(27),
      R => '0'
    );
\window_0_1_fu_218_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(28),
      Q => window_0_1_fu_218(28),
      R => '0'
    );
\window_0_1_fu_218_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(29),
      Q => window_0_1_fu_218(29),
      R => '0'
    );
\window_0_1_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(2),
      Q => window_0_1_fu_218(2),
      R => '0'
    );
\window_0_1_fu_218_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(30),
      Q => window_0_1_fu_218(30),
      R => '0'
    );
\window_0_1_fu_218_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(31),
      Q => window_0_1_fu_218(31),
      R => '0'
    );
\window_0_1_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(3),
      Q => window_0_1_fu_218(3),
      R => '0'
    );
\window_0_1_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(4),
      Q => window_0_1_fu_218(4),
      R => '0'
    );
\window_0_1_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(5),
      Q => window_0_1_fu_218(5),
      R => '0'
    );
\window_0_1_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(6),
      Q => window_0_1_fu_218(6),
      R => '0'
    );
\window_0_1_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(7),
      Q => window_0_1_fu_218(7),
      R => '0'
    );
\window_0_1_fu_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(8),
      Q => window_0_1_fu_218(8),
      R => '0'
    );
\window_0_1_fu_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_2_fu_222(9),
      Q => window_0_1_fu_218(9),
      R => '0'
    );
\window_0_2_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(0),
      Q => window_0_2_fu_222(0),
      R => '0'
    );
\window_0_2_fu_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(10),
      Q => window_0_2_fu_222(10),
      R => '0'
    );
\window_0_2_fu_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(11),
      Q => window_0_2_fu_222(11),
      R => '0'
    );
\window_0_2_fu_222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(12),
      Q => window_0_2_fu_222(12),
      R => '0'
    );
\window_0_2_fu_222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(13),
      Q => window_0_2_fu_222(13),
      R => '0'
    );
\window_0_2_fu_222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(14),
      Q => window_0_2_fu_222(14),
      R => '0'
    );
\window_0_2_fu_222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(15),
      Q => window_0_2_fu_222(15),
      R => '0'
    );
\window_0_2_fu_222_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(16),
      Q => window_0_2_fu_222(16),
      R => '0'
    );
\window_0_2_fu_222_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(17),
      Q => window_0_2_fu_222(17),
      R => '0'
    );
\window_0_2_fu_222_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(18),
      Q => window_0_2_fu_222(18),
      R => '0'
    );
\window_0_2_fu_222_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(19),
      Q => window_0_2_fu_222(19),
      R => '0'
    );
\window_0_2_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(1),
      Q => window_0_2_fu_222(1),
      R => '0'
    );
\window_0_2_fu_222_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(20),
      Q => window_0_2_fu_222(20),
      R => '0'
    );
\window_0_2_fu_222_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(21),
      Q => window_0_2_fu_222(21),
      R => '0'
    );
\window_0_2_fu_222_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(22),
      Q => window_0_2_fu_222(22),
      R => '0'
    );
\window_0_2_fu_222_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(23),
      Q => window_0_2_fu_222(23),
      R => '0'
    );
\window_0_2_fu_222_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(24),
      Q => window_0_2_fu_222(24),
      R => '0'
    );
\window_0_2_fu_222_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(25),
      Q => window_0_2_fu_222(25),
      R => '0'
    );
\window_0_2_fu_222_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(26),
      Q => window_0_2_fu_222(26),
      R => '0'
    );
\window_0_2_fu_222_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(27),
      Q => window_0_2_fu_222(27),
      R => '0'
    );
\window_0_2_fu_222_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(28),
      Q => window_0_2_fu_222(28),
      R => '0'
    );
\window_0_2_fu_222_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(29),
      Q => window_0_2_fu_222(29),
      R => '0'
    );
\window_0_2_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(2),
      Q => window_0_2_fu_222(2),
      R => '0'
    );
\window_0_2_fu_222_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(30),
      Q => window_0_2_fu_222(30),
      R => '0'
    );
\window_0_2_fu_222_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(31),
      Q => window_0_2_fu_222(31),
      R => '0'
    );
\window_0_2_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(3),
      Q => window_0_2_fu_222(3),
      R => '0'
    );
\window_0_2_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(4),
      Q => window_0_2_fu_222(4),
      R => '0'
    );
\window_0_2_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(5),
      Q => window_0_2_fu_222(5),
      R => '0'
    );
\window_0_2_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(6),
      Q => window_0_2_fu_222(6),
      R => '0'
    );
\window_0_2_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(7),
      Q => window_0_2_fu_222(7),
      R => '0'
    );
\window_0_2_fu_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(8),
      Q => window_0_2_fu_222(8),
      R => '0'
    );
\window_0_2_fu_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_0_3_fu_226(9),
      Q => window_0_2_fu_222(9),
      R => '0'
    );
\window_0_3_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_35,
      Q => window_0_3_fu_226(0),
      R => '0'
    );
\window_0_3_fu_226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_25,
      Q => window_0_3_fu_226(10),
      R => '0'
    );
\window_0_3_fu_226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_24,
      Q => window_0_3_fu_226(11),
      R => '0'
    );
\window_0_3_fu_226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_23,
      Q => window_0_3_fu_226(12),
      R => '0'
    );
\window_0_3_fu_226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_22,
      Q => window_0_3_fu_226(13),
      R => '0'
    );
\window_0_3_fu_226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_21,
      Q => window_0_3_fu_226(14),
      R => '0'
    );
\window_0_3_fu_226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_20,
      Q => window_0_3_fu_226(15),
      R => '0'
    );
\window_0_3_fu_226_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_19,
      Q => window_0_3_fu_226(16),
      R => '0'
    );
\window_0_3_fu_226_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_18,
      Q => window_0_3_fu_226(17),
      R => '0'
    );
\window_0_3_fu_226_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_17,
      Q => window_0_3_fu_226(18),
      R => '0'
    );
\window_0_3_fu_226_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_16,
      Q => window_0_3_fu_226(19),
      R => '0'
    );
\window_0_3_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_34,
      Q => window_0_3_fu_226(1),
      R => '0'
    );
\window_0_3_fu_226_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_15,
      Q => window_0_3_fu_226(20),
      R => '0'
    );
\window_0_3_fu_226_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_14,
      Q => window_0_3_fu_226(21),
      R => '0'
    );
\window_0_3_fu_226_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_13,
      Q => window_0_3_fu_226(22),
      R => '0'
    );
\window_0_3_fu_226_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_12,
      Q => window_0_3_fu_226(23),
      R => '0'
    );
\window_0_3_fu_226_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_11,
      Q => window_0_3_fu_226(24),
      R => '0'
    );
\window_0_3_fu_226_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_10,
      Q => window_0_3_fu_226(25),
      R => '0'
    );
\window_0_3_fu_226_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_9,
      Q => window_0_3_fu_226(26),
      R => '0'
    );
\window_0_3_fu_226_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_8,
      Q => window_0_3_fu_226(27),
      R => '0'
    );
\window_0_3_fu_226_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_7,
      Q => window_0_3_fu_226(28),
      R => '0'
    );
\window_0_3_fu_226_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_6,
      Q => window_0_3_fu_226(29),
      R => '0'
    );
\window_0_3_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_33,
      Q => window_0_3_fu_226(2),
      R => '0'
    );
\window_0_3_fu_226_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_5,
      Q => window_0_3_fu_226(30),
      R => '0'
    );
\window_0_3_fu_226_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_4,
      Q => window_0_3_fu_226(31),
      R => '0'
    );
\window_0_3_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_32,
      Q => window_0_3_fu_226(3),
      R => '0'
    );
\window_0_3_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_31,
      Q => window_0_3_fu_226(4),
      R => '0'
    );
\window_0_3_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_30,
      Q => window_0_3_fu_226(5),
      R => '0'
    );
\window_0_3_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_29,
      Q => window_0_3_fu_226(6),
      R => '0'
    );
\window_0_3_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_28,
      Q => window_0_3_fu_226(7),
      R => '0'
    );
\window_0_3_fu_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_27,
      Q => window_0_3_fu_226(8),
      R => '0'
    );
\window_0_3_fu_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_0_U_n_26,
      Q => window_0_3_fu_226(9),
      R => '0'
    );
\window_1_0_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(0),
      Q => window_1_0_fu_234(0),
      R => '0'
    );
\window_1_0_fu_234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(10),
      Q => window_1_0_fu_234(10),
      R => '0'
    );
\window_1_0_fu_234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(11),
      Q => window_1_0_fu_234(11),
      R => '0'
    );
\window_1_0_fu_234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(12),
      Q => window_1_0_fu_234(12),
      R => '0'
    );
\window_1_0_fu_234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(13),
      Q => window_1_0_fu_234(13),
      R => '0'
    );
\window_1_0_fu_234_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(14),
      Q => window_1_0_fu_234(14),
      R => '0'
    );
\window_1_0_fu_234_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(15),
      Q => window_1_0_fu_234(15),
      R => '0'
    );
\window_1_0_fu_234_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(16),
      Q => window_1_0_fu_234(16),
      R => '0'
    );
\window_1_0_fu_234_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(17),
      Q => window_1_0_fu_234(17),
      R => '0'
    );
\window_1_0_fu_234_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(18),
      Q => window_1_0_fu_234(18),
      R => '0'
    );
\window_1_0_fu_234_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(19),
      Q => window_1_0_fu_234(19),
      R => '0'
    );
\window_1_0_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(1),
      Q => window_1_0_fu_234(1),
      R => '0'
    );
\window_1_0_fu_234_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(20),
      Q => window_1_0_fu_234(20),
      R => '0'
    );
\window_1_0_fu_234_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(21),
      Q => window_1_0_fu_234(21),
      R => '0'
    );
\window_1_0_fu_234_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(22),
      Q => window_1_0_fu_234(22),
      R => '0'
    );
\window_1_0_fu_234_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(23),
      Q => window_1_0_fu_234(23),
      R => '0'
    );
\window_1_0_fu_234_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(24),
      Q => window_1_0_fu_234(24),
      R => '0'
    );
\window_1_0_fu_234_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(25),
      Q => window_1_0_fu_234(25),
      R => '0'
    );
\window_1_0_fu_234_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(26),
      Q => window_1_0_fu_234(26),
      R => '0'
    );
\window_1_0_fu_234_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(27),
      Q => window_1_0_fu_234(27),
      R => '0'
    );
\window_1_0_fu_234_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(28),
      Q => window_1_0_fu_234(28),
      R => '0'
    );
\window_1_0_fu_234_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(29),
      Q => window_1_0_fu_234(29),
      R => '0'
    );
\window_1_0_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(2),
      Q => window_1_0_fu_234(2),
      R => '0'
    );
\window_1_0_fu_234_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(30),
      Q => window_1_0_fu_234(30),
      R => '0'
    );
\window_1_0_fu_234_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(31),
      Q => window_1_0_fu_234(31),
      R => '0'
    );
\window_1_0_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(3),
      Q => window_1_0_fu_234(3),
      R => '0'
    );
\window_1_0_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(4),
      Q => window_1_0_fu_234(4),
      R => '0'
    );
\window_1_0_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(5),
      Q => window_1_0_fu_234(5),
      R => '0'
    );
\window_1_0_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(6),
      Q => window_1_0_fu_234(6),
      R => '0'
    );
\window_1_0_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(7),
      Q => window_1_0_fu_234(7),
      R => '0'
    );
\window_1_0_fu_234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(8),
      Q => window_1_0_fu_234(8),
      R => '0'
    );
\window_1_0_fu_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_1_fu_238(9),
      Q => window_1_0_fu_234(9),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(0),
      Q => window_1_0_read_as_fu_230(0),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(10),
      Q => window_1_0_read_as_fu_230(10),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(11),
      Q => window_1_0_read_as_fu_230(11),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(12),
      Q => window_1_0_read_as_fu_230(12),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(13),
      Q => window_1_0_read_as_fu_230(13),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(14),
      Q => window_1_0_read_as_fu_230(14),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(15),
      Q => window_1_0_read_as_fu_230(15),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(16),
      Q => window_1_0_read_as_fu_230(16),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(17),
      Q => window_1_0_read_as_fu_230(17),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(18),
      Q => window_1_0_read_as_fu_230(18),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(19),
      Q => window_1_0_read_as_fu_230(19),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(1),
      Q => window_1_0_read_as_fu_230(1),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(20),
      Q => window_1_0_read_as_fu_230(20),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(21),
      Q => window_1_0_read_as_fu_230(21),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(22),
      Q => window_1_0_read_as_fu_230(22),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(23),
      Q => window_1_0_read_as_fu_230(23),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(24),
      Q => window_1_0_read_as_fu_230(24),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(25),
      Q => window_1_0_read_as_fu_230(25),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(26),
      Q => window_1_0_read_as_fu_230(26),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(27),
      Q => window_1_0_read_as_fu_230(27),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(28),
      Q => window_1_0_read_as_fu_230(28),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(29),
      Q => window_1_0_read_as_fu_230(29),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(2),
      Q => window_1_0_read_as_fu_230(2),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(30),
      Q => window_1_0_read_as_fu_230(30),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(31),
      Q => window_1_0_read_as_fu_230(31),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(3),
      Q => window_1_0_read_as_fu_230(3),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(4),
      Q => window_1_0_read_as_fu_230(4),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(5),
      Q => window_1_0_read_as_fu_230(5),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(6),
      Q => window_1_0_read_as_fu_230(6),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(7),
      Q => window_1_0_read_as_fu_230(7),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(8),
      Q => window_1_0_read_as_fu_230(8),
      R => '0'
    );
\window_1_0_read_as_fu_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_0_fu_234(9),
      Q => window_1_0_read_as_fu_230(9),
      R => '0'
    );
\window_1_1_fu_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(0),
      Q => window_1_1_fu_238(0),
      R => '0'
    );
\window_1_1_fu_238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(10),
      Q => window_1_1_fu_238(10),
      R => '0'
    );
\window_1_1_fu_238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(11),
      Q => window_1_1_fu_238(11),
      R => '0'
    );
\window_1_1_fu_238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(12),
      Q => window_1_1_fu_238(12),
      R => '0'
    );
\window_1_1_fu_238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(13),
      Q => window_1_1_fu_238(13),
      R => '0'
    );
\window_1_1_fu_238_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(14),
      Q => window_1_1_fu_238(14),
      R => '0'
    );
\window_1_1_fu_238_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(15),
      Q => window_1_1_fu_238(15),
      R => '0'
    );
\window_1_1_fu_238_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(16),
      Q => window_1_1_fu_238(16),
      R => '0'
    );
\window_1_1_fu_238_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(17),
      Q => window_1_1_fu_238(17),
      R => '0'
    );
\window_1_1_fu_238_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(18),
      Q => window_1_1_fu_238(18),
      R => '0'
    );
\window_1_1_fu_238_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(19),
      Q => window_1_1_fu_238(19),
      R => '0'
    );
\window_1_1_fu_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(1),
      Q => window_1_1_fu_238(1),
      R => '0'
    );
\window_1_1_fu_238_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(20),
      Q => window_1_1_fu_238(20),
      R => '0'
    );
\window_1_1_fu_238_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(21),
      Q => window_1_1_fu_238(21),
      R => '0'
    );
\window_1_1_fu_238_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(22),
      Q => window_1_1_fu_238(22),
      R => '0'
    );
\window_1_1_fu_238_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(23),
      Q => window_1_1_fu_238(23),
      R => '0'
    );
\window_1_1_fu_238_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(24),
      Q => window_1_1_fu_238(24),
      R => '0'
    );
\window_1_1_fu_238_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(25),
      Q => window_1_1_fu_238(25),
      R => '0'
    );
\window_1_1_fu_238_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(26),
      Q => window_1_1_fu_238(26),
      R => '0'
    );
\window_1_1_fu_238_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(27),
      Q => window_1_1_fu_238(27),
      R => '0'
    );
\window_1_1_fu_238_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(28),
      Q => window_1_1_fu_238(28),
      R => '0'
    );
\window_1_1_fu_238_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(29),
      Q => window_1_1_fu_238(29),
      R => '0'
    );
\window_1_1_fu_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(2),
      Q => window_1_1_fu_238(2),
      R => '0'
    );
\window_1_1_fu_238_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(30),
      Q => window_1_1_fu_238(30),
      R => '0'
    );
\window_1_1_fu_238_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(31),
      Q => window_1_1_fu_238(31),
      R => '0'
    );
\window_1_1_fu_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(3),
      Q => window_1_1_fu_238(3),
      R => '0'
    );
\window_1_1_fu_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(4),
      Q => window_1_1_fu_238(4),
      R => '0'
    );
\window_1_1_fu_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(5),
      Q => window_1_1_fu_238(5),
      R => '0'
    );
\window_1_1_fu_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(6),
      Q => window_1_1_fu_238(6),
      R => '0'
    );
\window_1_1_fu_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(7),
      Q => window_1_1_fu_238(7),
      R => '0'
    );
\window_1_1_fu_238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(8),
      Q => window_1_1_fu_238(8),
      R => '0'
    );
\window_1_1_fu_238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_2_fu_242(9),
      Q => window_1_1_fu_238(9),
      R => '0'
    );
\window_1_2_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(0),
      Q => window_1_2_fu_242(0),
      R => '0'
    );
\window_1_2_fu_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(10),
      Q => window_1_2_fu_242(10),
      R => '0'
    );
\window_1_2_fu_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(11),
      Q => window_1_2_fu_242(11),
      R => '0'
    );
\window_1_2_fu_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(12),
      Q => window_1_2_fu_242(12),
      R => '0'
    );
\window_1_2_fu_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(13),
      Q => window_1_2_fu_242(13),
      R => '0'
    );
\window_1_2_fu_242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(14),
      Q => window_1_2_fu_242(14),
      R => '0'
    );
\window_1_2_fu_242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(15),
      Q => window_1_2_fu_242(15),
      R => '0'
    );
\window_1_2_fu_242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(16),
      Q => window_1_2_fu_242(16),
      R => '0'
    );
\window_1_2_fu_242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(17),
      Q => window_1_2_fu_242(17),
      R => '0'
    );
\window_1_2_fu_242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(18),
      Q => window_1_2_fu_242(18),
      R => '0'
    );
\window_1_2_fu_242_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(19),
      Q => window_1_2_fu_242(19),
      R => '0'
    );
\window_1_2_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(1),
      Q => window_1_2_fu_242(1),
      R => '0'
    );
\window_1_2_fu_242_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(20),
      Q => window_1_2_fu_242(20),
      R => '0'
    );
\window_1_2_fu_242_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(21),
      Q => window_1_2_fu_242(21),
      R => '0'
    );
\window_1_2_fu_242_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(22),
      Q => window_1_2_fu_242(22),
      R => '0'
    );
\window_1_2_fu_242_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(23),
      Q => window_1_2_fu_242(23),
      R => '0'
    );
\window_1_2_fu_242_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(24),
      Q => window_1_2_fu_242(24),
      R => '0'
    );
\window_1_2_fu_242_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(25),
      Q => window_1_2_fu_242(25),
      R => '0'
    );
\window_1_2_fu_242_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(26),
      Q => window_1_2_fu_242(26),
      R => '0'
    );
\window_1_2_fu_242_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(27),
      Q => window_1_2_fu_242(27),
      R => '0'
    );
\window_1_2_fu_242_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(28),
      Q => window_1_2_fu_242(28),
      R => '0'
    );
\window_1_2_fu_242_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(29),
      Q => window_1_2_fu_242(29),
      R => '0'
    );
\window_1_2_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(2),
      Q => window_1_2_fu_242(2),
      R => '0'
    );
\window_1_2_fu_242_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(30),
      Q => window_1_2_fu_242(30),
      R => '0'
    );
\window_1_2_fu_242_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(31),
      Q => window_1_2_fu_242(31),
      R => '0'
    );
\window_1_2_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(3),
      Q => window_1_2_fu_242(3),
      R => '0'
    );
\window_1_2_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(4),
      Q => window_1_2_fu_242(4),
      R => '0'
    );
\window_1_2_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(5),
      Q => window_1_2_fu_242(5),
      R => '0'
    );
\window_1_2_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(6),
      Q => window_1_2_fu_242(6),
      R => '0'
    );
\window_1_2_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(7),
      Q => window_1_2_fu_242(7),
      R => '0'
    );
\window_1_2_fu_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(8),
      Q => window_1_2_fu_242(8),
      R => '0'
    );
\window_1_2_fu_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_1_3_fu_246(9),
      Q => window_1_2_fu_242(9),
      R => '0'
    );
\window_1_3_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(0),
      Q => window_1_3_fu_246(0),
      R => '0'
    );
\window_1_3_fu_246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(10),
      Q => window_1_3_fu_246(10),
      R => '0'
    );
\window_1_3_fu_246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(11),
      Q => window_1_3_fu_246(11),
      R => '0'
    );
\window_1_3_fu_246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(12),
      Q => window_1_3_fu_246(12),
      R => '0'
    );
\window_1_3_fu_246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(13),
      Q => window_1_3_fu_246(13),
      R => '0'
    );
\window_1_3_fu_246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(14),
      Q => window_1_3_fu_246(14),
      R => '0'
    );
\window_1_3_fu_246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(15),
      Q => window_1_3_fu_246(15),
      R => '0'
    );
\window_1_3_fu_246_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(16),
      Q => window_1_3_fu_246(16),
      R => '0'
    );
\window_1_3_fu_246_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(17),
      Q => window_1_3_fu_246(17),
      R => '0'
    );
\window_1_3_fu_246_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(18),
      Q => window_1_3_fu_246(18),
      R => '0'
    );
\window_1_3_fu_246_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(19),
      Q => window_1_3_fu_246(19),
      R => '0'
    );
\window_1_3_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(1),
      Q => window_1_3_fu_246(1),
      R => '0'
    );
\window_1_3_fu_246_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(20),
      Q => window_1_3_fu_246(20),
      R => '0'
    );
\window_1_3_fu_246_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(21),
      Q => window_1_3_fu_246(21),
      R => '0'
    );
\window_1_3_fu_246_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(22),
      Q => window_1_3_fu_246(22),
      R => '0'
    );
\window_1_3_fu_246_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(23),
      Q => window_1_3_fu_246(23),
      R => '0'
    );
\window_1_3_fu_246_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(24),
      Q => window_1_3_fu_246(24),
      R => '0'
    );
\window_1_3_fu_246_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(25),
      Q => window_1_3_fu_246(25),
      R => '0'
    );
\window_1_3_fu_246_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(26),
      Q => window_1_3_fu_246(26),
      R => '0'
    );
\window_1_3_fu_246_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(27),
      Q => window_1_3_fu_246(27),
      R => '0'
    );
\window_1_3_fu_246_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(28),
      Q => window_1_3_fu_246(28),
      R => '0'
    );
\window_1_3_fu_246_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(29),
      Q => window_1_3_fu_246(29),
      R => '0'
    );
\window_1_3_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(2),
      Q => window_1_3_fu_246(2),
      R => '0'
    );
\window_1_3_fu_246_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(30),
      Q => window_1_3_fu_246(30),
      R => '0'
    );
\window_1_3_fu_246_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(31),
      Q => window_1_3_fu_246(31),
      R => '0'
    );
\window_1_3_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(3),
      Q => window_1_3_fu_246(3),
      R => '0'
    );
\window_1_3_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(4),
      Q => window_1_3_fu_246(4),
      R => '0'
    );
\window_1_3_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(5),
      Q => window_1_3_fu_246(5),
      R => '0'
    );
\window_1_3_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(6),
      Q => window_1_3_fu_246(6),
      R => '0'
    );
\window_1_3_fu_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(7),
      Q => window_1_3_fu_246(7),
      R => '0'
    );
\window_1_3_fu_246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(8),
      Q => window_1_3_fu_246(8),
      R => '0'
    );
\window_1_3_fu_246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_we1,
      D => lineBuffer_1_q0(9),
      Q => window_1_3_fu_246(9),
      R => '0'
    );
\window_2_0_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(0),
      Q => window_2_0_fu_254(0),
      R => '0'
    );
\window_2_0_fu_254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(10),
      Q => window_2_0_fu_254(10),
      R => '0'
    );
\window_2_0_fu_254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(11),
      Q => window_2_0_fu_254(11),
      R => '0'
    );
\window_2_0_fu_254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(12),
      Q => window_2_0_fu_254(12),
      R => '0'
    );
\window_2_0_fu_254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(13),
      Q => window_2_0_fu_254(13),
      R => '0'
    );
\window_2_0_fu_254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(14),
      Q => window_2_0_fu_254(14),
      R => '0'
    );
\window_2_0_fu_254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(15),
      Q => window_2_0_fu_254(15),
      R => '0'
    );
\window_2_0_fu_254_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(16),
      Q => window_2_0_fu_254(16),
      R => '0'
    );
\window_2_0_fu_254_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(17),
      Q => window_2_0_fu_254(17),
      R => '0'
    );
\window_2_0_fu_254_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(18),
      Q => window_2_0_fu_254(18),
      R => '0'
    );
\window_2_0_fu_254_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(19),
      Q => window_2_0_fu_254(19),
      R => '0'
    );
\window_2_0_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(1),
      Q => window_2_0_fu_254(1),
      R => '0'
    );
\window_2_0_fu_254_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(20),
      Q => window_2_0_fu_254(20),
      R => '0'
    );
\window_2_0_fu_254_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(21),
      Q => window_2_0_fu_254(21),
      R => '0'
    );
\window_2_0_fu_254_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(22),
      Q => window_2_0_fu_254(22),
      R => '0'
    );
\window_2_0_fu_254_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(23),
      Q => window_2_0_fu_254(23),
      R => '0'
    );
\window_2_0_fu_254_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(24),
      Q => window_2_0_fu_254(24),
      R => '0'
    );
\window_2_0_fu_254_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(25),
      Q => window_2_0_fu_254(25),
      R => '0'
    );
\window_2_0_fu_254_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(26),
      Q => window_2_0_fu_254(26),
      R => '0'
    );
\window_2_0_fu_254_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(27),
      Q => window_2_0_fu_254(27),
      R => '0'
    );
\window_2_0_fu_254_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(28),
      Q => window_2_0_fu_254(28),
      R => '0'
    );
\window_2_0_fu_254_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(29),
      Q => window_2_0_fu_254(29),
      R => '0'
    );
\window_2_0_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(2),
      Q => window_2_0_fu_254(2),
      R => '0'
    );
\window_2_0_fu_254_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(30),
      Q => window_2_0_fu_254(30),
      R => '0'
    );
\window_2_0_fu_254_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(31),
      Q => window_2_0_fu_254(31),
      R => '0'
    );
\window_2_0_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(3),
      Q => window_2_0_fu_254(3),
      R => '0'
    );
\window_2_0_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(4),
      Q => window_2_0_fu_254(4),
      R => '0'
    );
\window_2_0_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(5),
      Q => window_2_0_fu_254(5),
      R => '0'
    );
\window_2_0_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(6),
      Q => window_2_0_fu_254(6),
      R => '0'
    );
\window_2_0_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(7),
      Q => window_2_0_fu_254(7),
      R => '0'
    );
\window_2_0_fu_254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(8),
      Q => window_2_0_fu_254(8),
      R => '0'
    );
\window_2_0_fu_254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_1_phi_fu_876_p4(9),
      Q => window_2_0_fu_254(9),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(0),
      Q => window_2_0_read_as_fu_250(0),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(10),
      Q => window_2_0_read_as_fu_250(10),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(11),
      Q => window_2_0_read_as_fu_250(11),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(12),
      Q => window_2_0_read_as_fu_250(12),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(13),
      Q => window_2_0_read_as_fu_250(13),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(14),
      Q => window_2_0_read_as_fu_250(14),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(15),
      Q => window_2_0_read_as_fu_250(15),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(16),
      Q => window_2_0_read_as_fu_250(16),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(17),
      Q => window_2_0_read_as_fu_250(17),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(18),
      Q => window_2_0_read_as_fu_250(18),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(19),
      Q => window_2_0_read_as_fu_250(19),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(1),
      Q => window_2_0_read_as_fu_250(1),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(20),
      Q => window_2_0_read_as_fu_250(20),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(21),
      Q => window_2_0_read_as_fu_250(21),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(22),
      Q => window_2_0_read_as_fu_250(22),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(23),
      Q => window_2_0_read_as_fu_250(23),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(24),
      Q => window_2_0_read_as_fu_250(24),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(25),
      Q => window_2_0_read_as_fu_250(25),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(26),
      Q => window_2_0_read_as_fu_250(26),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(27),
      Q => window_2_0_read_as_fu_250(27),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(28),
      Q => window_2_0_read_as_fu_250(28),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(29),
      Q => window_2_0_read_as_fu_250(29),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(2),
      Q => window_2_0_read_as_fu_250(2),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(30),
      Q => window_2_0_read_as_fu_250(30),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(31),
      Q => window_2_0_read_as_fu_250(31),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(3),
      Q => window_2_0_read_as_fu_250(3),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(4),
      Q => window_2_0_read_as_fu_250(4),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(5),
      Q => window_2_0_read_as_fu_250(5),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(6),
      Q => window_2_0_read_as_fu_250(6),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(7),
      Q => window_2_0_read_as_fu_250(7),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(8),
      Q => window_2_0_read_as_fu_250(8),
      R => '0'
    );
\window_2_0_read_as_fu_250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_2_0_fu_254(9),
      Q => window_2_0_read_as_fu_250(9),
      R => '0'
    );
\window_2_1_reg_873[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(0),
      O => \window_2_1_reg_873[0]_i_1_n_0\
    );
\window_2_1_reg_873[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(10),
      O => \window_2_1_reg_873[10]_i_1_n_0\
    );
\window_2_1_reg_873[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(11),
      O => \window_2_1_reg_873[11]_i_1_n_0\
    );
\window_2_1_reg_873[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(12),
      O => \window_2_1_reg_873[12]_i_1_n_0\
    );
\window_2_1_reg_873[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(13),
      O => \window_2_1_reg_873[13]_i_1_n_0\
    );
\window_2_1_reg_873[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(14),
      O => \window_2_1_reg_873[14]_i_1_n_0\
    );
\window_2_1_reg_873[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(15),
      O => \window_2_1_reg_873[15]_i_1_n_0\
    );
\window_2_1_reg_873[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(16),
      O => \window_2_1_reg_873[16]_i_1_n_0\
    );
\window_2_1_reg_873[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(17),
      O => \window_2_1_reg_873[17]_i_1_n_0\
    );
\window_2_1_reg_873[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(18),
      O => \window_2_1_reg_873[18]_i_1_n_0\
    );
\window_2_1_reg_873[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(19),
      O => \window_2_1_reg_873[19]_i_1_n_0\
    );
\window_2_1_reg_873[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(1),
      O => \window_2_1_reg_873[1]_i_1_n_0\
    );
\window_2_1_reg_873[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(20),
      O => \window_2_1_reg_873[20]_i_1_n_0\
    );
\window_2_1_reg_873[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(21),
      O => \window_2_1_reg_873[21]_i_1_n_0\
    );
\window_2_1_reg_873[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(22),
      O => \window_2_1_reg_873[22]_i_1_n_0\
    );
\window_2_1_reg_873[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(23),
      O => \window_2_1_reg_873[23]_i_1_n_0\
    );
\window_2_1_reg_873[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(24),
      O => \window_2_1_reg_873[24]_i_1_n_0\
    );
\window_2_1_reg_873[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(25),
      O => \window_2_1_reg_873[25]_i_1_n_0\
    );
\window_2_1_reg_873[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(26),
      O => \window_2_1_reg_873[26]_i_1_n_0\
    );
\window_2_1_reg_873[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(27),
      O => \window_2_1_reg_873[27]_i_1_n_0\
    );
\window_2_1_reg_873[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(28),
      O => \window_2_1_reg_873[28]_i_1_n_0\
    );
\window_2_1_reg_873[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(29),
      O => \window_2_1_reg_873[29]_i_1_n_0\
    );
\window_2_1_reg_873[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(2),
      O => \window_2_1_reg_873[2]_i_1_n_0\
    );
\window_2_1_reg_873[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(30),
      O => \window_2_1_reg_873[30]_i_1_n_0\
    );
\window_2_1_reg_873[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(31),
      O => \window_2_1_reg_873[31]_i_1_n_0\
    );
\window_2_1_reg_873[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(3),
      O => \window_2_1_reg_873[3]_i_1_n_0\
    );
\window_2_1_reg_873[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(4),
      O => \window_2_1_reg_873[4]_i_1_n_0\
    );
\window_2_1_reg_873[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(5),
      O => \window_2_1_reg_873[5]_i_1_n_0\
    );
\window_2_1_reg_873[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(6),
      O => \window_2_1_reg_873[6]_i_1_n_0\
    );
\window_2_1_reg_873[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(7),
      O => \window_2_1_reg_873[7]_i_1_n_0\
    );
\window_2_1_reg_873[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(8),
      O => \window_2_1_reg_873[8]_i_1_n_0\
    );
\window_2_1_reg_873[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_30_reg_736_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_2_reg_861(9),
      O => \window_2_1_reg_873[9]_i_1_n_0\
    );
\window_2_1_reg_873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[0]_i_1_n_0\,
      Q => window_2_1_reg_873(0),
      R => '0'
    );
\window_2_1_reg_873_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[10]_i_1_n_0\,
      Q => window_2_1_reg_873(10),
      R => '0'
    );
\window_2_1_reg_873_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[11]_i_1_n_0\,
      Q => window_2_1_reg_873(11),
      R => '0'
    );
\window_2_1_reg_873_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[12]_i_1_n_0\,
      Q => window_2_1_reg_873(12),
      R => '0'
    );
\window_2_1_reg_873_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[13]_i_1_n_0\,
      Q => window_2_1_reg_873(13),
      R => '0'
    );
\window_2_1_reg_873_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[14]_i_1_n_0\,
      Q => window_2_1_reg_873(14),
      R => '0'
    );
\window_2_1_reg_873_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[15]_i_1_n_0\,
      Q => window_2_1_reg_873(15),
      R => '0'
    );
\window_2_1_reg_873_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[16]_i_1_n_0\,
      Q => window_2_1_reg_873(16),
      R => '0'
    );
\window_2_1_reg_873_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[17]_i_1_n_0\,
      Q => window_2_1_reg_873(17),
      R => '0'
    );
\window_2_1_reg_873_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[18]_i_1_n_0\,
      Q => window_2_1_reg_873(18),
      R => '0'
    );
\window_2_1_reg_873_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[19]_i_1_n_0\,
      Q => window_2_1_reg_873(19),
      R => '0'
    );
\window_2_1_reg_873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[1]_i_1_n_0\,
      Q => window_2_1_reg_873(1),
      R => '0'
    );
\window_2_1_reg_873_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[20]_i_1_n_0\,
      Q => window_2_1_reg_873(20),
      R => '0'
    );
\window_2_1_reg_873_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[21]_i_1_n_0\,
      Q => window_2_1_reg_873(21),
      R => '0'
    );
\window_2_1_reg_873_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[22]_i_1_n_0\,
      Q => window_2_1_reg_873(22),
      R => '0'
    );
\window_2_1_reg_873_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[23]_i_1_n_0\,
      Q => window_2_1_reg_873(23),
      R => '0'
    );
\window_2_1_reg_873_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[24]_i_1_n_0\,
      Q => window_2_1_reg_873(24),
      R => '0'
    );
\window_2_1_reg_873_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[25]_i_1_n_0\,
      Q => window_2_1_reg_873(25),
      R => '0'
    );
\window_2_1_reg_873_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[26]_i_1_n_0\,
      Q => window_2_1_reg_873(26),
      R => '0'
    );
\window_2_1_reg_873_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[27]_i_1_n_0\,
      Q => window_2_1_reg_873(27),
      R => '0'
    );
\window_2_1_reg_873_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[28]_i_1_n_0\,
      Q => window_2_1_reg_873(28),
      R => '0'
    );
\window_2_1_reg_873_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[29]_i_1_n_0\,
      Q => window_2_1_reg_873(29),
      R => '0'
    );
\window_2_1_reg_873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[2]_i_1_n_0\,
      Q => window_2_1_reg_873(2),
      R => '0'
    );
\window_2_1_reg_873_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[30]_i_1_n_0\,
      Q => window_2_1_reg_873(30),
      R => '0'
    );
\window_2_1_reg_873_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[31]_i_1_n_0\,
      Q => window_2_1_reg_873(31),
      R => '0'
    );
\window_2_1_reg_873_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[3]_i_1_n_0\,
      Q => window_2_1_reg_873(3),
      R => '0'
    );
\window_2_1_reg_873_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[4]_i_1_n_0\,
      Q => window_2_1_reg_873(4),
      R => '0'
    );
\window_2_1_reg_873_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[5]_i_1_n_0\,
      Q => window_2_1_reg_873(5),
      R => '0'
    );
\window_2_1_reg_873_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[6]_i_1_n_0\,
      Q => window_2_1_reg_873(6),
      R => '0'
    );
\window_2_1_reg_873_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[7]_i_1_n_0\,
      Q => window_2_1_reg_873(7),
      R => '0'
    );
\window_2_1_reg_873_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[8]_i_1_n_0\,
      Q => window_2_1_reg_873(8),
      R => '0'
    );
\window_2_1_reg_873_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_1_reg_873[9]_i_1_n_0\,
      Q => window_2_1_reg_873(9),
      R => '0'
    );
\window_2_2_reg_861[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(0),
      O => \window_2_2_reg_861[0]_i_1_n_0\
    );
\window_2_2_reg_861[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(10),
      O => \window_2_2_reg_861[10]_i_1_n_0\
    );
\window_2_2_reg_861[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(11),
      O => \window_2_2_reg_861[11]_i_1_n_0\
    );
\window_2_2_reg_861[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(12),
      O => \window_2_2_reg_861[12]_i_1_n_0\
    );
\window_2_2_reg_861[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(13),
      O => \window_2_2_reg_861[13]_i_1_n_0\
    );
\window_2_2_reg_861[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(14),
      O => \window_2_2_reg_861[14]_i_1_n_0\
    );
\window_2_2_reg_861[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(15),
      O => \window_2_2_reg_861[15]_i_1_n_0\
    );
\window_2_2_reg_861[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(16),
      O => \window_2_2_reg_861[16]_i_1_n_0\
    );
\window_2_2_reg_861[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(17),
      O => \window_2_2_reg_861[17]_i_1_n_0\
    );
\window_2_2_reg_861[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(18),
      O => \window_2_2_reg_861[18]_i_1_n_0\
    );
\window_2_2_reg_861[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(19),
      O => \window_2_2_reg_861[19]_i_1_n_0\
    );
\window_2_2_reg_861[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(1),
      O => \window_2_2_reg_861[1]_i_1_n_0\
    );
\window_2_2_reg_861[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(20),
      O => \window_2_2_reg_861[20]_i_1_n_0\
    );
\window_2_2_reg_861[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(21),
      O => \window_2_2_reg_861[21]_i_1_n_0\
    );
\window_2_2_reg_861[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(22),
      O => \window_2_2_reg_861[22]_i_1_n_0\
    );
\window_2_2_reg_861[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(23),
      O => \window_2_2_reg_861[23]_i_1_n_0\
    );
\window_2_2_reg_861[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(24),
      O => \window_2_2_reg_861[24]_i_1_n_0\
    );
\window_2_2_reg_861[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(25),
      O => \window_2_2_reg_861[25]_i_1_n_0\
    );
\window_2_2_reg_861[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(26),
      O => \window_2_2_reg_861[26]_i_1_n_0\
    );
\window_2_2_reg_861[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(27),
      O => \window_2_2_reg_861[27]_i_1_n_0\
    );
\window_2_2_reg_861[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(28),
      O => \window_2_2_reg_861[28]_i_1_n_0\
    );
\window_2_2_reg_861[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(29),
      O => \window_2_2_reg_861[29]_i_1_n_0\
    );
\window_2_2_reg_861[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(2),
      O => \window_2_2_reg_861[2]_i_1_n_0\
    );
\window_2_2_reg_861[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(30),
      O => \window_2_2_reg_861[30]_i_1_n_0\
    );
\window_2_2_reg_861[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(31),
      O => \window_2_2_reg_861[31]_i_1_n_0\
    );
\window_2_2_reg_861[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(3),
      O => \window_2_2_reg_861[3]_i_1_n_0\
    );
\window_2_2_reg_861[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(4),
      O => \window_2_2_reg_861[4]_i_1_n_0\
    );
\window_2_2_reg_861[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(5),
      O => \window_2_2_reg_861[5]_i_1_n_0\
    );
\window_2_2_reg_861[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(6),
      O => \window_2_2_reg_861[6]_i_1_n_0\
    );
\window_2_2_reg_861[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(7),
      O => \window_2_2_reg_861[7]_i_1_n_0\
    );
\window_2_2_reg_861[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(8),
      O => \window_2_2_reg_861[8]_i_1_n_0\
    );
\window_2_2_reg_861[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_24_reg_724_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_2_3_reg_850(9),
      O => \window_2_2_reg_861[9]_i_1_n_0\
    );
\window_2_2_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[0]_i_1_n_0\,
      Q => window_2_2_reg_861(0),
      R => '0'
    );
\window_2_2_reg_861_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[10]_i_1_n_0\,
      Q => window_2_2_reg_861(10),
      R => '0'
    );
\window_2_2_reg_861_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[11]_i_1_n_0\,
      Q => window_2_2_reg_861(11),
      R => '0'
    );
\window_2_2_reg_861_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[12]_i_1_n_0\,
      Q => window_2_2_reg_861(12),
      R => '0'
    );
\window_2_2_reg_861_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[13]_i_1_n_0\,
      Q => window_2_2_reg_861(13),
      R => '0'
    );
\window_2_2_reg_861_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[14]_i_1_n_0\,
      Q => window_2_2_reg_861(14),
      R => '0'
    );
\window_2_2_reg_861_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[15]_i_1_n_0\,
      Q => window_2_2_reg_861(15),
      R => '0'
    );
\window_2_2_reg_861_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[16]_i_1_n_0\,
      Q => window_2_2_reg_861(16),
      R => '0'
    );
\window_2_2_reg_861_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[17]_i_1_n_0\,
      Q => window_2_2_reg_861(17),
      R => '0'
    );
\window_2_2_reg_861_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[18]_i_1_n_0\,
      Q => window_2_2_reg_861(18),
      R => '0'
    );
\window_2_2_reg_861_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[19]_i_1_n_0\,
      Q => window_2_2_reg_861(19),
      R => '0'
    );
\window_2_2_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[1]_i_1_n_0\,
      Q => window_2_2_reg_861(1),
      R => '0'
    );
\window_2_2_reg_861_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[20]_i_1_n_0\,
      Q => window_2_2_reg_861(20),
      R => '0'
    );
\window_2_2_reg_861_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[21]_i_1_n_0\,
      Q => window_2_2_reg_861(21),
      R => '0'
    );
\window_2_2_reg_861_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[22]_i_1_n_0\,
      Q => window_2_2_reg_861(22),
      R => '0'
    );
\window_2_2_reg_861_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[23]_i_1_n_0\,
      Q => window_2_2_reg_861(23),
      R => '0'
    );
\window_2_2_reg_861_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[24]_i_1_n_0\,
      Q => window_2_2_reg_861(24),
      R => '0'
    );
\window_2_2_reg_861_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[25]_i_1_n_0\,
      Q => window_2_2_reg_861(25),
      R => '0'
    );
\window_2_2_reg_861_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[26]_i_1_n_0\,
      Q => window_2_2_reg_861(26),
      R => '0'
    );
\window_2_2_reg_861_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[27]_i_1_n_0\,
      Q => window_2_2_reg_861(27),
      R => '0'
    );
\window_2_2_reg_861_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[28]_i_1_n_0\,
      Q => window_2_2_reg_861(28),
      R => '0'
    );
\window_2_2_reg_861_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[29]_i_1_n_0\,
      Q => window_2_2_reg_861(29),
      R => '0'
    );
\window_2_2_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[2]_i_1_n_0\,
      Q => window_2_2_reg_861(2),
      R => '0'
    );
\window_2_2_reg_861_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[30]_i_1_n_0\,
      Q => window_2_2_reg_861(30),
      R => '0'
    );
\window_2_2_reg_861_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[31]_i_1_n_0\,
      Q => window_2_2_reg_861(31),
      R => '0'
    );
\window_2_2_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[3]_i_1_n_0\,
      Q => window_2_2_reg_861(3),
      R => '0'
    );
\window_2_2_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[4]_i_1_n_0\,
      Q => window_2_2_reg_861(4),
      R => '0'
    );
\window_2_2_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[5]_i_1_n_0\,
      Q => window_2_2_reg_861(5),
      R => '0'
    );
\window_2_2_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[6]_i_1_n_0\,
      Q => window_2_2_reg_861(6),
      R => '0'
    );
\window_2_2_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[7]_i_1_n_0\,
      Q => window_2_2_reg_861(7),
      R => '0'
    );
\window_2_2_reg_861_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[8]_i_1_n_0\,
      Q => window_2_2_reg_861(8),
      R => '0'
    );
\window_2_2_reg_861_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_2_reg_861[9]_i_1_n_0\,
      Q => window_2_2_reg_861(9),
      R => '0'
    );
\window_2_3_reg_850[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(0),
      O => \window_2_3_reg_850[0]_i_1_n_0\
    );
\window_2_3_reg_850[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(10),
      O => \window_2_3_reg_850[10]_i_1_n_0\
    );
\window_2_3_reg_850[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(11),
      O => \window_2_3_reg_850[11]_i_1_n_0\
    );
\window_2_3_reg_850[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(12),
      O => \window_2_3_reg_850[12]_i_1_n_0\
    );
\window_2_3_reg_850[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(13),
      O => \window_2_3_reg_850[13]_i_1_n_0\
    );
\window_2_3_reg_850[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(14),
      O => \window_2_3_reg_850[14]_i_1_n_0\
    );
\window_2_3_reg_850[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(15),
      O => \window_2_3_reg_850[15]_i_1_n_0\
    );
\window_2_3_reg_850[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(16),
      O => \window_2_3_reg_850[16]_i_1_n_0\
    );
\window_2_3_reg_850[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(17),
      O => \window_2_3_reg_850[17]_i_1_n_0\
    );
\window_2_3_reg_850[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(18),
      O => \window_2_3_reg_850[18]_i_1_n_0\
    );
\window_2_3_reg_850[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(19),
      O => \window_2_3_reg_850[19]_i_1_n_0\
    );
\window_2_3_reg_850[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(1),
      O => \window_2_3_reg_850[1]_i_1_n_0\
    );
\window_2_3_reg_850[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(20),
      O => \window_2_3_reg_850[20]_i_1_n_0\
    );
\window_2_3_reg_850[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(21),
      O => \window_2_3_reg_850[21]_i_1_n_0\
    );
\window_2_3_reg_850[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(22),
      O => \window_2_3_reg_850[22]_i_1_n_0\
    );
\window_2_3_reg_850[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(23),
      O => \window_2_3_reg_850[23]_i_1_n_0\
    );
\window_2_3_reg_850[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(24),
      O => \window_2_3_reg_850[24]_i_1_n_0\
    );
\window_2_3_reg_850[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(25),
      O => \window_2_3_reg_850[25]_i_1_n_0\
    );
\window_2_3_reg_850[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(26),
      O => \window_2_3_reg_850[26]_i_1_n_0\
    );
\window_2_3_reg_850[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(27),
      O => \window_2_3_reg_850[27]_i_1_n_0\
    );
\window_2_3_reg_850[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(28),
      O => \window_2_3_reg_850[28]_i_1_n_0\
    );
\window_2_3_reg_850[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(29),
      O => \window_2_3_reg_850[29]_i_1_n_0\
    );
\window_2_3_reg_850[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(2),
      O => \window_2_3_reg_850[2]_i_1_n_0\
    );
\window_2_3_reg_850[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(30),
      O => \window_2_3_reg_850[30]_i_1_n_0\
    );
\window_2_3_reg_850[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => lineBuffer_0_U_n_1,
      I2 => cnn_2d_conv_d8x8_fYi_U12_n_64,
      I3 => ap_CS_fsm_state11,
      O => window_4_2_reg_792
    );
\window_2_3_reg_850[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(31),
      O => \window_2_3_reg_850[31]_i_2_n_0\
    );
\window_2_3_reg_850[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(3),
      O => \window_2_3_reg_850[3]_i_1_n_0\
    );
\window_2_3_reg_850[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(4),
      O => \window_2_3_reg_850[4]_i_1_n_0\
    );
\window_2_3_reg_850[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(5),
      O => \window_2_3_reg_850[5]_i_1_n_0\
    );
\window_2_3_reg_850[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(6),
      O => \window_2_3_reg_850[6]_i_1_n_0\
    );
\window_2_3_reg_850[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(7),
      O => \window_2_3_reg_850[7]_i_1_n_0\
    );
\window_2_3_reg_850[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(8),
      O => \window_2_3_reg_850[8]_i_1_n_0\
    );
\window_2_3_reg_850[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_4_1_reg_712_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_2_reg_2745(9),
      O => \window_2_3_reg_850[9]_i_1_n_0\
    );
\window_2_3_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[0]_i_1_n_0\,
      Q => window_2_3_reg_850(0),
      R => '0'
    );
\window_2_3_reg_850_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[10]_i_1_n_0\,
      Q => window_2_3_reg_850(10),
      R => '0'
    );
\window_2_3_reg_850_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[11]_i_1_n_0\,
      Q => window_2_3_reg_850(11),
      R => '0'
    );
\window_2_3_reg_850_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[12]_i_1_n_0\,
      Q => window_2_3_reg_850(12),
      R => '0'
    );
\window_2_3_reg_850_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[13]_i_1_n_0\,
      Q => window_2_3_reg_850(13),
      R => '0'
    );
\window_2_3_reg_850_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[14]_i_1_n_0\,
      Q => window_2_3_reg_850(14),
      R => '0'
    );
\window_2_3_reg_850_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[15]_i_1_n_0\,
      Q => window_2_3_reg_850(15),
      R => '0'
    );
\window_2_3_reg_850_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[16]_i_1_n_0\,
      Q => window_2_3_reg_850(16),
      R => '0'
    );
\window_2_3_reg_850_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[17]_i_1_n_0\,
      Q => window_2_3_reg_850(17),
      R => '0'
    );
\window_2_3_reg_850_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[18]_i_1_n_0\,
      Q => window_2_3_reg_850(18),
      R => '0'
    );
\window_2_3_reg_850_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[19]_i_1_n_0\,
      Q => window_2_3_reg_850(19),
      R => '0'
    );
\window_2_3_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[1]_i_1_n_0\,
      Q => window_2_3_reg_850(1),
      R => '0'
    );
\window_2_3_reg_850_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[20]_i_1_n_0\,
      Q => window_2_3_reg_850(20),
      R => '0'
    );
\window_2_3_reg_850_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[21]_i_1_n_0\,
      Q => window_2_3_reg_850(21),
      R => '0'
    );
\window_2_3_reg_850_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[22]_i_1_n_0\,
      Q => window_2_3_reg_850(22),
      R => '0'
    );
\window_2_3_reg_850_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[23]_i_1_n_0\,
      Q => window_2_3_reg_850(23),
      R => '0'
    );
\window_2_3_reg_850_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[24]_i_1_n_0\,
      Q => window_2_3_reg_850(24),
      R => '0'
    );
\window_2_3_reg_850_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[25]_i_1_n_0\,
      Q => window_2_3_reg_850(25),
      R => '0'
    );
\window_2_3_reg_850_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[26]_i_1_n_0\,
      Q => window_2_3_reg_850(26),
      R => '0'
    );
\window_2_3_reg_850_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[27]_i_1_n_0\,
      Q => window_2_3_reg_850(27),
      R => '0'
    );
\window_2_3_reg_850_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[28]_i_1_n_0\,
      Q => window_2_3_reg_850(28),
      R => '0'
    );
\window_2_3_reg_850_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[29]_i_1_n_0\,
      Q => window_2_3_reg_850(29),
      R => '0'
    );
\window_2_3_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[2]_i_1_n_0\,
      Q => window_2_3_reg_850(2),
      R => '0'
    );
\window_2_3_reg_850_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[30]_i_1_n_0\,
      Q => window_2_3_reg_850(30),
      R => '0'
    );
\window_2_3_reg_850_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[31]_i_2_n_0\,
      Q => window_2_3_reg_850(31),
      R => '0'
    );
\window_2_3_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[3]_i_1_n_0\,
      Q => window_2_3_reg_850(3),
      R => '0'
    );
\window_2_3_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[4]_i_1_n_0\,
      Q => window_2_3_reg_850(4),
      R => '0'
    );
\window_2_3_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[5]_i_1_n_0\,
      Q => window_2_3_reg_850(5),
      R => '0'
    );
\window_2_3_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[6]_i_1_n_0\,
      Q => window_2_3_reg_850(6),
      R => '0'
    );
\window_2_3_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[7]_i_1_n_0\,
      Q => window_2_3_reg_850(7),
      R => '0'
    );
\window_2_3_reg_850_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[8]_i_1_n_0\,
      Q => window_2_3_reg_850(8),
      R => '0'
    );
\window_2_3_reg_850_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_2_3_reg_850[9]_i_1_n_0\,
      Q => window_2_3_reg_850(9),
      R => '0'
    );
\window_2_4_1_reg_712[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243,
      I2 => tmp1_reg_2303,
      I3 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      I4 => \window_2_4_1_reg_712[31]_i_2_n_0\,
      I5 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      O => window_2_4_1_reg_712
    );
\window_2_4_1_reg_712[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      O => \window_2_4_1_reg_712[31]_i_2_n_0\
    );
\window_2_4_1_reg_712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(0),
      Q => \window_2_4_1_reg_712_reg_n_0_[0]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(10),
      Q => \window_2_4_1_reg_712_reg_n_0_[10]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(11),
      Q => \window_2_4_1_reg_712_reg_n_0_[11]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(12),
      Q => \window_2_4_1_reg_712_reg_n_0_[12]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(13),
      Q => \window_2_4_1_reg_712_reg_n_0_[13]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(14),
      Q => \window_2_4_1_reg_712_reg_n_0_[14]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(15),
      Q => \window_2_4_1_reg_712_reg_n_0_[15]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(16),
      Q => \window_2_4_1_reg_712_reg_n_0_[16]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(17),
      Q => \window_2_4_1_reg_712_reg_n_0_[17]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(18),
      Q => \window_2_4_1_reg_712_reg_n_0_[18]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(19),
      Q => \window_2_4_1_reg_712_reg_n_0_[19]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(1),
      Q => \window_2_4_1_reg_712_reg_n_0_[1]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(20),
      Q => \window_2_4_1_reg_712_reg_n_0_[20]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(21),
      Q => \window_2_4_1_reg_712_reg_n_0_[21]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(22),
      Q => \window_2_4_1_reg_712_reg_n_0_[22]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(23),
      Q => \window_2_4_1_reg_712_reg_n_0_[23]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(24),
      Q => \window_2_4_1_reg_712_reg_n_0_[24]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(25),
      Q => \window_2_4_1_reg_712_reg_n_0_[25]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(26),
      Q => \window_2_4_1_reg_712_reg_n_0_[26]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(27),
      Q => \window_2_4_1_reg_712_reg_n_0_[27]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(28),
      Q => \window_2_4_1_reg_712_reg_n_0_[28]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(29),
      Q => \window_2_4_1_reg_712_reg_n_0_[29]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(2),
      Q => \window_2_4_1_reg_712_reg_n_0_[2]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(30),
      Q => \window_2_4_1_reg_712_reg_n_0_[30]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(31),
      Q => \window_2_4_1_reg_712_reg_n_0_[31]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(3),
      Q => \window_2_4_1_reg_712_reg_n_0_[3]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(4),
      Q => \window_2_4_1_reg_712_reg_n_0_[4]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(5),
      Q => \window_2_4_1_reg_712_reg_n_0_[5]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(6),
      Q => \window_2_4_1_reg_712_reg_n_0_[6]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(7),
      Q => \window_2_4_1_reg_712_reg_n_0_[7]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(8),
      Q => \window_2_4_1_reg_712_reg_n_0_[8]\,
      R => '0'
    );
\window_2_4_1_reg_712_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_4_1_reg_712,
      D => window_4_2_2_reg_2290(9),
      Q => \window_2_4_1_reg_712_reg_n_0_[9]\,
      R => '0'
    );
\window_3_0_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(0),
      Q => window_3_0_fu_262(0),
      R => '0'
    );
\window_3_0_fu_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(10),
      Q => window_3_0_fu_262(10),
      R => '0'
    );
\window_3_0_fu_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(11),
      Q => window_3_0_fu_262(11),
      R => '0'
    );
\window_3_0_fu_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(12),
      Q => window_3_0_fu_262(12),
      R => '0'
    );
\window_3_0_fu_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(13),
      Q => window_3_0_fu_262(13),
      R => '0'
    );
\window_3_0_fu_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(14),
      Q => window_3_0_fu_262(14),
      R => '0'
    );
\window_3_0_fu_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(15),
      Q => window_3_0_fu_262(15),
      R => '0'
    );
\window_3_0_fu_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(16),
      Q => window_3_0_fu_262(16),
      R => '0'
    );
\window_3_0_fu_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(17),
      Q => window_3_0_fu_262(17),
      R => '0'
    );
\window_3_0_fu_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(18),
      Q => window_3_0_fu_262(18),
      R => '0'
    );
\window_3_0_fu_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(19),
      Q => window_3_0_fu_262(19),
      R => '0'
    );
\window_3_0_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(1),
      Q => window_3_0_fu_262(1),
      R => '0'
    );
\window_3_0_fu_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(20),
      Q => window_3_0_fu_262(20),
      R => '0'
    );
\window_3_0_fu_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(21),
      Q => window_3_0_fu_262(21),
      R => '0'
    );
\window_3_0_fu_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(22),
      Q => window_3_0_fu_262(22),
      R => '0'
    );
\window_3_0_fu_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(23),
      Q => window_3_0_fu_262(23),
      R => '0'
    );
\window_3_0_fu_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(24),
      Q => window_3_0_fu_262(24),
      R => '0'
    );
\window_3_0_fu_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(25),
      Q => window_3_0_fu_262(25),
      R => '0'
    );
\window_3_0_fu_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(26),
      Q => window_3_0_fu_262(26),
      R => '0'
    );
\window_3_0_fu_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(27),
      Q => window_3_0_fu_262(27),
      R => '0'
    );
\window_3_0_fu_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(28),
      Q => window_3_0_fu_262(28),
      R => '0'
    );
\window_3_0_fu_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(29),
      Q => window_3_0_fu_262(29),
      R => '0'
    );
\window_3_0_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(2),
      Q => window_3_0_fu_262(2),
      R => '0'
    );
\window_3_0_fu_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(30),
      Q => window_3_0_fu_262(30),
      R => '0'
    );
\window_3_0_fu_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(31),
      Q => window_3_0_fu_262(31),
      R => '0'
    );
\window_3_0_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(3),
      Q => window_3_0_fu_262(3),
      R => '0'
    );
\window_3_0_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(4),
      Q => window_3_0_fu_262(4),
      R => '0'
    );
\window_3_0_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(5),
      Q => window_3_0_fu_262(5),
      R => '0'
    );
\window_3_0_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(6),
      Q => window_3_0_fu_262(6),
      R => '0'
    );
\window_3_0_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(7),
      Q => window_3_0_fu_262(7),
      R => '0'
    );
\window_3_0_fu_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(8),
      Q => window_3_0_fu_262(8),
      R => '0'
    );
\window_3_0_fu_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_1_phi_fu_841_p4(9),
      Q => window_3_0_fu_262(9),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(0),
      Q => window_3_0_read_as_fu_258(0),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(10),
      Q => window_3_0_read_as_fu_258(10),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(11),
      Q => window_3_0_read_as_fu_258(11),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(12),
      Q => window_3_0_read_as_fu_258(12),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(13),
      Q => window_3_0_read_as_fu_258(13),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(14),
      Q => window_3_0_read_as_fu_258(14),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(15),
      Q => window_3_0_read_as_fu_258(15),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(16),
      Q => window_3_0_read_as_fu_258(16),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(17),
      Q => window_3_0_read_as_fu_258(17),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(18),
      Q => window_3_0_read_as_fu_258(18),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(19),
      Q => window_3_0_read_as_fu_258(19),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(1),
      Q => window_3_0_read_as_fu_258(1),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(20),
      Q => window_3_0_read_as_fu_258(20),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(21),
      Q => window_3_0_read_as_fu_258(21),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(22),
      Q => window_3_0_read_as_fu_258(22),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(23),
      Q => window_3_0_read_as_fu_258(23),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(24),
      Q => window_3_0_read_as_fu_258(24),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(25),
      Q => window_3_0_read_as_fu_258(25),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(26),
      Q => window_3_0_read_as_fu_258(26),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(27),
      Q => window_3_0_read_as_fu_258(27),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(28),
      Q => window_3_0_read_as_fu_258(28),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(29),
      Q => window_3_0_read_as_fu_258(29),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(2),
      Q => window_3_0_read_as_fu_258(2),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(30),
      Q => window_3_0_read_as_fu_258(30),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(31),
      Q => window_3_0_read_as_fu_258(31),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(3),
      Q => window_3_0_read_as_fu_258(3),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(4),
      Q => window_3_0_read_as_fu_258(4),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(5),
      Q => window_3_0_read_as_fu_258(5),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(6),
      Q => window_3_0_read_as_fu_258(6),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(7),
      Q => window_3_0_read_as_fu_258(7),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(8),
      Q => window_3_0_read_as_fu_258(8),
      R => '0'
    );
\window_3_0_read_as_fu_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_3_0_fu_262(9),
      Q => window_3_0_read_as_fu_258(9),
      R => '0'
    );
\window_3_1_reg_838[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(0),
      O => \window_3_1_reg_838[0]_i_1_n_0\
    );
\window_3_1_reg_838[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(10),
      O => \window_3_1_reg_838[10]_i_1_n_0\
    );
\window_3_1_reg_838[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(11),
      O => \window_3_1_reg_838[11]_i_1_n_0\
    );
\window_3_1_reg_838[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(12),
      O => \window_3_1_reg_838[12]_i_1_n_0\
    );
\window_3_1_reg_838[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(13),
      O => \window_3_1_reg_838[13]_i_1_n_0\
    );
\window_3_1_reg_838[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(14),
      O => \window_3_1_reg_838[14]_i_1_n_0\
    );
\window_3_1_reg_838[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(15),
      O => \window_3_1_reg_838[15]_i_1_n_0\
    );
\window_3_1_reg_838[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(16),
      O => \window_3_1_reg_838[16]_i_1_n_0\
    );
\window_3_1_reg_838[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(17),
      O => \window_3_1_reg_838[17]_i_1_n_0\
    );
\window_3_1_reg_838[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(18),
      O => \window_3_1_reg_838[18]_i_1_n_0\
    );
\window_3_1_reg_838[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(19),
      O => \window_3_1_reg_838[19]_i_1_n_0\
    );
\window_3_1_reg_838[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(1),
      O => \window_3_1_reg_838[1]_i_1_n_0\
    );
\window_3_1_reg_838[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(20),
      O => \window_3_1_reg_838[20]_i_1_n_0\
    );
\window_3_1_reg_838[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(21),
      O => \window_3_1_reg_838[21]_i_1_n_0\
    );
\window_3_1_reg_838[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(22),
      O => \window_3_1_reg_838[22]_i_1_n_0\
    );
\window_3_1_reg_838[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(23),
      O => \window_3_1_reg_838[23]_i_1_n_0\
    );
\window_3_1_reg_838[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(24),
      O => \window_3_1_reg_838[24]_i_1_n_0\
    );
\window_3_1_reg_838[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(25),
      O => \window_3_1_reg_838[25]_i_1_n_0\
    );
\window_3_1_reg_838[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(26),
      O => \window_3_1_reg_838[26]_i_1_n_0\
    );
\window_3_1_reg_838[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(27),
      O => \window_3_1_reg_838[27]_i_1_n_0\
    );
\window_3_1_reg_838[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(28),
      O => \window_3_1_reg_838[28]_i_1_n_0\
    );
\window_3_1_reg_838[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(29),
      O => \window_3_1_reg_838[29]_i_1_n_0\
    );
\window_3_1_reg_838[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(2),
      O => \window_3_1_reg_838[2]_i_1_n_0\
    );
\window_3_1_reg_838[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(30),
      O => \window_3_1_reg_838[30]_i_1_n_0\
    );
\window_3_1_reg_838[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(31),
      O => \window_3_1_reg_838[31]_i_1_n_0\
    );
\window_3_1_reg_838[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(3),
      O => \window_3_1_reg_838[3]_i_1_n_0\
    );
\window_3_1_reg_838[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(4),
      O => \window_3_1_reg_838[4]_i_1_n_0\
    );
\window_3_1_reg_838[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(5),
      O => \window_3_1_reg_838[5]_i_1_n_0\
    );
\window_3_1_reg_838[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(6),
      O => \window_3_1_reg_838[6]_i_1_n_0\
    );
\window_3_1_reg_838[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(7),
      O => \window_3_1_reg_838[7]_i_1_n_0\
    );
\window_3_1_reg_838[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(8),
      O => \window_3_1_reg_838[8]_i_1_n_0\
    );
\window_3_1_reg_838[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_17_reg_700_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_2_reg_826(9),
      O => \window_3_1_reg_838[9]_i_1_n_0\
    );
\window_3_1_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[0]_i_1_n_0\,
      Q => window_3_1_reg_838(0),
      R => '0'
    );
\window_3_1_reg_838_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[10]_i_1_n_0\,
      Q => window_3_1_reg_838(10),
      R => '0'
    );
\window_3_1_reg_838_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[11]_i_1_n_0\,
      Q => window_3_1_reg_838(11),
      R => '0'
    );
\window_3_1_reg_838_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[12]_i_1_n_0\,
      Q => window_3_1_reg_838(12),
      R => '0'
    );
\window_3_1_reg_838_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[13]_i_1_n_0\,
      Q => window_3_1_reg_838(13),
      R => '0'
    );
\window_3_1_reg_838_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[14]_i_1_n_0\,
      Q => window_3_1_reg_838(14),
      R => '0'
    );
\window_3_1_reg_838_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[15]_i_1_n_0\,
      Q => window_3_1_reg_838(15),
      R => '0'
    );
\window_3_1_reg_838_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[16]_i_1_n_0\,
      Q => window_3_1_reg_838(16),
      R => '0'
    );
\window_3_1_reg_838_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[17]_i_1_n_0\,
      Q => window_3_1_reg_838(17),
      R => '0'
    );
\window_3_1_reg_838_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[18]_i_1_n_0\,
      Q => window_3_1_reg_838(18),
      R => '0'
    );
\window_3_1_reg_838_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[19]_i_1_n_0\,
      Q => window_3_1_reg_838(19),
      R => '0'
    );
\window_3_1_reg_838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[1]_i_1_n_0\,
      Q => window_3_1_reg_838(1),
      R => '0'
    );
\window_3_1_reg_838_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[20]_i_1_n_0\,
      Q => window_3_1_reg_838(20),
      R => '0'
    );
\window_3_1_reg_838_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[21]_i_1_n_0\,
      Q => window_3_1_reg_838(21),
      R => '0'
    );
\window_3_1_reg_838_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[22]_i_1_n_0\,
      Q => window_3_1_reg_838(22),
      R => '0'
    );
\window_3_1_reg_838_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[23]_i_1_n_0\,
      Q => window_3_1_reg_838(23),
      R => '0'
    );
\window_3_1_reg_838_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[24]_i_1_n_0\,
      Q => window_3_1_reg_838(24),
      R => '0'
    );
\window_3_1_reg_838_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[25]_i_1_n_0\,
      Q => window_3_1_reg_838(25),
      R => '0'
    );
\window_3_1_reg_838_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[26]_i_1_n_0\,
      Q => window_3_1_reg_838(26),
      R => '0'
    );
\window_3_1_reg_838_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[27]_i_1_n_0\,
      Q => window_3_1_reg_838(27),
      R => '0'
    );
\window_3_1_reg_838_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[28]_i_1_n_0\,
      Q => window_3_1_reg_838(28),
      R => '0'
    );
\window_3_1_reg_838_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[29]_i_1_n_0\,
      Q => window_3_1_reg_838(29),
      R => '0'
    );
\window_3_1_reg_838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[2]_i_1_n_0\,
      Q => window_3_1_reg_838(2),
      R => '0'
    );
\window_3_1_reg_838_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[30]_i_1_n_0\,
      Q => window_3_1_reg_838(30),
      R => '0'
    );
\window_3_1_reg_838_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[31]_i_1_n_0\,
      Q => window_3_1_reg_838(31),
      R => '0'
    );
\window_3_1_reg_838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[3]_i_1_n_0\,
      Q => window_3_1_reg_838(3),
      R => '0'
    );
\window_3_1_reg_838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[4]_i_1_n_0\,
      Q => window_3_1_reg_838(4),
      R => '0'
    );
\window_3_1_reg_838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[5]_i_1_n_0\,
      Q => window_3_1_reg_838(5),
      R => '0'
    );
\window_3_1_reg_838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[6]_i_1_n_0\,
      Q => window_3_1_reg_838(6),
      R => '0'
    );
\window_3_1_reg_838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[7]_i_1_n_0\,
      Q => window_3_1_reg_838(7),
      R => '0'
    );
\window_3_1_reg_838_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[8]_i_1_n_0\,
      Q => window_3_1_reg_838(8),
      R => '0'
    );
\window_3_1_reg_838_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_1_reg_838[9]_i_1_n_0\,
      Q => window_3_1_reg_838(9),
      R => '0'
    );
\window_3_2_reg_826[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(0),
      O => \window_3_2_reg_826[0]_i_1_n_0\
    );
\window_3_2_reg_826[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(10),
      O => \window_3_2_reg_826[10]_i_1_n_0\
    );
\window_3_2_reg_826[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(11),
      O => \window_3_2_reg_826[11]_i_1_n_0\
    );
\window_3_2_reg_826[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(12),
      O => \window_3_2_reg_826[12]_i_1_n_0\
    );
\window_3_2_reg_826[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(13),
      O => \window_3_2_reg_826[13]_i_1_n_0\
    );
\window_3_2_reg_826[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(14),
      O => \window_3_2_reg_826[14]_i_1_n_0\
    );
\window_3_2_reg_826[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(15),
      O => \window_3_2_reg_826[15]_i_1_n_0\
    );
\window_3_2_reg_826[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(16),
      O => \window_3_2_reg_826[16]_i_1_n_0\
    );
\window_3_2_reg_826[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(17),
      O => \window_3_2_reg_826[17]_i_1_n_0\
    );
\window_3_2_reg_826[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(18),
      O => \window_3_2_reg_826[18]_i_1_n_0\
    );
\window_3_2_reg_826[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(19),
      O => \window_3_2_reg_826[19]_i_1_n_0\
    );
\window_3_2_reg_826[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(1),
      O => \window_3_2_reg_826[1]_i_1_n_0\
    );
\window_3_2_reg_826[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(20),
      O => \window_3_2_reg_826[20]_i_1_n_0\
    );
\window_3_2_reg_826[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(21),
      O => \window_3_2_reg_826[21]_i_1_n_0\
    );
\window_3_2_reg_826[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(22),
      O => \window_3_2_reg_826[22]_i_1_n_0\
    );
\window_3_2_reg_826[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(23),
      O => \window_3_2_reg_826[23]_i_1_n_0\
    );
\window_3_2_reg_826[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(24),
      O => \window_3_2_reg_826[24]_i_1_n_0\
    );
\window_3_2_reg_826[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(25),
      O => \window_3_2_reg_826[25]_i_1_n_0\
    );
\window_3_2_reg_826[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(26),
      O => \window_3_2_reg_826[26]_i_1_n_0\
    );
\window_3_2_reg_826[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(27),
      O => \window_3_2_reg_826[27]_i_1_n_0\
    );
\window_3_2_reg_826[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(28),
      O => \window_3_2_reg_826[28]_i_1_n_0\
    );
\window_3_2_reg_826[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(29),
      O => \window_3_2_reg_826[29]_i_1_n_0\
    );
\window_3_2_reg_826[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(2),
      O => \window_3_2_reg_826[2]_i_1_n_0\
    );
\window_3_2_reg_826[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(30),
      O => \window_3_2_reg_826[30]_i_1_n_0\
    );
\window_3_2_reg_826[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(31),
      O => \window_3_2_reg_826[31]_i_1_n_0\
    );
\window_3_2_reg_826[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(3),
      O => \window_3_2_reg_826[3]_i_1_n_0\
    );
\window_3_2_reg_826[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(4),
      O => \window_3_2_reg_826[4]_i_1_n_0\
    );
\window_3_2_reg_826[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(5),
      O => \window_3_2_reg_826[5]_i_1_n_0\
    );
\window_3_2_reg_826[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(6),
      O => \window_3_2_reg_826[6]_i_1_n_0\
    );
\window_3_2_reg_826[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(7),
      O => \window_3_2_reg_826[7]_i_1_n_0\
    );
\window_3_2_reg_826[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(8),
      O => \window_3_2_reg_826[8]_i_1_n_0\
    );
\window_3_2_reg_826[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_15_reg_688_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_3_3_1_reg_815(9),
      O => \window_3_2_reg_826[9]_i_1_n_0\
    );
\window_3_2_reg_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[0]_i_1_n_0\,
      Q => window_3_2_reg_826(0),
      R => '0'
    );
\window_3_2_reg_826_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[10]_i_1_n_0\,
      Q => window_3_2_reg_826(10),
      R => '0'
    );
\window_3_2_reg_826_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[11]_i_1_n_0\,
      Q => window_3_2_reg_826(11),
      R => '0'
    );
\window_3_2_reg_826_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[12]_i_1_n_0\,
      Q => window_3_2_reg_826(12),
      R => '0'
    );
\window_3_2_reg_826_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[13]_i_1_n_0\,
      Q => window_3_2_reg_826(13),
      R => '0'
    );
\window_3_2_reg_826_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[14]_i_1_n_0\,
      Q => window_3_2_reg_826(14),
      R => '0'
    );
\window_3_2_reg_826_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[15]_i_1_n_0\,
      Q => window_3_2_reg_826(15),
      R => '0'
    );
\window_3_2_reg_826_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[16]_i_1_n_0\,
      Q => window_3_2_reg_826(16),
      R => '0'
    );
\window_3_2_reg_826_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[17]_i_1_n_0\,
      Q => window_3_2_reg_826(17),
      R => '0'
    );
\window_3_2_reg_826_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[18]_i_1_n_0\,
      Q => window_3_2_reg_826(18),
      R => '0'
    );
\window_3_2_reg_826_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[19]_i_1_n_0\,
      Q => window_3_2_reg_826(19),
      R => '0'
    );
\window_3_2_reg_826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[1]_i_1_n_0\,
      Q => window_3_2_reg_826(1),
      R => '0'
    );
\window_3_2_reg_826_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[20]_i_1_n_0\,
      Q => window_3_2_reg_826(20),
      R => '0'
    );
\window_3_2_reg_826_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[21]_i_1_n_0\,
      Q => window_3_2_reg_826(21),
      R => '0'
    );
\window_3_2_reg_826_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[22]_i_1_n_0\,
      Q => window_3_2_reg_826(22),
      R => '0'
    );
\window_3_2_reg_826_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[23]_i_1_n_0\,
      Q => window_3_2_reg_826(23),
      R => '0'
    );
\window_3_2_reg_826_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[24]_i_1_n_0\,
      Q => window_3_2_reg_826(24),
      R => '0'
    );
\window_3_2_reg_826_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[25]_i_1_n_0\,
      Q => window_3_2_reg_826(25),
      R => '0'
    );
\window_3_2_reg_826_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[26]_i_1_n_0\,
      Q => window_3_2_reg_826(26),
      R => '0'
    );
\window_3_2_reg_826_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[27]_i_1_n_0\,
      Q => window_3_2_reg_826(27),
      R => '0'
    );
\window_3_2_reg_826_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[28]_i_1_n_0\,
      Q => window_3_2_reg_826(28),
      R => '0'
    );
\window_3_2_reg_826_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[29]_i_1_n_0\,
      Q => window_3_2_reg_826(29),
      R => '0'
    );
\window_3_2_reg_826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[2]_i_1_n_0\,
      Q => window_3_2_reg_826(2),
      R => '0'
    );
\window_3_2_reg_826_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[30]_i_1_n_0\,
      Q => window_3_2_reg_826(30),
      R => '0'
    );
\window_3_2_reg_826_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[31]_i_1_n_0\,
      Q => window_3_2_reg_826(31),
      R => '0'
    );
\window_3_2_reg_826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[3]_i_1_n_0\,
      Q => window_3_2_reg_826(3),
      R => '0'
    );
\window_3_2_reg_826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[4]_i_1_n_0\,
      Q => window_3_2_reg_826(4),
      R => '0'
    );
\window_3_2_reg_826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[5]_i_1_n_0\,
      Q => window_3_2_reg_826(5),
      R => '0'
    );
\window_3_2_reg_826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[6]_i_1_n_0\,
      Q => window_3_2_reg_826(6),
      R => '0'
    );
\window_3_2_reg_826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[7]_i_1_n_0\,
      Q => window_3_2_reg_826(7),
      R => '0'
    );
\window_3_2_reg_826_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[8]_i_1_n_0\,
      Q => window_3_2_reg_826(8),
      R => '0'
    );
\window_3_2_reg_826_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_2_reg_826[9]_i_1_n_0\,
      Q => window_3_2_reg_826(9),
      R => '0'
    );
\window_3_3_1_reg_815[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(0),
      O => \window_3_3_1_reg_815[0]_i_1_n_0\
    );
\window_3_3_1_reg_815[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(10),
      O => \window_3_3_1_reg_815[10]_i_1_n_0\
    );
\window_3_3_1_reg_815[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(11),
      O => \window_3_3_1_reg_815[11]_i_1_n_0\
    );
\window_3_3_1_reg_815[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(12),
      O => \window_3_3_1_reg_815[12]_i_1_n_0\
    );
\window_3_3_1_reg_815[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(13),
      O => \window_3_3_1_reg_815[13]_i_1_n_0\
    );
\window_3_3_1_reg_815[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(14),
      O => \window_3_3_1_reg_815[14]_i_1_n_0\
    );
\window_3_3_1_reg_815[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(15),
      O => \window_3_3_1_reg_815[15]_i_1_n_0\
    );
\window_3_3_1_reg_815[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(16),
      O => \window_3_3_1_reg_815[16]_i_1_n_0\
    );
\window_3_3_1_reg_815[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(17),
      O => \window_3_3_1_reg_815[17]_i_1_n_0\
    );
\window_3_3_1_reg_815[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(18),
      O => \window_3_3_1_reg_815[18]_i_1_n_0\
    );
\window_3_3_1_reg_815[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(19),
      O => \window_3_3_1_reg_815[19]_i_1_n_0\
    );
\window_3_3_1_reg_815[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(1),
      O => \window_3_3_1_reg_815[1]_i_1_n_0\
    );
\window_3_3_1_reg_815[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(20),
      O => \window_3_3_1_reg_815[20]_i_1_n_0\
    );
\window_3_3_1_reg_815[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(21),
      O => \window_3_3_1_reg_815[21]_i_1_n_0\
    );
\window_3_3_1_reg_815[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(22),
      O => \window_3_3_1_reg_815[22]_i_1_n_0\
    );
\window_3_3_1_reg_815[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(23),
      O => \window_3_3_1_reg_815[23]_i_1_n_0\
    );
\window_3_3_1_reg_815[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(24),
      O => \window_3_3_1_reg_815[24]_i_1_n_0\
    );
\window_3_3_1_reg_815[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(25),
      O => \window_3_3_1_reg_815[25]_i_1_n_0\
    );
\window_3_3_1_reg_815[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(26),
      O => \window_3_3_1_reg_815[26]_i_1_n_0\
    );
\window_3_3_1_reg_815[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(27),
      O => \window_3_3_1_reg_815[27]_i_1_n_0\
    );
\window_3_3_1_reg_815[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(28),
      O => \window_3_3_1_reg_815[28]_i_1_n_0\
    );
\window_3_3_1_reg_815[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(29),
      O => \window_3_3_1_reg_815[29]_i_1_n_0\
    );
\window_3_3_1_reg_815[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(2),
      O => \window_3_3_1_reg_815[2]_i_1_n_0\
    );
\window_3_3_1_reg_815[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(30),
      O => \window_3_3_1_reg_815[30]_i_1_n_0\
    );
\window_3_3_1_reg_815[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(31),
      O => \window_3_3_1_reg_815[31]_i_1_n_0\
    );
\window_3_3_1_reg_815[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(3),
      O => \window_3_3_1_reg_815[3]_i_1_n_0\
    );
\window_3_3_1_reg_815[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(4),
      O => \window_3_3_1_reg_815[4]_i_1_n_0\
    );
\window_3_3_1_reg_815[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(5),
      O => \window_3_3_1_reg_815[5]_i_1_n_0\
    );
\window_3_3_1_reg_815[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(6),
      O => \window_3_3_1_reg_815[6]_i_1_n_0\
    );
\window_3_3_1_reg_815[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(7),
      O => \window_3_3_1_reg_815[7]_i_1_n_0\
    );
\window_3_3_1_reg_815[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(8),
      O => \window_3_3_1_reg_815[8]_i_1_n_0\
    );
\window_3_3_1_reg_815[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_10_reg_676_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => windowRightCol_3_reg_2750(9),
      O => \window_3_3_1_reg_815[9]_i_1_n_0\
    );
\window_3_3_1_reg_815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[0]_i_1_n_0\,
      Q => window_3_3_1_reg_815(0),
      R => '0'
    );
\window_3_3_1_reg_815_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[10]_i_1_n_0\,
      Q => window_3_3_1_reg_815(10),
      R => '0'
    );
\window_3_3_1_reg_815_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[11]_i_1_n_0\,
      Q => window_3_3_1_reg_815(11),
      R => '0'
    );
\window_3_3_1_reg_815_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[12]_i_1_n_0\,
      Q => window_3_3_1_reg_815(12),
      R => '0'
    );
\window_3_3_1_reg_815_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[13]_i_1_n_0\,
      Q => window_3_3_1_reg_815(13),
      R => '0'
    );
\window_3_3_1_reg_815_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[14]_i_1_n_0\,
      Q => window_3_3_1_reg_815(14),
      R => '0'
    );
\window_3_3_1_reg_815_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[15]_i_1_n_0\,
      Q => window_3_3_1_reg_815(15),
      R => '0'
    );
\window_3_3_1_reg_815_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[16]_i_1_n_0\,
      Q => window_3_3_1_reg_815(16),
      R => '0'
    );
\window_3_3_1_reg_815_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[17]_i_1_n_0\,
      Q => window_3_3_1_reg_815(17),
      R => '0'
    );
\window_3_3_1_reg_815_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[18]_i_1_n_0\,
      Q => window_3_3_1_reg_815(18),
      R => '0'
    );
\window_3_3_1_reg_815_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[19]_i_1_n_0\,
      Q => window_3_3_1_reg_815(19),
      R => '0'
    );
\window_3_3_1_reg_815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[1]_i_1_n_0\,
      Q => window_3_3_1_reg_815(1),
      R => '0'
    );
\window_3_3_1_reg_815_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[20]_i_1_n_0\,
      Q => window_3_3_1_reg_815(20),
      R => '0'
    );
\window_3_3_1_reg_815_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[21]_i_1_n_0\,
      Q => window_3_3_1_reg_815(21),
      R => '0'
    );
\window_3_3_1_reg_815_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[22]_i_1_n_0\,
      Q => window_3_3_1_reg_815(22),
      R => '0'
    );
\window_3_3_1_reg_815_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[23]_i_1_n_0\,
      Q => window_3_3_1_reg_815(23),
      R => '0'
    );
\window_3_3_1_reg_815_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[24]_i_1_n_0\,
      Q => window_3_3_1_reg_815(24),
      R => '0'
    );
\window_3_3_1_reg_815_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[25]_i_1_n_0\,
      Q => window_3_3_1_reg_815(25),
      R => '0'
    );
\window_3_3_1_reg_815_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[26]_i_1_n_0\,
      Q => window_3_3_1_reg_815(26),
      R => '0'
    );
\window_3_3_1_reg_815_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[27]_i_1_n_0\,
      Q => window_3_3_1_reg_815(27),
      R => '0'
    );
\window_3_3_1_reg_815_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[28]_i_1_n_0\,
      Q => window_3_3_1_reg_815(28),
      R => '0'
    );
\window_3_3_1_reg_815_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[29]_i_1_n_0\,
      Q => window_3_3_1_reg_815(29),
      R => '0'
    );
\window_3_3_1_reg_815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[2]_i_1_n_0\,
      Q => window_3_3_1_reg_815(2),
      R => '0'
    );
\window_3_3_1_reg_815_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[30]_i_1_n_0\,
      Q => window_3_3_1_reg_815(30),
      R => '0'
    );
\window_3_3_1_reg_815_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[31]_i_1_n_0\,
      Q => window_3_3_1_reg_815(31),
      R => '0'
    );
\window_3_3_1_reg_815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[3]_i_1_n_0\,
      Q => window_3_3_1_reg_815(3),
      R => '0'
    );
\window_3_3_1_reg_815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[4]_i_1_n_0\,
      Q => window_3_3_1_reg_815(4),
      R => '0'
    );
\window_3_3_1_reg_815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[5]_i_1_n_0\,
      Q => window_3_3_1_reg_815(5),
      R => '0'
    );
\window_3_3_1_reg_815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[6]_i_1_n_0\,
      Q => window_3_3_1_reg_815(6),
      R => '0'
    );
\window_3_3_1_reg_815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[7]_i_1_n_0\,
      Q => window_3_3_1_reg_815(7),
      R => '0'
    );
\window_3_3_1_reg_815_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[8]_i_1_n_0\,
      Q => window_3_3_1_reg_815(8),
      R => '0'
    );
\window_3_3_1_reg_815_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_3_3_1_reg_815[9]_i_1_n_0\,
      Q => window_3_3_1_reg_815(9),
      R => '0'
    );
\window_4_0_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(0),
      Q => window_4_0_fu_270(0),
      R => '0'
    );
\window_4_0_fu_270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(10),
      Q => window_4_0_fu_270(10),
      R => '0'
    );
\window_4_0_fu_270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(11),
      Q => window_4_0_fu_270(11),
      R => '0'
    );
\window_4_0_fu_270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(12),
      Q => window_4_0_fu_270(12),
      R => '0'
    );
\window_4_0_fu_270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(13),
      Q => window_4_0_fu_270(13),
      R => '0'
    );
\window_4_0_fu_270_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(14),
      Q => window_4_0_fu_270(14),
      R => '0'
    );
\window_4_0_fu_270_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(15),
      Q => window_4_0_fu_270(15),
      R => '0'
    );
\window_4_0_fu_270_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(16),
      Q => window_4_0_fu_270(16),
      R => '0'
    );
\window_4_0_fu_270_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(17),
      Q => window_4_0_fu_270(17),
      R => '0'
    );
\window_4_0_fu_270_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(18),
      Q => window_4_0_fu_270(18),
      R => '0'
    );
\window_4_0_fu_270_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(19),
      Q => window_4_0_fu_270(19),
      R => '0'
    );
\window_4_0_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(1),
      Q => window_4_0_fu_270(1),
      R => '0'
    );
\window_4_0_fu_270_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(20),
      Q => window_4_0_fu_270(20),
      R => '0'
    );
\window_4_0_fu_270_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(21),
      Q => window_4_0_fu_270(21),
      R => '0'
    );
\window_4_0_fu_270_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(22),
      Q => window_4_0_fu_270(22),
      R => '0'
    );
\window_4_0_fu_270_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(23),
      Q => window_4_0_fu_270(23),
      R => '0'
    );
\window_4_0_fu_270_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(24),
      Q => window_4_0_fu_270(24),
      R => '0'
    );
\window_4_0_fu_270_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(25),
      Q => window_4_0_fu_270(25),
      R => '0'
    );
\window_4_0_fu_270_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(26),
      Q => window_4_0_fu_270(26),
      R => '0'
    );
\window_4_0_fu_270_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(27),
      Q => window_4_0_fu_270(27),
      R => '0'
    );
\window_4_0_fu_270_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(28),
      Q => window_4_0_fu_270(28),
      R => '0'
    );
\window_4_0_fu_270_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(29),
      Q => window_4_0_fu_270(29),
      R => '0'
    );
\window_4_0_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(2),
      Q => window_4_0_fu_270(2),
      R => '0'
    );
\window_4_0_fu_270_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(30),
      Q => window_4_0_fu_270(30),
      R => '0'
    );
\window_4_0_fu_270_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(31),
      Q => window_4_0_fu_270(31),
      R => '0'
    );
\window_4_0_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(3),
      Q => window_4_0_fu_270(3),
      R => '0'
    );
\window_4_0_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(4),
      Q => window_4_0_fu_270(4),
      R => '0'
    );
\window_4_0_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(5),
      Q => window_4_0_fu_270(5),
      R => '0'
    );
\window_4_0_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(6),
      Q => window_4_0_fu_270(6),
      R => '0'
    );
\window_4_0_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(7),
      Q => window_4_0_fu_270(7),
      R => '0'
    );
\window_4_0_fu_270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(8),
      Q => window_4_0_fu_270(8),
      R => '0'
    );
\window_4_0_fu_270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_1_phi_fu_806_p4(9),
      Q => window_4_0_fu_270(9),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(0),
      Q => window_4_0_read_as_fu_266(0),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(10),
      Q => window_4_0_read_as_fu_266(10),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(11),
      Q => window_4_0_read_as_fu_266(11),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(12),
      Q => window_4_0_read_as_fu_266(12),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(13),
      Q => window_4_0_read_as_fu_266(13),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(14),
      Q => window_4_0_read_as_fu_266(14),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(15),
      Q => window_4_0_read_as_fu_266(15),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(16),
      Q => window_4_0_read_as_fu_266(16),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(17),
      Q => window_4_0_read_as_fu_266(17),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(18),
      Q => window_4_0_read_as_fu_266(18),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(19),
      Q => window_4_0_read_as_fu_266(19),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(1),
      Q => window_4_0_read_as_fu_266(1),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(20),
      Q => window_4_0_read_as_fu_266(20),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(21),
      Q => window_4_0_read_as_fu_266(21),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(22),
      Q => window_4_0_read_as_fu_266(22),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(23),
      Q => window_4_0_read_as_fu_266(23),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(24),
      Q => window_4_0_read_as_fu_266(24),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(25),
      Q => window_4_0_read_as_fu_266(25),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(26),
      Q => window_4_0_read_as_fu_266(26),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(27),
      Q => window_4_0_read_as_fu_266(27),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(28),
      Q => window_4_0_read_as_fu_266(28),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(29),
      Q => window_4_0_read_as_fu_266(29),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(2),
      Q => window_4_0_read_as_fu_266(2),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(30),
      Q => window_4_0_read_as_fu_266(30),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(31),
      Q => window_4_0_read_as_fu_266(31),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(3),
      Q => window_4_0_read_as_fu_266(3),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(4),
      Q => window_4_0_read_as_fu_266(4),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(5),
      Q => window_4_0_read_as_fu_266(5),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(6),
      Q => window_4_0_read_as_fu_266(6),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(7),
      Q => window_4_0_read_as_fu_266(7),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(8),
      Q => window_4_0_read_as_fu_266(8),
      R => '0'
    );
\window_4_0_read_as_fu_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_0_fu_270(9),
      Q => window_4_0_read_as_fu_266(9),
      R => '0'
    );
\window_4_1_reg_803[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[0]\,
      O => \window_4_1_reg_803[0]_i_1_n_0\
    );
\window_4_1_reg_803[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[10]\,
      O => \window_4_1_reg_803[10]_i_1_n_0\
    );
\window_4_1_reg_803[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[11]\,
      O => \window_4_1_reg_803[11]_i_1_n_0\
    );
\window_4_1_reg_803[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[12]\,
      O => \window_4_1_reg_803[12]_i_1_n_0\
    );
\window_4_1_reg_803[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[13]\,
      O => \window_4_1_reg_803[13]_i_1_n_0\
    );
\window_4_1_reg_803[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[14]\,
      O => \window_4_1_reg_803[14]_i_1_n_0\
    );
\window_4_1_reg_803[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[15]\,
      O => \window_4_1_reg_803[15]_i_1_n_0\
    );
\window_4_1_reg_803[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[16]\,
      O => \window_4_1_reg_803[16]_i_1_n_0\
    );
\window_4_1_reg_803[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[17]\,
      O => \window_4_1_reg_803[17]_i_1_n_0\
    );
\window_4_1_reg_803[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[18]\,
      O => \window_4_1_reg_803[18]_i_1_n_0\
    );
\window_4_1_reg_803[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[19]\,
      O => \window_4_1_reg_803[19]_i_1_n_0\
    );
\window_4_1_reg_803[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[1]\,
      O => \window_4_1_reg_803[1]_i_1_n_0\
    );
\window_4_1_reg_803[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[20]\,
      O => \window_4_1_reg_803[20]_i_1_n_0\
    );
\window_4_1_reg_803[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[21]\,
      O => \window_4_1_reg_803[21]_i_1_n_0\
    );
\window_4_1_reg_803[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[22]\,
      O => \window_4_1_reg_803[22]_i_1_n_0\
    );
\window_4_1_reg_803[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[23]\,
      O => \window_4_1_reg_803[23]_i_1_n_0\
    );
\window_4_1_reg_803[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[24]\,
      O => \window_4_1_reg_803[24]_i_1_n_0\
    );
\window_4_1_reg_803[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[25]\,
      O => \window_4_1_reg_803[25]_i_1_n_0\
    );
\window_4_1_reg_803[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[26]\,
      O => \window_4_1_reg_803[26]_i_1_n_0\
    );
\window_4_1_reg_803[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[27]\,
      O => \window_4_1_reg_803[27]_i_1_n_0\
    );
\window_4_1_reg_803[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[28]\,
      O => \window_4_1_reg_803[28]_i_1_n_0\
    );
\window_4_1_reg_803[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[29]\,
      O => \window_4_1_reg_803[29]_i_1_n_0\
    );
\window_4_1_reg_803[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[2]\,
      O => \window_4_1_reg_803[2]_i_1_n_0\
    );
\window_4_1_reg_803[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[30]\,
      O => \window_4_1_reg_803[30]_i_1_n_0\
    );
\window_4_1_reg_803[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[31]\,
      O => \window_4_1_reg_803[31]_i_1_n_0\
    );
\window_4_1_reg_803[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[3]\,
      O => \window_4_1_reg_803[3]_i_1_n_0\
    );
\window_4_1_reg_803[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[4]\,
      O => \window_4_1_reg_803[4]_i_1_n_0\
    );
\window_4_1_reg_803[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[5]\,
      O => \window_4_1_reg_803[5]_i_1_n_0\
    );
\window_4_1_reg_803[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[6]\,
      O => \window_4_1_reg_803[6]_i_1_n_0\
    );
\window_4_1_reg_803[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[7]\,
      O => \window_4_1_reg_803[7]_i_1_n_0\
    );
\window_4_1_reg_803[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[8]\,
      O => \window_4_1_reg_803[8]_i_1_n_0\
    );
\window_4_1_reg_803[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_1_reg_664_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => \window_4_2_reg_792_reg_n_0_[9]\,
      O => \window_4_1_reg_803[9]_i_1_n_0\
    );
\window_4_1_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[0]_i_1_n_0\,
      Q => window_4_1_reg_803(0),
      R => '0'
    );
\window_4_1_reg_803_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[10]_i_1_n_0\,
      Q => window_4_1_reg_803(10),
      R => '0'
    );
\window_4_1_reg_803_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[11]_i_1_n_0\,
      Q => window_4_1_reg_803(11),
      R => '0'
    );
\window_4_1_reg_803_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[12]_i_1_n_0\,
      Q => window_4_1_reg_803(12),
      R => '0'
    );
\window_4_1_reg_803_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[13]_i_1_n_0\,
      Q => window_4_1_reg_803(13),
      R => '0'
    );
\window_4_1_reg_803_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[14]_i_1_n_0\,
      Q => window_4_1_reg_803(14),
      R => '0'
    );
\window_4_1_reg_803_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[15]_i_1_n_0\,
      Q => window_4_1_reg_803(15),
      R => '0'
    );
\window_4_1_reg_803_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[16]_i_1_n_0\,
      Q => window_4_1_reg_803(16),
      R => '0'
    );
\window_4_1_reg_803_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[17]_i_1_n_0\,
      Q => window_4_1_reg_803(17),
      R => '0'
    );
\window_4_1_reg_803_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[18]_i_1_n_0\,
      Q => window_4_1_reg_803(18),
      R => '0'
    );
\window_4_1_reg_803_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[19]_i_1_n_0\,
      Q => window_4_1_reg_803(19),
      R => '0'
    );
\window_4_1_reg_803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[1]_i_1_n_0\,
      Q => window_4_1_reg_803(1),
      R => '0'
    );
\window_4_1_reg_803_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[20]_i_1_n_0\,
      Q => window_4_1_reg_803(20),
      R => '0'
    );
\window_4_1_reg_803_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[21]_i_1_n_0\,
      Q => window_4_1_reg_803(21),
      R => '0'
    );
\window_4_1_reg_803_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[22]_i_1_n_0\,
      Q => window_4_1_reg_803(22),
      R => '0'
    );
\window_4_1_reg_803_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[23]_i_1_n_0\,
      Q => window_4_1_reg_803(23),
      R => '0'
    );
\window_4_1_reg_803_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[24]_i_1_n_0\,
      Q => window_4_1_reg_803(24),
      R => '0'
    );
\window_4_1_reg_803_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[25]_i_1_n_0\,
      Q => window_4_1_reg_803(25),
      R => '0'
    );
\window_4_1_reg_803_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[26]_i_1_n_0\,
      Q => window_4_1_reg_803(26),
      R => '0'
    );
\window_4_1_reg_803_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[27]_i_1_n_0\,
      Q => window_4_1_reg_803(27),
      R => '0'
    );
\window_4_1_reg_803_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[28]_i_1_n_0\,
      Q => window_4_1_reg_803(28),
      R => '0'
    );
\window_4_1_reg_803_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[29]_i_1_n_0\,
      Q => window_4_1_reg_803(29),
      R => '0'
    );
\window_4_1_reg_803_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[2]_i_1_n_0\,
      Q => window_4_1_reg_803(2),
      R => '0'
    );
\window_4_1_reg_803_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[30]_i_1_n_0\,
      Q => window_4_1_reg_803(30),
      R => '0'
    );
\window_4_1_reg_803_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[31]_i_1_n_0\,
      Q => window_4_1_reg_803(31),
      R => '0'
    );
\window_4_1_reg_803_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[3]_i_1_n_0\,
      Q => window_4_1_reg_803(3),
      R => '0'
    );
\window_4_1_reg_803_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[4]_i_1_n_0\,
      Q => window_4_1_reg_803(4),
      R => '0'
    );
\window_4_1_reg_803_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[5]_i_1_n_0\,
      Q => window_4_1_reg_803(5),
      R => '0'
    );
\window_4_1_reg_803_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[6]_i_1_n_0\,
      Q => window_4_1_reg_803(6),
      R => '0'
    );
\window_4_1_reg_803_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[7]_i_1_n_0\,
      Q => window_4_1_reg_803(7),
      R => '0'
    );
\window_4_1_reg_803_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[8]_i_1_n_0\,
      Q => window_4_1_reg_803(8),
      R => '0'
    );
\window_4_1_reg_803_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_1_reg_803[9]_i_1_n_0\,
      Q => window_4_1_reg_803(9),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(0),
      Q => window_4_2_2_reg_2290(0),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(10),
      Q => window_4_2_2_reg_2290(10),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(11),
      Q => window_4_2_2_reg_2290(11),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(12),
      Q => window_4_2_2_reg_2290(12),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(13),
      Q => window_4_2_2_reg_2290(13),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(14),
      Q => window_4_2_2_reg_2290(14),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(15),
      Q => window_4_2_2_reg_2290(15),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(16),
      Q => window_4_2_2_reg_2290(16),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(17),
      Q => window_4_2_2_reg_2290(17),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(18),
      Q => window_4_2_2_reg_2290(18),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(19),
      Q => window_4_2_2_reg_2290(19),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(1),
      Q => window_4_2_2_reg_2290(1),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(20),
      Q => window_4_2_2_reg_2290(20),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(21),
      Q => window_4_2_2_reg_2290(21),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(22),
      Q => window_4_2_2_reg_2290(22),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(23),
      Q => window_4_2_2_reg_2290(23),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(24),
      Q => window_4_2_2_reg_2290(24),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(25),
      Q => window_4_2_2_reg_2290(25),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(26),
      Q => window_4_2_2_reg_2290(26),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(27),
      Q => window_4_2_2_reg_2290(27),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(28),
      Q => window_4_2_2_reg_2290(28),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(29),
      Q => window_4_2_2_reg_2290(29),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(2),
      Q => window_4_2_2_reg_2290(2),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(30),
      Q => window_4_2_2_reg_2290(30),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(31),
      Q => window_4_2_2_reg_2290(31),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(3),
      Q => window_4_2_2_reg_2290(3),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(4),
      Q => window_4_2_2_reg_2290(4),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(5),
      Q => window_4_2_2_reg_2290(5),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(6),
      Q => window_4_2_2_reg_2290(6),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(7),
      Q => window_4_2_2_reg_2290(7),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(8),
      Q => window_4_2_2_reg_2290(8),
      R => '0'
    );
\window_4_2_2_reg_2290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel_tmp14_reg_23160,
      D => window_4_2_2_fu_1133_p3(9),
      Q => window_4_2_2_reg_2290(9),
      R => '0'
    );
\window_4_2_reg_792[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(0),
      O => \window_4_2_reg_792[0]_i_1_n_0\
    );
\window_4_2_reg_792[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(10),
      O => \window_4_2_reg_792[10]_i_1_n_0\
    );
\window_4_2_reg_792[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(11),
      O => \window_4_2_reg_792[11]_i_1_n_0\
    );
\window_4_2_reg_792[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(12),
      O => \window_4_2_reg_792[12]_i_1_n_0\
    );
\window_4_2_reg_792[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(13),
      O => \window_4_2_reg_792[13]_i_1_n_0\
    );
\window_4_2_reg_792[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(14),
      O => \window_4_2_reg_792[14]_i_1_n_0\
    );
\window_4_2_reg_792[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(15),
      O => \window_4_2_reg_792[15]_i_1_n_0\
    );
\window_4_2_reg_792[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(16),
      O => \window_4_2_reg_792[16]_i_1_n_0\
    );
\window_4_2_reg_792[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(17),
      O => \window_4_2_reg_792[17]_i_1_n_0\
    );
\window_4_2_reg_792[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(18),
      O => \window_4_2_reg_792[18]_i_1_n_0\
    );
\window_4_2_reg_792[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(19),
      O => \window_4_2_reg_792[19]_i_1_n_0\
    );
\window_4_2_reg_792[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(1),
      O => \window_4_2_reg_792[1]_i_1_n_0\
    );
\window_4_2_reg_792[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(20),
      O => \window_4_2_reg_792[20]_i_1_n_0\
    );
\window_4_2_reg_792[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(21),
      O => \window_4_2_reg_792[21]_i_1_n_0\
    );
\window_4_2_reg_792[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(22),
      O => \window_4_2_reg_792[22]_i_1_n_0\
    );
\window_4_2_reg_792[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(23),
      O => \window_4_2_reg_792[23]_i_1_n_0\
    );
\window_4_2_reg_792[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(24),
      O => \window_4_2_reg_792[24]_i_1_n_0\
    );
\window_4_2_reg_792[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(25),
      O => \window_4_2_reg_792[25]_i_1_n_0\
    );
\window_4_2_reg_792[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(26),
      O => \window_4_2_reg_792[26]_i_1_n_0\
    );
\window_4_2_reg_792[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(27),
      O => \window_4_2_reg_792[27]_i_1_n_0\
    );
\window_4_2_reg_792[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(28),
      O => \window_4_2_reg_792[28]_i_1_n_0\
    );
\window_4_2_reg_792[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(29),
      O => \window_4_2_reg_792[29]_i_1_n_0\
    );
\window_4_2_reg_792[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(2),
      O => \window_4_2_reg_792[2]_i_1_n_0\
    );
\window_4_2_reg_792[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(30),
      O => \window_4_2_reg_792[30]_i_1_n_0\
    );
\window_4_2_reg_792[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(31),
      O => \window_4_2_reg_792[31]_i_1_n_0\
    );
\window_4_2_reg_792[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(3),
      O => \window_4_2_reg_792[3]_i_1_n_0\
    );
\window_4_2_reg_792[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(4),
      O => \window_4_2_reg_792[4]_i_1_n_0\
    );
\window_4_2_reg_792[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(5),
      O => \window_4_2_reg_792[5]_i_1_n_0\
    );
\window_4_2_reg_792[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(6),
      O => \window_4_2_reg_792[6]_i_1_n_0\
    );
\window_4_2_reg_792[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(7),
      O => \window_4_2_reg_792[7]_i_1_n_0\
    );
\window_4_2_reg_792[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(8),
      O => \window_4_2_reg_792[8]_i_1_n_0\
    );
\window_4_2_reg_792[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_4_4_32_reg_652_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state11,
      I2 => window_4_3_2_reg_2604(9),
      O => \window_4_2_reg_792[9]_i_1_n_0\
    );
\window_4_2_reg_792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[0]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[0]\,
      R => '0'
    );
\window_4_2_reg_792_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[10]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[10]\,
      R => '0'
    );
\window_4_2_reg_792_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[11]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[11]\,
      R => '0'
    );
\window_4_2_reg_792_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[12]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[12]\,
      R => '0'
    );
\window_4_2_reg_792_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[13]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[13]\,
      R => '0'
    );
\window_4_2_reg_792_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[14]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[14]\,
      R => '0'
    );
\window_4_2_reg_792_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[15]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[15]\,
      R => '0'
    );
\window_4_2_reg_792_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[16]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[16]\,
      R => '0'
    );
\window_4_2_reg_792_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[17]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[17]\,
      R => '0'
    );
\window_4_2_reg_792_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[18]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[18]\,
      R => '0'
    );
\window_4_2_reg_792_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[19]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[19]\,
      R => '0'
    );
\window_4_2_reg_792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[1]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[1]\,
      R => '0'
    );
\window_4_2_reg_792_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[20]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[20]\,
      R => '0'
    );
\window_4_2_reg_792_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[21]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[21]\,
      R => '0'
    );
\window_4_2_reg_792_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[22]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[22]\,
      R => '0'
    );
\window_4_2_reg_792_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[23]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[23]\,
      R => '0'
    );
\window_4_2_reg_792_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[24]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[24]\,
      R => '0'
    );
\window_4_2_reg_792_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[25]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[25]\,
      R => '0'
    );
\window_4_2_reg_792_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[26]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[26]\,
      R => '0'
    );
\window_4_2_reg_792_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[27]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[27]\,
      R => '0'
    );
\window_4_2_reg_792_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[28]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[28]\,
      R => '0'
    );
\window_4_2_reg_792_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[29]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[29]\,
      R => '0'
    );
\window_4_2_reg_792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[2]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[2]\,
      R => '0'
    );
\window_4_2_reg_792_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[30]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[30]\,
      R => '0'
    );
\window_4_2_reg_792_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[31]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[31]\,
      R => '0'
    );
\window_4_2_reg_792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[3]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[3]\,
      R => '0'
    );
\window_4_2_reg_792_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[4]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[4]\,
      R => '0'
    );
\window_4_2_reg_792_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[5]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[5]\,
      R => '0'
    );
\window_4_2_reg_792_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[6]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[6]\,
      R => '0'
    );
\window_4_2_reg_792_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[7]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[7]\,
      R => '0'
    );
\window_4_2_reg_792_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[8]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[8]\,
      R => '0'
    );
\window_4_2_reg_792_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_2_reg_792,
      D => \window_4_2_reg_792[9]_i_1_n_0\,
      Q => \window_4_2_reg_792_reg_n_0_[9]\,
      R => '0'
    );
\window_4_3_2_reg_2604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(0),
      Q => window_4_3_2_reg_2604(0),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(10),
      Q => window_4_3_2_reg_2604(10),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(11),
      Q => window_4_3_2_reg_2604(11),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(12),
      Q => window_4_3_2_reg_2604(12),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(13),
      Q => window_4_3_2_reg_2604(13),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(14),
      Q => window_4_3_2_reg_2604(14),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(15),
      Q => window_4_3_2_reg_2604(15),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(16),
      Q => window_4_3_2_reg_2604(16),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(17),
      Q => window_4_3_2_reg_2604(17),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(18),
      Q => window_4_3_2_reg_2604(18),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(19),
      Q => window_4_3_2_reg_2604(19),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(1),
      Q => window_4_3_2_reg_2604(1),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(20),
      Q => window_4_3_2_reg_2604(20),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(21),
      Q => window_4_3_2_reg_2604(21),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(22),
      Q => window_4_3_2_reg_2604(22),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(23),
      Q => window_4_3_2_reg_2604(23),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(24),
      Q => window_4_3_2_reg_2604(24),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(25),
      Q => window_4_3_2_reg_2604(25),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(26),
      Q => window_4_3_2_reg_2604(26),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(27),
      Q => window_4_3_2_reg_2604(27),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(28),
      Q => window_4_3_2_reg_2604(28),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(29),
      Q => window_4_3_2_reg_2604(29),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(2),
      Q => window_4_3_2_reg_2604(2),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(30),
      Q => window_4_3_2_reg_2604(30),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(31),
      Q => window_4_3_2_reg_2604(31),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(3),
      Q => window_4_3_2_reg_2604(3),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(4),
      Q => window_4_3_2_reg_2604(4),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(5),
      Q => window_4_3_2_reg_2604(5),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(6),
      Q => window_4_3_2_reg_2604(6),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(7),
      Q => window_4_3_2_reg_2604(7),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(8),
      Q => window_4_3_2_reg_2604(8),
      R => '0'
    );
\window_4_3_2_reg_2604_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_94_in,
      D => window_4_3_fu_274(9),
      Q => window_4_3_2_reg_2604(9),
      R => '0'
    );
\window_4_3_fu_274[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[0]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(0),
      I4 => inStream_V_data_V_0_payload_B(0),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(0)
    );
\window_4_3_fu_274[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[10]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(10),
      I4 => inStream_V_data_V_0_payload_B(10),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(10)
    );
\window_4_3_fu_274[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[11]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(11),
      I4 => inStream_V_data_V_0_payload_B(11),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(11)
    );
\window_4_3_fu_274[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[12]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(12),
      I4 => inStream_V_data_V_0_payload_B(12),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(12)
    );
\window_4_3_fu_274[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[13]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(13),
      I4 => inStream_V_data_V_0_payload_B(13),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(13)
    );
\window_4_3_fu_274[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[14]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(14),
      I4 => inStream_V_data_V_0_payload_B(14),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(14)
    );
\window_4_3_fu_274[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[15]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(15),
      I4 => inStream_V_data_V_0_payload_B(15),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(15)
    );
\window_4_3_fu_274[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[16]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(16),
      I4 => inStream_V_data_V_0_payload_B(16),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(16)
    );
\window_4_3_fu_274[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[17]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(17),
      I4 => inStream_V_data_V_0_payload_B(17),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(17)
    );
\window_4_3_fu_274[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[18]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(18),
      I4 => inStream_V_data_V_0_payload_B(18),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(18)
    );
\window_4_3_fu_274[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[19]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(19),
      I4 => inStream_V_data_V_0_payload_B(19),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(19)
    );
\window_4_3_fu_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[1]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(1),
      I4 => inStream_V_data_V_0_payload_B(1),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(1)
    );
\window_4_3_fu_274[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[20]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(20),
      I4 => inStream_V_data_V_0_payload_B(20),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(20)
    );
\window_4_3_fu_274[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[21]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(21),
      I4 => inStream_V_data_V_0_payload_B(21),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(21)
    );
\window_4_3_fu_274[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[22]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(22),
      I4 => inStream_V_data_V_0_payload_B(22),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(22)
    );
\window_4_3_fu_274[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[23]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(23),
      I4 => inStream_V_data_V_0_payload_B(23),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(23)
    );
\window_4_3_fu_274[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[24]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(24),
      I4 => inStream_V_data_V_0_payload_B(24),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(24)
    );
\window_4_3_fu_274[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[25]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(25),
      I4 => inStream_V_data_V_0_payload_B(25),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(25)
    );
\window_4_3_fu_274[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[26]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(26),
      I4 => inStream_V_data_V_0_payload_B(26),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(26)
    );
\window_4_3_fu_274[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[27]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(27),
      I4 => inStream_V_data_V_0_payload_B(27),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(27)
    );
\window_4_3_fu_274[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[28]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(28),
      I4 => inStream_V_data_V_0_payload_B(28),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(28)
    );
\window_4_3_fu_274[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[29]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(29),
      I4 => inStream_V_data_V_0_payload_B(29),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(29)
    );
\window_4_3_fu_274[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[2]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(2),
      I4 => inStream_V_data_V_0_payload_B(2),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(2)
    );
\window_4_3_fu_274[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[30]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(30),
      I4 => inStream_V_data_V_0_payload_B(30),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(30)
    );
\window_4_3_fu_274[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_3_n_0\,
      I1 => ap_CS_fsm_state11,
      O => \window_4_3_fu_274[31]_i_1_n_0\
    );
\window_4_3_fu_274[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[31]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(31),
      I4 => inStream_V_data_V_0_payload_B(31),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(31)
    );
\window_4_3_fu_274[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => lineBuffer_0_U_n_1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => icmp_reg_2525,
      I4 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp3_iter1_reg_n_0,
      O => \window_4_3_fu_274[31]_i_3_n_0\
    );
\window_4_3_fu_274[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_0,
      I1 => \exitcond_flatten1_reg_2483_reg_n_0_[0]\,
      I2 => icmp_reg_2525,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => lineBuffer_0_U_n_1,
      I5 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => \window_4_3_fu_274[31]_i_4_n_0\
    );
\window_4_3_fu_274[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_3_n_0\,
      I1 => inStream_V_data_V_0_sel,
      O => \window_4_3_fu_274[31]_i_5_n_0\
    );
\window_4_3_fu_274[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_3_n_0\,
      I1 => inStream_V_data_V_0_sel,
      O => \window_4_3_fu_274[31]_i_6_n_0\
    );
\window_4_3_fu_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[3]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(3),
      I4 => inStream_V_data_V_0_payload_B(3),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(3)
    );
\window_4_3_fu_274[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[4]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(4),
      I4 => inStream_V_data_V_0_payload_B(4),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(4)
    );
\window_4_3_fu_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[5]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(5),
      I4 => inStream_V_data_V_0_payload_B(5),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(5)
    );
\window_4_3_fu_274[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[6]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(6),
      I4 => inStream_V_data_V_0_payload_B(6),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(6)
    );
\window_4_3_fu_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[7]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(7),
      I4 => inStream_V_data_V_0_payload_B(7),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(7)
    );
\window_4_3_fu_274[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[8]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(8),
      I4 => inStream_V_data_V_0_payload_B(8),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(8)
    );
\window_4_3_fu_274[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \window_4_3_fu_274[31]_i_4_n_0\,
      I1 => \window_4_4_fu_206_reg_n_0_[9]\,
      I2 => \window_4_3_fu_274[31]_i_5_n_0\,
      I3 => inStream_V_data_V_0_payload_A(9),
      I4 => inStream_V_data_V_0_payload_B(9),
      I5 => \window_4_3_fu_274[31]_i_6_n_0\,
      O => p_1_in(9)
    );
\window_4_3_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => window_4_3_fu_274(0),
      R => '0'
    );
\window_4_3_fu_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => window_4_3_fu_274(10),
      R => '0'
    );
\window_4_3_fu_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => window_4_3_fu_274(11),
      R => '0'
    );
\window_4_3_fu_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => window_4_3_fu_274(12),
      R => '0'
    );
\window_4_3_fu_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => window_4_3_fu_274(13),
      R => '0'
    );
\window_4_3_fu_274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => window_4_3_fu_274(14),
      R => '0'
    );
\window_4_3_fu_274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => window_4_3_fu_274(15),
      R => '0'
    );
\window_4_3_fu_274_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => window_4_3_fu_274(16),
      R => '0'
    );
\window_4_3_fu_274_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => window_4_3_fu_274(17),
      R => '0'
    );
\window_4_3_fu_274_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => window_4_3_fu_274(18),
      R => '0'
    );
\window_4_3_fu_274_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => window_4_3_fu_274(19),
      R => '0'
    );
\window_4_3_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => window_4_3_fu_274(1),
      R => '0'
    );
\window_4_3_fu_274_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => window_4_3_fu_274(20),
      R => '0'
    );
\window_4_3_fu_274_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => window_4_3_fu_274(21),
      R => '0'
    );
\window_4_3_fu_274_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => window_4_3_fu_274(22),
      R => '0'
    );
\window_4_3_fu_274_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => window_4_3_fu_274(23),
      R => '0'
    );
\window_4_3_fu_274_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => window_4_3_fu_274(24),
      R => '0'
    );
\window_4_3_fu_274_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => window_4_3_fu_274(25),
      R => '0'
    );
\window_4_3_fu_274_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => window_4_3_fu_274(26),
      R => '0'
    );
\window_4_3_fu_274_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => window_4_3_fu_274(27),
      R => '0'
    );
\window_4_3_fu_274_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => window_4_3_fu_274(28),
      R => '0'
    );
\window_4_3_fu_274_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => window_4_3_fu_274(29),
      R => '0'
    );
\window_4_3_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => window_4_3_fu_274(2),
      R => '0'
    );
\window_4_3_fu_274_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => window_4_3_fu_274(30),
      R => '0'
    );
\window_4_3_fu_274_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => window_4_3_fu_274(31),
      R => '0'
    );
\window_4_3_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => window_4_3_fu_274(3),
      R => '0'
    );
\window_4_3_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => window_4_3_fu_274(4),
      R => '0'
    );
\window_4_3_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => window_4_3_fu_274(5),
      R => '0'
    );
\window_4_3_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => window_4_3_fu_274(6),
      R => '0'
    );
\window_4_3_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => window_4_3_fu_274(7),
      R => '0'
    );
\window_4_3_fu_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => window_4_3_fu_274(8),
      R => '0'
    );
\window_4_3_fu_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_4_3_fu_274[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => window_4_3_fu_274(9),
      R => '0'
    );
\window_4_4_10_reg_676[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => tmp1_reg_2303,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I2 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      I3 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      I4 => ap_enable_reg_pp2_iter2,
      I5 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      O => window_4_4_10_reg_676
    );
\window_4_4_10_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_10_reg_676_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_10_reg_676_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_10_reg_676_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_10_reg_676_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_10_reg_676_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_10_reg_676_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_10_reg_676_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_10_reg_676_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_10_reg_676_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_10_reg_676_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_10_reg_676_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_10_reg_676_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_10_reg_676_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_10_reg_676_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_10_reg_676_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_10_reg_676_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_10_reg_676_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_10_reg_676_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_10_reg_676_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_10_reg_676_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_10_reg_676_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_10_reg_676_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_10_reg_676_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_10_reg_676_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_10_reg_676_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_10_reg_676_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_10_reg_676_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_10_reg_676_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_10_reg_676_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_10_reg_676_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_10_reg_676_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_10_reg_676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_10_reg_676,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_10_reg_676_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_15_reg_688[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I2 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      I3 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp2_iter2,
      I5 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      O => window_4_4_15_reg_688
    );
\window_4_4_15_reg_688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_15_reg_688_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_15_reg_688_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_15_reg_688_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_15_reg_688_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_15_reg_688_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_15_reg_688_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_15_reg_688_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_15_reg_688_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_15_reg_688_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_15_reg_688_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_15_reg_688_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_15_reg_688_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_15_reg_688_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_15_reg_688_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_15_reg_688_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_15_reg_688_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_15_reg_688_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_15_reg_688_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_15_reg_688_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_15_reg_688_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_15_reg_688_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_15_reg_688_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_15_reg_688_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_15_reg_688_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_15_reg_688_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_15_reg_688_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_15_reg_688_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_15_reg_688_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_15_reg_688_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_15_reg_688_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_15_reg_688_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_15_reg_688_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_15_reg_688,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_15_reg_688_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_17_reg_700[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I2 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I3 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      I4 => ap_enable_reg_pp2_iter2,
      O => window_4_4_17_reg_700
    );
\window_4_4_17_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_17_reg_700_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_17_reg_700_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_17_reg_700_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_17_reg_700_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_17_reg_700_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_17_reg_700_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_17_reg_700_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_17_reg_700_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_17_reg_700_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_17_reg_700_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_17_reg_700_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_17_reg_700_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_17_reg_700_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_17_reg_700_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_17_reg_700_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_17_reg_700_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_17_reg_700_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_17_reg_700_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_17_reg_700_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_17_reg_700_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_17_reg_700_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_17_reg_700_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_17_reg_700_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_17_reg_700_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_17_reg_700_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_17_reg_700_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_17_reg_700_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_17_reg_700_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_17_reg_700_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_17_reg_700_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_17_reg_700_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_17_reg_700_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_17_reg_700,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_17_reg_700_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_1_reg_664[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I1 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I2 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      I3 => ap_enable_reg_pp2_iter2,
      O => window_4_4_1_reg_664
    );
\window_4_4_1_reg_664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_1_reg_664_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_1_reg_664_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_1_reg_664_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_1_reg_664_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_1_reg_664_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_1_reg_664_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_1_reg_664_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_1_reg_664_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_1_reg_664_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_1_reg_664_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_1_reg_664_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_1_reg_664_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_1_reg_664_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_1_reg_664_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_1_reg_664_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_1_reg_664_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_1_reg_664_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_1_reg_664_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_1_reg_664_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_1_reg_664_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_1_reg_664_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_1_reg_664_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_1_reg_664_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_1_reg_664_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_1_reg_664_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_1_reg_664_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_1_reg_664_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_1_reg_664_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_1_reg_664_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_1_reg_664_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_1_reg_664_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_1_reg_664_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_1_reg_664,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_1_reg_664_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_24_reg_724[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243,
      I2 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I3 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I4 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I5 => \window_2_4_1_reg_712[31]_i_2_n_0\,
      O => window_4_4_24_reg_724
    );
\window_4_4_24_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_24_reg_724_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_24_reg_724_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_24_reg_724_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_24_reg_724_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_24_reg_724_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_24_reg_724_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_24_reg_724_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_24_reg_724_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_24_reg_724_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_24_reg_724_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_24_reg_724_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_24_reg_724_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_24_reg_724_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_24_reg_724_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_24_reg_724_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_24_reg_724_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_24_reg_724_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_24_reg_724_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_24_reg_724_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_24_reg_724_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_24_reg_724_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_24_reg_724_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_24_reg_724_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_24_reg_724_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_24_reg_724_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_24_reg_724_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_24_reg_724_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_24_reg_724_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_24_reg_724_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_24_reg_724_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_24_reg_724_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_24_reg_724_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_24_reg_724,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_24_reg_724_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_30_reg_736[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I2 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I3 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I4 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      I5 => ap_enable_reg_pp2_iter2,
      O => window_4_4_30_reg_736
    );
\window_4_4_30_reg_736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_30_reg_736_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_30_reg_736_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_30_reg_736_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_30_reg_736_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_30_reg_736_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_30_reg_736_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_30_reg_736_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_30_reg_736_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_30_reg_736_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_30_reg_736_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_30_reg_736_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_30_reg_736_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_30_reg_736_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_30_reg_736_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_30_reg_736_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_30_reg_736_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_30_reg_736_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_30_reg_736_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_30_reg_736_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_30_reg_736_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_30_reg_736_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_30_reg_736_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_30_reg_736_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_30_reg_736_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_30_reg_736_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_30_reg_736_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_30_reg_736_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_30_reg_736_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_30_reg_736_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_30_reg_736_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_30_reg_736_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_30_reg_736_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_30_reg_736,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_30_reg_736_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_32_reg_652[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      I1 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I2 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp2_iter2,
      I4 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      O => window_4_4_32_reg_652
    );
\window_4_4_32_reg_652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_32_reg_652_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_32_reg_652_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_32_reg_652_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_32_reg_652_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_32_reg_652_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_32_reg_652_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_32_reg_652_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_32_reg_652_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_32_reg_652_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_32_reg_652_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_32_reg_652_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_32_reg_652_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_32_reg_652_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_32_reg_652_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_32_reg_652_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_32_reg_652_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_32_reg_652_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_32_reg_652_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_32_reg_652_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_32_reg_652_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_32_reg_652_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_32_reg_652_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_32_reg_652_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_32_reg_652_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_32_reg_652_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_32_reg_652_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_32_reg_652_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_32_reg_652_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_32_reg_652_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_32_reg_652_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_32_reg_652_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_32_reg_652_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_32_reg_652,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_32_reg_652_reg_n_0_[9]\,
      R => '0'
    );
\window_4_4_fu_206[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFF00040004"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259,
      I1 => \window_2_4_1_reg_712[31]_i_2_n_0\,
      I2 => ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251,
      I3 => ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243,
      I4 => tmp1_reg_2303,
      I5 => \window_4_4_fu_206[31]_i_2_n_0\,
      O => window_4_4_fu_206
    );
\window_4_4_fu_206[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sel_tmp14_reg_2316_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp2_iter2,
      I2 => ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226,
      I3 => \sel_tmp6_reg_2309_reg_n_0_[0]\,
      O => \window_4_4_fu_206[31]_i_2_n_0\
    );
\window_4_4_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(0),
      Q => \window_4_4_fu_206_reg_n_0_[0]\,
      R => '0'
    );
\window_4_4_fu_206_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(10),
      Q => \window_4_4_fu_206_reg_n_0_[10]\,
      R => '0'
    );
\window_4_4_fu_206_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(11),
      Q => \window_4_4_fu_206_reg_n_0_[11]\,
      R => '0'
    );
\window_4_4_fu_206_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(12),
      Q => \window_4_4_fu_206_reg_n_0_[12]\,
      R => '0'
    );
\window_4_4_fu_206_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(13),
      Q => \window_4_4_fu_206_reg_n_0_[13]\,
      R => '0'
    );
\window_4_4_fu_206_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(14),
      Q => \window_4_4_fu_206_reg_n_0_[14]\,
      R => '0'
    );
\window_4_4_fu_206_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(15),
      Q => \window_4_4_fu_206_reg_n_0_[15]\,
      R => '0'
    );
\window_4_4_fu_206_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(16),
      Q => \window_4_4_fu_206_reg_n_0_[16]\,
      R => '0'
    );
\window_4_4_fu_206_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(17),
      Q => \window_4_4_fu_206_reg_n_0_[17]\,
      R => '0'
    );
\window_4_4_fu_206_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(18),
      Q => \window_4_4_fu_206_reg_n_0_[18]\,
      R => '0'
    );
\window_4_4_fu_206_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(19),
      Q => \window_4_4_fu_206_reg_n_0_[19]\,
      R => '0'
    );
\window_4_4_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(1),
      Q => \window_4_4_fu_206_reg_n_0_[1]\,
      R => '0'
    );
\window_4_4_fu_206_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(20),
      Q => \window_4_4_fu_206_reg_n_0_[20]\,
      R => '0'
    );
\window_4_4_fu_206_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(21),
      Q => \window_4_4_fu_206_reg_n_0_[21]\,
      R => '0'
    );
\window_4_4_fu_206_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(22),
      Q => \window_4_4_fu_206_reg_n_0_[22]\,
      R => '0'
    );
\window_4_4_fu_206_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(23),
      Q => \window_4_4_fu_206_reg_n_0_[23]\,
      R => '0'
    );
\window_4_4_fu_206_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(24),
      Q => \window_4_4_fu_206_reg_n_0_[24]\,
      R => '0'
    );
\window_4_4_fu_206_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(25),
      Q => \window_4_4_fu_206_reg_n_0_[25]\,
      R => '0'
    );
\window_4_4_fu_206_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(26),
      Q => \window_4_4_fu_206_reg_n_0_[26]\,
      R => '0'
    );
\window_4_4_fu_206_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(27),
      Q => \window_4_4_fu_206_reg_n_0_[27]\,
      R => '0'
    );
\window_4_4_fu_206_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(28),
      Q => \window_4_4_fu_206_reg_n_0_[28]\,
      R => '0'
    );
\window_4_4_fu_206_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(29),
      Q => \window_4_4_fu_206_reg_n_0_[29]\,
      R => '0'
    );
\window_4_4_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(2),
      Q => \window_4_4_fu_206_reg_n_0_[2]\,
      R => '0'
    );
\window_4_4_fu_206_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(30),
      Q => \window_4_4_fu_206_reg_n_0_[30]\,
      R => '0'
    );
\window_4_4_fu_206_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(31),
      Q => \window_4_4_fu_206_reg_n_0_[31]\,
      R => '0'
    );
\window_4_4_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(3),
      Q => \window_4_4_fu_206_reg_n_0_[3]\,
      R => '0'
    );
\window_4_4_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(4),
      Q => \window_4_4_fu_206_reg_n_0_[4]\,
      R => '0'
    );
\window_4_4_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(5),
      Q => \window_4_4_fu_206_reg_n_0_[5]\,
      R => '0'
    );
\window_4_4_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(6),
      Q => \window_4_4_fu_206_reg_n_0_[6]\,
      R => '0'
    );
\window_4_4_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(7),
      Q => \window_4_4_fu_206_reg_n_0_[7]\,
      R => '0'
    );
\window_4_4_fu_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(8),
      Q => \window_4_4_fu_206_reg_n_0_[8]\,
      R => '0'
    );
\window_4_4_fu_206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_4_4_fu_206,
      D => window_4_2_2_reg_2290(9),
      Q => \window_4_4_fu_206_reg_n_0_[9]\,
      R => '0'
    );
\writeCount_1_fu_278[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I3 => outStream_V_data_V_1_ack_in,
      I4 => ap_CS_fsm_state11,
      O => writeCount_1_fu_278
    );
\writeCount_1_fu_278[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => \ap_pipeline_reg_pp3_iter7_p_i_reg_2497_reg_n_0_[0]\,
      I3 => outStream_V_data_V_1_ack_in,
      O => outStream_V_data_V_1_sel_wr066_out
    );
\writeCount_1_fu_278[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(3),
      O => \writeCount_1_fu_278[0]_i_4_n_0\
    );
\writeCount_1_fu_278[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(2),
      O => \writeCount_1_fu_278[0]_i_5_n_0\
    );
\writeCount_1_fu_278[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(1),
      O => \writeCount_1_fu_278[0]_i_6_n_0\
    );
\writeCount_1_fu_278[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(0),
      O => \writeCount_1_fu_278[0]_i_7_n_0\
    );
\writeCount_1_fu_278[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(15),
      O => \writeCount_1_fu_278[12]_i_2_n_0\
    );
\writeCount_1_fu_278[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(14),
      O => \writeCount_1_fu_278[12]_i_3_n_0\
    );
\writeCount_1_fu_278[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(13),
      O => \writeCount_1_fu_278[12]_i_4_n_0\
    );
\writeCount_1_fu_278[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(12),
      O => \writeCount_1_fu_278[12]_i_5_n_0\
    );
\writeCount_1_fu_278[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(19),
      O => \writeCount_1_fu_278[16]_i_2_n_0\
    );
\writeCount_1_fu_278[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(18),
      O => \writeCount_1_fu_278[16]_i_3_n_0\
    );
\writeCount_1_fu_278[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(17),
      O => \writeCount_1_fu_278[16]_i_4_n_0\
    );
\writeCount_1_fu_278[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(16),
      O => \writeCount_1_fu_278[16]_i_5_n_0\
    );
\writeCount_1_fu_278[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(23),
      O => \writeCount_1_fu_278[20]_i_2_n_0\
    );
\writeCount_1_fu_278[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(22),
      O => \writeCount_1_fu_278[20]_i_3_n_0\
    );
\writeCount_1_fu_278[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(21),
      O => \writeCount_1_fu_278[20]_i_4_n_0\
    );
\writeCount_1_fu_278[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(20),
      O => \writeCount_1_fu_278[20]_i_5_n_0\
    );
\writeCount_1_fu_278[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(27),
      O => \writeCount_1_fu_278[24]_i_2_n_0\
    );
\writeCount_1_fu_278[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(26),
      O => \writeCount_1_fu_278[24]_i_3_n_0\
    );
\writeCount_1_fu_278[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(25),
      O => \writeCount_1_fu_278[24]_i_4_n_0\
    );
\writeCount_1_fu_278[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(24),
      O => \writeCount_1_fu_278[24]_i_5_n_0\
    );
\writeCount_1_fu_278[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(31),
      O => \writeCount_1_fu_278[28]_i_2_n_0\
    );
\writeCount_1_fu_278[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(30),
      O => \writeCount_1_fu_278[28]_i_3_n_0\
    );
\writeCount_1_fu_278[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(29),
      O => \writeCount_1_fu_278[28]_i_4_n_0\
    );
\writeCount_1_fu_278[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(28),
      O => \writeCount_1_fu_278[28]_i_5_n_0\
    );
\writeCount_1_fu_278[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(7),
      O => \writeCount_1_fu_278[4]_i_2_n_0\
    );
\writeCount_1_fu_278[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(6),
      O => \writeCount_1_fu_278[4]_i_3_n_0\
    );
\writeCount_1_fu_278[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(5),
      O => \writeCount_1_fu_278[4]_i_4_n_0\
    );
\writeCount_1_fu_278[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(4),
      O => \writeCount_1_fu_278[4]_i_5_n_0\
    );
\writeCount_1_fu_278[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(11),
      O => \writeCount_1_fu_278[8]_i_2_n_0\
    );
\writeCount_1_fu_278[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(10),
      O => \writeCount_1_fu_278[8]_i_3_n_0\
    );
\writeCount_1_fu_278[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(9),
      O => \writeCount_1_fu_278[8]_i_4_n_0\
    );
\writeCount_1_fu_278[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_278_reg(8),
      O => \writeCount_1_fu_278[8]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[0]_i_3_n_7\,
      Q => writeCount_1_fu_278_reg(0),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \writeCount_1_fu_278_reg[0]_i_3_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[0]_i_3_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[0]_i_3_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \writeCount_1_fu_278_reg[0]_i_3_n_4\,
      O(2) => \writeCount_1_fu_278_reg[0]_i_3_n_5\,
      O(1) => \writeCount_1_fu_278_reg[0]_i_3_n_6\,
      O(0) => \writeCount_1_fu_278_reg[0]_i_3_n_7\,
      S(3) => \writeCount_1_fu_278[0]_i_4_n_0\,
      S(2) => \writeCount_1_fu_278[0]_i_5_n_0\,
      S(1) => \writeCount_1_fu_278[0]_i_6_n_0\,
      S(0) => \writeCount_1_fu_278[0]_i_7_n_0\
    );
\writeCount_1_fu_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[8]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(10),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[8]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(11),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[12]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(12),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[8]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_278_reg[12]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[12]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[12]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[12]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[12]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[12]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[12]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[12]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[12]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[12]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[12]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[12]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(13),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[12]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(14),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[12]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(15),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[16]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(16),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[12]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_278_reg[16]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[16]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[16]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[16]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[16]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[16]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[16]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[16]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[16]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[16]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[16]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[16]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(17),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[16]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(18),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[16]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(19),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[0]_i_3_n_6\,
      Q => writeCount_1_fu_278_reg(1),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[20]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(20),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[16]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_278_reg[20]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[20]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[20]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[20]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[20]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[20]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[20]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[20]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[20]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[20]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[20]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[20]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(21),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[20]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(22),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[20]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(23),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[24]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(24),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[20]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_278_reg[24]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[24]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[24]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[24]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[24]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[24]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[24]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[24]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[24]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[24]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[24]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[24]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(25),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[24]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(26),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[24]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(27),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[28]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(28),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[24]_i_1_n_0\,
      CO(3) => \NLW_writeCount_1_fu_278_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \writeCount_1_fu_278_reg[28]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[28]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[28]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[28]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[28]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[28]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[28]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[28]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[28]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[28]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[28]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(29),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[0]_i_3_n_5\,
      Q => writeCount_1_fu_278_reg(2),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[28]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(30),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[28]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(31),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[0]_i_3_n_4\,
      Q => writeCount_1_fu_278_reg(3),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[4]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(4),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[0]_i_3_n_0\,
      CO(3) => \writeCount_1_fu_278_reg[4]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[4]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[4]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[4]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[4]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[4]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[4]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[4]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[4]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[4]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[4]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[4]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(5),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[4]_i_1_n_5\,
      Q => writeCount_1_fu_278_reg(6),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[4]_i_1_n_4\,
      Q => writeCount_1_fu_278_reg(7),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[8]_i_1_n_7\,
      Q => writeCount_1_fu_278_reg(8),
      R => writeCount_1_fu_278
    );
\writeCount_1_fu_278_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_278_reg[4]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_278_reg[8]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_278_reg[8]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_278_reg[8]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_278_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_278_reg[8]_i_1_n_4\,
      O(2) => \writeCount_1_fu_278_reg[8]_i_1_n_5\,
      O(1) => \writeCount_1_fu_278_reg[8]_i_1_n_6\,
      O(0) => \writeCount_1_fu_278_reg[8]_i_1_n_7\,
      S(3) => \writeCount_1_fu_278[8]_i_2_n_0\,
      S(2) => \writeCount_1_fu_278[8]_i_3_n_0\,
      S(1) => \writeCount_1_fu_278[8]_i_4_n_0\,
      S(0) => \writeCount_1_fu_278[8]_i_5_n_0\
    );
\writeCount_1_fu_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr066_out,
      D => \writeCount_1_fu_278_reg[8]_i_1_n_6\,
      Q => writeCount_1_fu_278_reg(9),
      R => writeCount_1_fu_278
    );
\x1_mid2_reg_2201[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x1_reg_619(0),
      I1 => ap_enable_reg_pp1_iter10,
      I2 => x1_mid2_reg_2201(0),
      O => \x1_mid2_reg_2201[0]_i_1_n_0\
    );
\x1_mid2_reg_2201[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x1_reg_619(1),
      I1 => ap_enable_reg_pp1_iter10,
      I2 => x1_mid2_reg_2201(1),
      O => \x1_mid2_reg_2201[1]_i_1_n_0\
    );
\x1_mid2_reg_2201[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x1_reg_619(2),
      I1 => ap_enable_reg_pp1_iter10,
      I2 => x1_mid2_reg_2201(2),
      O => \x1_mid2_reg_2201[2]_i_1_n_0\
    );
\x1_mid2_reg_2201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_mid2_reg_2201[0]_i_1_n_0\,
      Q => x1_mid2_reg_2201(0),
      R => '0'
    );
\x1_mid2_reg_2201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_mid2_reg_2201[1]_i_1_n_0\,
      Q => x1_mid2_reg_2201(1),
      R => '0'
    );
\x1_mid2_reg_2201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_mid2_reg_2201[2]_i_1_n_0\,
      Q => x1_mid2_reg_2201(2),
      R => '0'
    );
\x1_reg_619[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x1_reg_619(0),
      O => x_2_fu_972_p2(0)
    );
\x1_reg_619[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x1_reg_619(0),
      I1 => x1_reg_619(1),
      O => x_2_fu_972_p2(1)
    );
\x1_reg_619[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x1_reg_619(1),
      I1 => x1_reg_619(0),
      I2 => x1_reg_619(2),
      O => x_2_fu_972_p2(2)
    );
\x1_reg_619[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter10,
      I1 => ap_enable_reg_pp1_iter0,
      O => indvar_flatten_reg_5970
    );
\x1_reg_619[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA8"
    )
        port map (
      I0 => x1_reg_619(3),
      I1 => x1_reg_619(2),
      I2 => x1_reg_619(1),
      I3 => x1_reg_619(0),
      O => x_2_fu_972_p2(3)
    );
\x1_reg_619[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => p_84_in,
      I1 => \indvar_flatten_reg_597_reg__0\(1),
      I2 => \indvar_flatten_reg_597_reg__0\(2),
      I3 => \indvar_flatten_reg_597_reg__0\(4),
      I4 => \indvar_flatten_reg_597_reg__0\(3),
      I5 => \indvar_flatten_reg_597_reg__0\(0),
      O => ap_enable_reg_pp1_iter10
    );
\x1_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => x_2_fu_972_p2(0),
      Q => x1_reg_619(0),
      R => ap_CS_fsm_state4
    );
\x1_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => x_2_fu_972_p2(1),
      Q => x1_reg_619(1),
      R => ap_CS_fsm_state4
    );
\x1_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => x_2_fu_972_p2(2),
      Q => x1_reg_619(2),
      R => ap_CS_fsm_state4
    );
\x1_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5970,
      D => x_2_fu_972_p2(3),
      Q => x1_reg_619(3),
      R => ap_CS_fsm_state4
    );
\x4_mid2_reg_2235[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => x4_reg_748(0),
      I1 => x4_reg_748(1),
      I2 => x4_reg_748(2),
      O => x4_mid2_fu_1031_p3(0)
    );
\x4_mid2_reg_2235[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => x4_reg_748(0),
      I1 => x4_reg_748(2),
      I2 => x4_reg_748(1),
      O => x4_mid2_fu_1031_p3(1)
    );
\x4_mid2_reg_2235[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(2),
      I1 => \indvar_flatten6_reg_630_reg__0\(3),
      I2 => \indvar_flatten6_reg_630_reg__0\(1),
      I3 => \indvar_flatten6_reg_630_reg__0\(0),
      I4 => ap_CS_fsm_pp2_stage0,
      O => ap_enable_reg_pp2_iter10
    );
\x4_mid2_reg_2235[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => x4_reg_748(0),
      I1 => x4_reg_748(2),
      I2 => x4_reg_748(1),
      O => x4_mid2_fu_1031_p3(2)
    );
\x4_mid2_reg_2235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => x4_mid2_fu_1031_p3(0),
      Q => x4_mid2_reg_2235(0),
      R => '0'
    );
\x4_mid2_reg_2235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => x4_mid2_fu_1031_p3(1),
      Q => x4_mid2_reg_2235(1),
      R => '0'
    );
\x4_mid2_reg_2235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => x4_mid2_fu_1031_p3(2),
      Q => x4_mid2_reg_2235(2),
      R => '0'
    );
\x4_reg_748[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => \indvar_flatten6_reg_630_reg__0\(2),
      I1 => \indvar_flatten6_reg_630_reg__0\(3),
      I2 => \indvar_flatten6_reg_630_reg__0\(1),
      I3 => \indvar_flatten6_reg_630_reg__0\(0),
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => ap_enable_reg_pp2_iter0,
      O => indvar_flatten6_reg_6300
    );
\x4_reg_748[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => x4_reg_748(1),
      I1 => x4_reg_748(2),
      I2 => x4_reg_748(0),
      O => x_3_fu_1120_p2(2)
    );
\x4_reg_748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => tmp_s_fu_1107_p2(0),
      Q => x4_reg_748(0),
      R => ap_CS_fsm_state7
    );
\x4_reg_748_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => lineBuffer_1_U_n_35,
      Q => x4_reg_748(1),
      S => ap_CS_fsm_state7
    );
\x4_reg_748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_6300,
      D => x_3_fu_1120_p2(2),
      Q => x4_reg_748(2),
      R => ap_CS_fsm_state7
    );
\x_1_reg_2187[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => \x_1_reg_2187_reg__0\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \x_reg_585_reg_n_0_[0]\,
      O => x_1_fu_901_p2(0)
    );
\x_1_reg_2187[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \x_1_reg_2187_reg__0\(0),
      I1 => \x_reg_585_reg_n_0_[0]\,
      I2 => \x_1_reg_2187_reg__0\(1),
      I3 => \ap_CS_fsm[1]_i_2_n_0\,
      I4 => \x_reg_585_reg_n_0_[1]\,
      O => x_1_fu_901_p2(1)
    );
\x_1_reg_2187[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => \x_reg_585_reg_n_0_[1]\,
      I1 => \x_reg_585_reg_n_0_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_0\,
      I3 => \x_1_reg_2187_reg__0\(1),
      I4 => \x_1_reg_2187_reg__0\(0),
      I5 => x_phi_fu_589_p4(2),
      O => x_1_fu_901_p2(2)
    );
\x_1_reg_2187[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_585_reg_n_0_[2]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \x_1_reg_2187_reg__0\(2),
      O => x_phi_fu_589_p4(2)
    );
\x_1_reg_2187[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => ap_enable_reg_pp0_iter0,
      O => x_1_reg_21870
    );
\x_1_reg_2187[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111EEE1E"
    )
        port map (
      I0 => \x_1_reg_2187[3]_i_4_n_0\,
      I1 => \x_1_reg_2187[3]_i_5_n_0\,
      I2 => \x_1_reg_2187_reg__0\(3),
      I3 => \ap_CS_fsm[1]_i_2_n_0\,
      I4 => \x_reg_585_reg_n_0_[3]\,
      O => x_1_fu_901_p2(3)
    );
\x_1_reg_2187[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C88808880888088"
    )
        port map (
      I0 => \exitcond1_reg_2183[0]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I5 => \exitcond1_reg_2183[0]_i_3_n_0\,
      O => ap_enable_reg_pp0_iter10
    );
\x_1_reg_2187[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \x_reg_585_reg_n_0_[0]\,
      I1 => \x_reg_585_reg_n_0_[1]\,
      I2 => \x_reg_585_reg_n_0_[2]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \x_1_reg_2187[3]_i_4_n_0\
    );
\x_1_reg_2187[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \x_1_reg_2187_reg__0\(0),
      I1 => \x_1_reg_2187_reg__0\(1),
      I2 => \x_1_reg_2187_reg__0\(2),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond1_reg_2183_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \x_1_reg_2187[3]_i_5_n_0\
    );
\x_1_reg_2187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_1_reg_21870,
      D => x_1_fu_901_p2(0),
      Q => \x_1_reg_2187_reg__0\(0),
      R => '0'
    );
\x_1_reg_2187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_1_reg_21870,
      D => x_1_fu_901_p2(1),
      Q => \x_1_reg_2187_reg__0\(1),
      R => '0'
    );
\x_1_reg_2187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_1_reg_21870,
      D => x_1_fu_901_p2(2),
      Q => \x_1_reg_2187_reg__0\(2),
      R => '0'
    );
\x_1_reg_2187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_1_reg_21870,
      D => x_1_fu_901_p2(3),
      Q => \x_1_reg_2187_reg__0\(3),
      R => '0'
    );
\x_assign_reg_781[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_reg_781(0),
      O => x_4_fu_1739_p2(0)
    );
\x_assign_reg_781[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_reg_781(0),
      I1 => x_assign_reg_781(1),
      O => x_4_fu_1739_p2(1)
    );
\x_assign_reg_781[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_assign_reg_781(1),
      I1 => x_assign_reg_781(0),
      I2 => x_assign_reg_781(2),
      O => x_4_fu_1739_p2(2)
    );
\x_assign_reg_781[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lineBuffer_0_U_n_2,
      I1 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      I2 => ap_enable_reg_pp3_iter0,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => lineBuffer_0_U_n_1,
      O => indvar_flatten1_reg_7590
    );
\x_assign_reg_781[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA8"
    )
        port map (
      I0 => x_assign_reg_781(3),
      I1 => x_assign_reg_781(2),
      I2 => x_assign_reg_781(1),
      I3 => x_assign_reg_781(0),
      O => x_4_fu_1739_p2(3)
    );
\x_assign_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => x_4_fu_1739_p2(0),
      Q => x_assign_reg_781(0),
      R => ap_CS_fsm_state11
    );
\x_assign_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => x_4_fu_1739_p2(1),
      Q => x_assign_reg_781(1),
      R => ap_CS_fsm_state11
    );
\x_assign_reg_781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => x_4_fu_1739_p2(2),
      Q => x_assign_reg_781(2),
      R => ap_CS_fsm_state11
    );
\x_assign_reg_781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_7590,
      D => x_4_fu_1739_p2(3),
      Q => x_assign_reg_781(3),
      R => ap_CS_fsm_state11
    );
\x_reg_585_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_we0,
      D => \x_1_reg_2187_reg__0\(0),
      Q => \x_reg_585_reg_n_0_[0]\,
      S => x_reg_585
    );
\x_reg_585_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_we0,
      D => \x_1_reg_2187_reg__0\(1),
      Q => \x_reg_585_reg_n_0_[1]\,
      R => x_reg_585
    );
\x_reg_585_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_we0,
      D => \x_1_reg_2187_reg__0\(2),
      Q => \x_reg_585_reg_n_0_[2]\,
      S => x_reg_585
    );
\x_reg_585_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_we0,
      D => \x_1_reg_2187_reg__0\(3),
      Q => \x_reg_585_reg_n_0_[3]\,
      R => x_reg_585
    );
\y3_reg_641[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6AAAAA"
    )
        port map (
      I0 => \y3_reg_641_reg_n_0_[0]\,
      I1 => indvar_flatten6_reg_6300,
      I2 => x4_reg_748(0),
      I3 => x4_reg_748(1),
      I4 => x4_reg_748(2),
      I5 => ap_CS_fsm_state7,
      O => \y3_reg_641[0]_i_1_n_0\
    );
\y3_reg_641[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9AAA"
    )
        port map (
      I0 => \y3_reg_641_reg_n_0_[1]\,
      I1 => \y3_reg_641[2]_i_2_n_0\,
      I2 => indvar_flatten6_reg_6300,
      I3 => \y3_reg_641_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state7,
      O => \y3_reg_641[1]_i_1_n_0\
    );
\y3_reg_641[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => \y3_reg_641_reg_n_0_[2]\,
      I1 => \y3_reg_641[2]_i_2_n_0\,
      I2 => indvar_flatten6_reg_6300,
      I3 => \y3_reg_641_reg_n_0_[1]\,
      I4 => \y3_reg_641_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state7,
      O => \y3_reg_641[2]_i_1_n_0\
    );
\y3_reg_641[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => x4_reg_748(2),
      I1 => x4_reg_748(1),
      I2 => x4_reg_748(0),
      O => \y3_reg_641[2]_i_2_n_0\
    );
\y3_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y3_reg_641[0]_i_1_n_0\,
      Q => \y3_reg_641_reg_n_0_[0]\,
      R => '0'
    );
\y3_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y3_reg_641[1]_i_1_n_0\,
      Q => \y3_reg_641_reg_n_0_[1]\,
      R => '0'
    );
\y3_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y3_reg_641[2]_i_1_n_0\,
      Q => \y3_reg_641_reg_n_0_[2]\,
      R => '0'
    );
\y_assign_reg_770[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_assign_reg_770_reg__0\(0),
      O => \y_2_fu_1587_p2__0\(0)
    );
\y_assign_reg_770[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_assign_reg_770_reg__0\(0),
      I1 => \y_assign_reg_770_reg__0\(1),
      O => y_2_fu_1587_p2(1)
    );
\y_assign_reg_770[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_assign_reg_770_reg__0\(1),
      I1 => \y_assign_reg_770_reg__0\(0),
      I2 => \y_assign_reg_770_reg__0\(2),
      O => y_2_fu_1587_p2(2)
    );
\y_assign_reg_770[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \lineBuffer_0_addr_reg_2501[2]_i_2_n_0\,
      I1 => lineBuffer_0_U_n_1,
      I2 => lineBuffer_1_U_n_34,
      I3 => lineBuffer_0_U_n_2,
      I4 => x_assign_reg_781(3),
      I5 => \y_assign_reg_770[3]_i_3_n_0\,
      O => y_assign_reg_770
    );
\y_assign_reg_770[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_assign_reg_770_reg__0\(0),
      I1 => \y_assign_reg_770_reg__0\(1),
      I2 => \y_assign_reg_770_reg__0\(2),
      I3 => \y_assign_reg_770_reg__0\(3),
      O => y_2_fu_1587_p2(3)
    );
\y_assign_reg_770[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => x_assign_reg_781(2),
      I1 => x_assign_reg_781(1),
      I2 => x_assign_reg_781(0),
      O => \y_assign_reg_770[3]_i_3_n_0\
    );
\y_assign_reg_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_assign_reg_770,
      D => \y_2_fu_1587_p2__0\(0),
      Q => \y_assign_reg_770_reg__0\(0),
      R => ap_CS_fsm_state11
    );
\y_assign_reg_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_assign_reg_770,
      D => y_2_fu_1587_p2(1),
      Q => \y_assign_reg_770_reg__0\(1),
      R => ap_CS_fsm_state11
    );
\y_assign_reg_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_assign_reg_770,
      D => y_2_fu_1587_p2(2),
      Q => \y_assign_reg_770_reg__0\(2),
      R => ap_CS_fsm_state11
    );
\y_assign_reg_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_assign_reg_770,
      D => y_2_fu_1587_p2(3),
      Q => \y_assign_reg_770_reg__0\(3),
      R => ap_CS_fsm_state11
    );
\y_reg_608[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \y_reg_608_reg_n_0_[0]\,
      I1 => y_reg_608,
      I2 => ap_CS_fsm_state4,
      O => \y_reg_608[0]_i_1_n_0\
    );
\y_reg_608[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6A"
    )
        port map (
      I0 => \y_reg_608_reg_n_0_[1]\,
      I1 => y_reg_608,
      I2 => \y_reg_608_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state4,
      O => \y_reg_608[1]_i_1_n_0\
    );
\y_reg_608[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \y_reg_608_reg_n_0_[2]\,
      I1 => y_reg_608,
      I2 => \y_reg_608_reg_n_0_[0]\,
      I3 => \y_reg_608_reg_n_0_[1]\,
      I4 => ap_CS_fsm_state4,
      O => \y_reg_608[2]_i_1_n_0\
    );
\y_reg_608[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => x1_reg_619(0),
      I1 => x1_reg_619(1),
      I2 => x1_reg_619(2),
      I3 => x1_reg_619(3),
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_enable_reg_pp1_iter10,
      O => y_reg_608
    );
\y_reg_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_reg_608[0]_i_1_n_0\,
      Q => \y_reg_608_reg_n_0_[0]\,
      R => '0'
    );
\y_reg_608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_reg_608[1]_i_1_n_0\,
      Q => \y_reg_608_reg_n_0_[1]\,
      R => '0'
    );
\y_reg_608_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_reg_608[2]_i_1_n_0\,
      Q => \y_reg_608_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_cnn_2d_conv_d8x8_k5x5_0_0,cnn_2d_conv_d8x8_k5x5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "cnn_2d_conv_d8x8_k5x5,Vivado 2016.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "9'b001000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "9'b100000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "9'b000010000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of inst : label is 8;
  attribute ap_const_lv26_1 : string;
  attribute ap_const_lv26_1 of inst : label is "26'b00000000000000000000000001";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of inst : label is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of inst : label is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of inst : label is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of inst : label is "2'b11";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of inst : label is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of inst : label is 1;
  attribute ap_const_lv32_10 : integer;
  attribute ap_const_lv32_10 of inst : label is 16;
  attribute ap_const_lv32_13 : integer;
  attribute ap_const_lv32_13 of inst : label is 19;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of inst : label is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of inst : label is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of inst : label is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of inst : label is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of inst : label is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of inst : label is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of inst : label is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of inst : label is 8;
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of inst : label is "3'b000";
  attribute ap_const_lv3_1 : string;
  attribute ap_const_lv3_1 of inst : label is "3'b001";
  attribute ap_const_lv3_2 : string;
  attribute ap_const_lv3_2 of inst : label is "3'b010";
  attribute ap_const_lv3_3 : string;
  attribute ap_const_lv3_3 of inst : label is "3'b011";
  attribute ap_const_lv3_5 : string;
  attribute ap_const_lv3_5 of inst : label is "3'b101";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of inst : label is "4'b0000";
  attribute ap_const_lv4_1 : string;
  attribute ap_const_lv4_1 of inst : label is "4'b0001";
  attribute ap_const_lv4_5 : string;
  attribute ap_const_lv4_5 of inst : label is "4'b0101";
  attribute ap_const_lv4_8 : string;
  attribute ap_const_lv4_8 of inst : label is "4'b1000";
  attribute ap_const_lv4_9 : string;
  attribute ap_const_lv4_9 of inst : label is "4'b1001";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of inst : label is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of inst : label is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of inst : label is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of inst : label is "5'b10000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of inst : label is "6'b000000";
  attribute ap_const_lv7_0 : string;
  attribute ap_const_lv7_0 of inst : label is "7'b0000000";
  attribute ap_const_lv7_1 : string;
  attribute ap_const_lv7_1 of inst : label is "7'b0000001";
  attribute ap_const_lv7_40 : string;
  attribute ap_const_lv7_40 of inst : label is "7'b1000000";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d8x8_k5x5
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_TDATA(31 downto 0) => inStream_TDATA(31 downto 0),
      inStream_TDEST(5 downto 0) => inStream_TDEST(5 downto 0),
      inStream_TID(4 downto 0) => inStream_TID(4 downto 0),
      inStream_TKEEP(3 downto 0) => inStream_TKEEP(3 downto 0),
      inStream_TLAST(0) => inStream_TLAST(0),
      inStream_TREADY => inStream_TREADY,
      inStream_TSTRB(3 downto 0) => inStream_TSTRB(3 downto 0),
      inStream_TUSER(1 downto 0) => inStream_TUSER(1 downto 0),
      inStream_TVALID => inStream_TVALID,
      interrupt => interrupt,
      outStream_TDATA(31 downto 0) => outStream_TDATA(31 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(3 downto 0) => outStream_TKEEP(3 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(3 downto 0) => outStream_TSTRB(3 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => s_axi_CTRL_BRESP(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => s_axi_CTRL_RRESP(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
