Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  8 12:25:13 2023
| Host         : DESKTOP-U6JQ6MK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCCPUSOC_Top_control_sets_placed.rpt
| Design       : MCCPUSOC_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             216 |           96 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |            1094 |          599 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+---------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0]  | U_7SEG/rst                      |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0]  | U_MCCPU/U_IR/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0]  | U_7SEG/rst                      |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0]  | U_MCCPU/U_RF/rf[25][0]_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0]  | U_7SEG/rst                      |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0]  | U_MCCPU/U_RF/rf[24][0]_i_1_n_0  |                1 |              1 |
|  U_7SEG/seg7_clk |                                 | U_7SEG/rst                      |                2 |              3 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0]  | U_MCCPU/U_RF/rf[17][3]_i_1_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0]  | U_MCCPU/U_RF/rf[16][3]_i_1_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    |                                 | U_MCCPU/U_RF/AR[0]              |                5 |              7 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]   | U_MCCPU/U_RF/AR[0]              |                7 |              7 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]   | U_MCCPU/U_RF/rf[9][6]_i_1_n_0   |                7 |              7 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31]_1[0] | U_MCCPU/U_IR/AR[0]              |                6 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/q_reg[31]_1[0]     | U_MCCPU/U_RF/AR[0]              |                8 |             15 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/q_reg[31]_1[0]     | U_MCCPU/U_ALUR/AR[0]            |               11 |             17 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31]_1[0] | U_MCCPU/U_RF/rf[9][6]_i_1_n_0   |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]   | U_MCCPU/U_RF/rf[17][3]_i_1_n_0  |               19 |             25 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]   | U_MCCPU/U_RF/rf[16][3]_i_1_n_0  |               22 |             25 |
|  clk_IBUF_BUFG   |                                 | U_MCCPU/U_ALUR/AR[0]            |                7 |             26 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0]  | U_MCCPU/U_RF/rf[25][0]_i_1_n_0  |                9 |             28 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0]  | U_MCCPU/U_RF/rf[24][0]_i_1_n_0  |               11 |             28 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0]  | U_MCCPU/U_RF/rf[31][30]_i_2_n_0 |               17 |             31 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0]  | U_MCCPU/U_RF/rf[30][30]_i_1_n_0 |               18 |             31 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0]  | U_MCCPU/U_RF/rf[31][30]_i_2_n_0 |               13 |             31 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0]  | U_MCCPU/U_RF/rf[30][30]_i_1_n_0 |               19 |             31 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0]  | U_MCCPU/U_RF/rf[31][30]_i_2_n_0 |               19 |             31 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0]  | U_MCCPU/U_RF/rf[30][30]_i_1_n_0 |               19 |             31 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0]  | U_MCCPU/U_RF/rf[16][3]_i_1_n_0  |               13 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0]  | U_MCCPU/U_RF/rf[16][3]_i_1_n_0  |               15 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0]  | U_MCCPU/U_RF/rf[25][0]_i_1_n_0  |               18 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0]  | U_MCCPU/U_RF/rf[17][3]_i_1_n_0  |               15 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0]  | U_MCCPU/U_RF/rf[24][0]_i_1_n_0  |               17 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0]  | U_MCCPU/U_RF/rf[25][0]_i_1_n_0  |               20 |             32 |
|  clk_IBUF_BUFG   | U_MCCPU/U_PC/E[0]               | U_MCCPU/U_IR/AR[0]              |               15 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/E[0]               |                                 |               14 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0]  | U_MCCPU/U_RF/rf[24][0]_i_1_n_0  |               20 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0]  | U_MCCPU/U_RF/rf[16][3]_i_1_n_0  |               17 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0]  | U_MCCPU/U_RF/rf[17][3]_i_1_n_0  |               17 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0]  | U_MCCPU/U_RF/rf[17][3]_i_1_n_0  |                9 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0]  | U_MCCPU/U_RF/rf[31][30]_i_2_n_0 |               17 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0]  | U_MCCPU/U_RF/rf[24][0]_i_1_n_0  |               15 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0]  | U_MCCPU/U_RF/rf[30][30]_i_1_n_0 |               18 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]   | U_MCCPU/U_RF/rf[9][6]_i_1_n_0   |               20 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]   | U_MCCPU/U_RF/AR[0]              |               22 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0]  | U_MCCPU/U_RF/rf[25][0]_i_1_n_0  |               18 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]   | U_MCCPU/U_RF/AR[0]              |               22 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]   | U_MCCPU/U_RF/rf[9][6]_i_1_n_0   |               18 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]   | U_MCCPU/U_RF/rf[9][6]_i_1_n_0   |               19 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]   | U_MCCPU/U_RF/AR[0]              |               14 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/out[0]           | U_MCCPU/U_IR/AR[0]              |               13 |             38 |
|  Clk_CPU_BUFG    |                                 | U_MCCPU/U_IR/AR[0]              |               22 |             44 |
|  clk_IBUF_BUFG   |                                 | U_7SEG/rst                      |               25 |             54 |
|  Clk_CPU_BUFG    |                                 | U_MCCPU/U_ALUR/AR[0]            |               35 |             82 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/we                 |                                 |               32 |            128 |
+------------------+---------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 3      |                     1 |
| 4      |                     2 |
| 7      |                     3 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                    40 |
+--------+-----------------------+


