// Seed: 1045188418
module module_0 ();
  logic id_1 = id_1;
  assign module_2.type_38 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output logic id_4,
    input wor id_5,
    input wire id_6,
    input wire id_7
);
  wire id_9;
  always_latch @(-1 or posedge -1) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    output logic id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    output logic id_12,
    output logic id_13,
    input tri0 id_14,
    input uwire id_15,
    input wire id_16,
    input supply0 id_17,
    input wor id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wire id_21,
    input wor id_22,
    input wand id_23,
    output logic id_24,
    output logic id_25,
    input wire id_26,
    input tri id_27,
    input uwire id_28
);
  bit id_30;
  module_0 modCall_1 ();
  assign id_3 = 1;
  always @(*) begin : LABEL_0
    fork
      id_3 <= id_26 == id_11;
      do
      #1 begin : LABEL_1
        id_30 = id_1;
        id_13 += -1;
        id_30 <= 1;
      end
      while ("");
      id_30 <= id_11;
      id_25 = 1;
      if (1) id_13 <= id_16;
      `define pp_31 0
      id_24 <= id_2;
      id_12 = 1'b0;
      #1;
      if (-1) id_3 <= -1;
    join
    id_13 <= 1;
  end
endmodule
