% @Author: AnthonyKenny98
% @Date:   2020-04-08 15:34:16
% @Last Modified by:   AnthonyKenny98
% @Last Modified time: 2020-04-08 19:38:23
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|c|c|}
    \hline
    \textbf{Metric}             & \textbf{Specification} & \textbf{Synthesis Result} \\
    \hline
    Latency ($\mu$seconds/edge)  &   0.9  & \textcolor{myred}{2.05} \\
    \hline
    Throughput (edges/second)  &   1,111,111 & \textcolor{myred}{487,805} \\
    \hline
    FPGA Area \glspl{LUT} & 274,080  & \textcolor{mygreen}{26,524} \\
    \hline
\end{tabular}
\mycaption{Synthesis Results for HB-B3 with $\epsilon = 4$}{}
\label{table:HBB_results}
\end{center}
\end{table}