Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 01:54:15 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.114        0.000                      0                  490        0.072        0.000                      0                  490        2.000        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.114        0.000                      0                  490        0.072        0.000                      0                  490        2.000        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.513ns (51.082%)  route 2.407ns (48.918%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 9.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.184 r  conv_block/sum_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.184    conv_block/sum_reg_reg[11]_i_12_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  conv_block/sum_reg_reg[15]_i_14/O[1]
                         net (fo=3, routed)           0.445     7.962    conv_block/sum_reg_reg[15]_i_14_n_6
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.303     8.265 r  conv_block/sum_reg[11]_i_3/O
                         net (fo=1, routed)           0.550     8.815    conv_block/sum_reg[11]_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.219 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.542 r  conv_block/sum_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.542    conv_block/sum[13]
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.446     9.260    conv_block/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[13]/C
                         clock pessimism              0.322     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109     9.656    conv_block/sum_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.505ns (51.002%)  route 2.407ns (48.998%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 9.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.184 r  conv_block/sum_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.184    conv_block/sum_reg_reg[11]_i_12_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  conv_block/sum_reg_reg[15]_i_14/O[1]
                         net (fo=3, routed)           0.445     7.962    conv_block/sum_reg_reg[15]_i_14_n_6
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.303     8.265 r  conv_block/sum_reg[11]_i_3/O
                         net (fo=1, routed)           0.550     8.815    conv_block/sum_reg[11]_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.219 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.534 r  conv_block/sum_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.534    conv_block/sum[15]
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.446     9.260    conv_block/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[15]/C
                         clock pessimism              0.322     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109     9.656    conv_block/sum_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 2.429ns (50.232%)  route 2.407ns (49.768%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 9.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.184 r  conv_block/sum_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.184    conv_block/sum_reg_reg[11]_i_12_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  conv_block/sum_reg_reg[15]_i_14/O[1]
                         net (fo=3, routed)           0.445     7.962    conv_block/sum_reg_reg[15]_i_14_n_6
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.303     8.265 r  conv_block/sum_reg[11]_i_3/O
                         net (fo=1, routed)           0.550     8.815    conv_block/sum_reg[11]_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.219 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.458 r  conv_block/sum_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.458    conv_block/sum[14]
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.446     9.260    conv_block/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[14]/C
                         clock pessimism              0.322     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109     9.656    conv_block/sum_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.409ns (50.025%)  route 2.407ns (49.975%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 9.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.184 r  conv_block/sum_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.184    conv_block/sum_reg_reg[11]_i_12_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  conv_block/sum_reg_reg[15]_i_14/O[1]
                         net (fo=3, routed)           0.445     7.962    conv_block/sum_reg_reg[15]_i_14_n_6
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.303     8.265 r  conv_block/sum_reg[11]_i_3/O
                         net (fo=1, routed)           0.550     8.815    conv_block/sum_reg[11]_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.219 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.438 r  conv_block/sum_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.438    conv_block/sum[12]
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.446     9.260    conv_block/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  conv_block/sum_reg_reg[12]/C
                         clock pessimism              0.322     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109     9.656    conv_block/sum_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.186ns (47.048%)  route 2.460ns (52.952%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 9.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.273 r  conv_block/sum_reg_reg[11]_i_12/O[3]
                         net (fo=3, routed)           0.695     7.968    conv_block/sum_reg_reg[11]_i_12_n_4
    SLICE_X10Y10         LUT3 (Prop_lut3_I2_O)        0.306     8.274 r  conv_block/sum_reg[11]_i_5/O
                         net (fo=1, routed)           0.353     8.627    conv_block/sum_reg[11]_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     9.269 r  conv_block/sum_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.269    conv_block/sum[11]
    SLICE_X8Y11          FDCE                                         r  conv_block/sum_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.447     9.261    conv_block/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  conv_block/sum_reg_reg[11]/C
                         clock pessimism              0.322     9.584    
                         clock uncertainty           -0.035     9.548    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109     9.657    conv_block/sum_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 buffer3/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.842ns (39.879%)  route 2.777ns (60.121%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.635     4.692    buffer3/clk_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  buffer3/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.456     5.148 r  buffer3/rptr_reg[4]/Q
                         net (fo=8, routed)           1.711     6.858    buffer3/rptr_reg[4]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  buffer3/rptr[4]_i_1__1/O
                         net (fo=3, routed)           0.639     7.648    buffer3/rptr[4]_i_1__1_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I4_O)        0.353     8.001 r  buffer3/full_i_4__1/O
                         net (fo=1, routed)           0.000     8.001    buffer3/full_i_4__1_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.571 r  buffer3/full_reg_i_2__1/CO[2]
                         net (fo=1, routed)           0.427     8.997    buffer3/full_reg_i_2__1_n_1
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.313     9.310 r  buffer3/full_i_1__1/O
                         net (fo=1, routed)           0.000     9.310    buffer3/full_i_1__1_n_0
    SLICE_X6Y3           FDRE                                         r  buffer3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.517     9.331    buffer3/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  buffer3/full_reg/C
                         clock pessimism              0.335     9.667    
                         clock uncertainty           -0.035     9.631    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.077     9.708    buffer3/full_reg
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 2.200ns (47.467%)  route 2.435ns (52.533%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 9.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.214 r  conv_block/sum_reg_reg[11]_i_12/O[2]
                         net (fo=3, routed)           0.684     7.898    conv_block/sum_reg_reg[11]_i_12_n_5
    SLICE_X11Y11         LUT3 (Prop_lut3_I2_O)        0.302     8.200 r  conv_block/sum_reg[7]_i_2/O
                         net (fo=1, routed)           0.339     8.538    conv_block/sum_reg[7]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.934 r  conv_block/sum_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    conv_block/sum_reg_reg[7]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.257 r  conv_block/sum_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.257    conv_block/sum[9]
    SLICE_X8Y11          FDCE                                         r  conv_block/sum_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.447     9.261    conv_block/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  conv_block/sum_reg_reg[9]/C
                         clock pessimism              0.322     9.584    
                         clock uncertainty           -0.035     9.548    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109     9.657    conv_block/sum_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.123ns (46.320%)  route 2.460ns (53.680%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 9.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.566     4.623    conv_block/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.141 r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]/Q
                         net (fo=3, routed)           0.791     5.932    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.056 r  conv_block/sum_reg[11]_i_24/O
                         net (fo=1, routed)           0.621     6.677    conv_block/sum_reg[11]_i_24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.273 r  conv_block/sum_reg_reg[11]_i_12/O[3]
                         net (fo=3, routed)           0.695     7.968    conv_block/sum_reg_reg[11]_i_12_n_4
    SLICE_X10Y10         LUT3 (Prop_lut3_I2_O)        0.306     8.274 r  conv_block/sum_reg[11]_i_5/O
                         net (fo=1, routed)           0.353     8.627    conv_block/sum_reg[11]_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.206 r  conv_block/sum_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.206    conv_block/sum[10]
    SLICE_X8Y11          FDCE                                         r  conv_block/sum_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.447     9.261    conv_block/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  conv_block/sum_reg_reg[10]/C
                         clock pessimism              0.322     9.584    
                         clock uncertainty           -0.035     9.548    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109     9.657    conv_block/sum_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.580ns (34.977%)  route 2.937ns (65.023%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.635     4.692    control/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.148 r  control/FSM_onehot_state_reg[5]/Q
                         net (fo=17, routed)          0.919     6.066    buffer1/rptr_reg[2]_0[1]
    SLICE_X6Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.190 r  buffer1/rptr[9]_i_2/O
                         net (fo=8, routed)           0.689     6.879    buffer1/rptr[9]_i_2_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.029 r  buffer1/rptr[6]_i_1/O
                         net (fo=3, routed)           0.606     7.635    buffer1/rptr[6]_i_1_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.328     7.963 r  buffer1/empty0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.963    buffer1/empty0_carry_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.361 f  buffer1/empty0_carry/CO[3]
                         net (fo=2, routed)           0.724     9.085    buffer1/empty_n
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.124     9.209 r  buffer1/full_i_1/O
                         net (fo=1, routed)           0.000     9.209    buffer1/full_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  buffer1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.517     9.331    buffer1/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  buffer1/full_reg/C
                         clock pessimism              0.335     9.667    
                         clock uncertainty           -0.035     9.631    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)        0.077     9.708    buffer1/full_reg
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 buffer2/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.678ns (37.262%)  route 2.825ns (62.738%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 9.265 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.568     4.625    buffer2/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  buffer2/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     5.103 r  buffer2/rptr_reg[1]/Q
                         net (fo=6, routed)           0.871     5.973    buffer2/rptr_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.295     6.268 r  buffer2/rptr[9]_i_2__0/O
                         net (fo=8, routed)           0.472     6.740    buffer2/rptr[9]_i_2__0_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.864 r  buffer2/rptr[5]_i_1__0/O
                         net (fo=3, routed)           0.758     7.622    buffer2/rptr[5]_i_1__0_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  buffer2/empty0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.746    buffer2/empty0_carry_i_3__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.279 f  buffer2/empty0_carry/CO[3]
                         net (fo=2, routed)           0.725     9.004    buffer2/empty_n
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.128 r  buffer2/full_i_1__0/O
                         net (fo=1, routed)           0.000     9.128    buffer2/full_i_1__0_n_0
    SLICE_X10Y4          FDRE                                         r  buffer2/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.451     9.265    buffer2/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  buffer2/full_reg/C
                         clock pessimism              0.322     9.588    
                         clock uncertainty           -0.035     9.552    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.077     9.629    buffer2/full_reg
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.941%)  route 0.173ns (55.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.565     1.442    buffer2/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  buffer2/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.583 r  buffer2/wptr_reg[3]/Q
                         net (fo=3, routed)           0.173     1.756    buffer2/wptr_reg[3]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.877     2.001    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.500    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.683    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.346%)  route 0.184ns (56.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.566     1.443    buffer2/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  buffer2/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  buffer2/wptr_reg[6]/Q
                         net (fo=5, routed)           0.184     1.768    buffer2/wptr_reg[6]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.877     2.001    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.500    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.683    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 buffer2/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.789%)  route 0.205ns (59.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.566     1.443    buffer2/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  buffer2/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  buffer2/rptr_reg[3]/Q
                         net (fo=10, routed)          0.205     1.789    buffer2/rptr_reg[3]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.878     2.002    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.501    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.684    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 buffer2/rptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.542%)  route 0.225ns (61.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.566     1.443    buffer2/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  buffer2/rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  buffer2/rptr_reg[8]/Q
                         net (fo=4, routed)           0.225     1.809    buffer2/rptr_reg[8]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.878     2.002    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.501    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.684    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.667%)  route 0.244ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.566     1.443    buffer2/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  buffer2/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  buffer2/wptr_reg[5]/Q
                         net (fo=8, routed)           0.244     1.827    buffer2/wptr_reg[5]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.877     2.001    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.500    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.683    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.629%)  route 0.244ns (63.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.566     1.443    buffer2/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  buffer2/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  buffer2/wptr_reg[1]/Q
                         net (fo=6, routed)           0.244     1.828    buffer2/wptr_reg[1]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.877     2.001    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.500    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.683    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 wdata_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.072%)  route 0.200ns (54.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.591     1.468    clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  wdata_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  wdata_1_reg[1]/Q
                         net (fo=1, routed)           0.200     1.832    buffer1/Q[1]
    RAMB18_X0Y4          RAMB18E1                                     r  buffer1/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.873     1.997    buffer1/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  buffer1/mem_reg/CLKARDCLK
                         clock pessimism             -0.481     1.516    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.671    buffer1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 wdata_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.591     1.468    clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  wdata_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  wdata_1_reg[2]/Q
                         net (fo=1, routed)           0.201     1.833    buffer1/Q[2]
    RAMB18_X0Y4          RAMB18E1                                     r  buffer1/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.873     1.997    buffer1/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  buffer1/mem_reg/CLKARDCLK
                         clock pessimism             -0.481     1.516    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.671    buffer1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.591     1.468    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  wdata_2_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wdata_2_1_reg[5]/Q
                         net (fo=1, routed)           0.126     1.735    wdata_2_1[5]
    SLICE_X4Y13          FDCE                                         r  wdata_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.859     1.983    clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  wdata_2_reg[5]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.070     1.572    wdata_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 wdata_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.929%)  route 0.231ns (62.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.593     1.470    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  wdata_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.611 r  wdata_2_reg[0]/Q
                         net (fo=1, routed)           0.231     1.842    buffer2/Q[0]
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.877     2.001    buffer2/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.481     1.520    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.675    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y4    buffer1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y2    buffer2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y3    buffer3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y4    buffer1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y2    buffer2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y3    buffer3/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y7     start_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y7     start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y7     wdata_1_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     start_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     start_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     wdata_1_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     wdata_1_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     start_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     start_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     start_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     wdata_1_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y7     wdata_1_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y7     wdata_1_1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.176ns (56.234%)  route 2.472ns (43.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.205 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=1, routed)           2.472     7.676    output_pixel_OBUF[6]
    D12                  OBUF (Prop_obuf_I_O)         2.658    10.334 r  output_pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.334    output_pixel[6]
    D12                                                               r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.574ns  (logic 3.084ns (55.327%)  route 2.490ns (44.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     5.143 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=1, routed)           2.490     7.632    output_pixel_OBUF[7]
    E12                  OBUF (Prop_obuf_I_O)         2.628    10.260 r  output_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.260    output_pixel[7]
    E12                                                               r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.538ns  (logic 3.181ns (57.436%)  route 2.357ns (42.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.205 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=1, routed)           2.357     7.562    output_pixel_OBUF[5]
    D13                  OBUF (Prop_obuf_I_O)         2.663    10.224 r  output_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.224    output_pixel[5]
    D13                                                               r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.457ns  (logic 3.169ns (58.078%)  route 2.287ns (41.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.205 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=1, routed)           2.287     7.492    output_pixel_OBUF[2]
    F13                  OBUF (Prop_obuf_I_O)         2.651    10.143 r  output_pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.143    output_pixel[2]
    F13                                                               r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.455ns  (logic 3.081ns (56.485%)  route 2.374ns (43.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  conv_block/data_ready_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.143 r  conv_block/data_ready_reg_lopt_replica/Q
                         net (fo=1, routed)           2.374     7.516    lopt
    F12                  OBUF (Prop_obuf_I_O)         2.625    10.141 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000    10.141    output_valid
    F12                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.452ns  (logic 3.177ns (58.277%)  route 2.275ns (41.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.205 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=1, routed)           2.275     7.479    output_pixel_OBUF[1]
    E13                  OBUF (Prop_obuf_I_O)         2.659    10.138 r  output_pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.138    output_pixel[1]
    E13                                                               r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.407ns  (logic 3.080ns (56.957%)  route 2.327ns (43.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     5.143 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=1, routed)           2.327     7.470    output_pixel_OBUF[4]
    G14                  OBUF (Prop_obuf_I_O)         2.624    10.093 r  output_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.093    output_pixel[4]
    G14                                                               r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 3.081ns (56.984%)  route 2.326ns (43.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     5.143 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=1, routed)           2.326     7.468    output_pixel_OBUF[3]
    F14                  OBUF (Prop_obuf_I_O)         2.625    10.093 r  output_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.093    output_pixel[3]
    F14                                                               r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.245ns  (logic 3.110ns (59.287%)  route 2.135ns (40.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.630     4.687    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456     5.143 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=1, routed)           2.135     7.278    output_pixel_OBUF[0]
    C14                  OBUF (Prop_obuf_I_O)         2.654     9.932 r  output_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.932    output_pixel[0]
    C14                                                               r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.311ns (70.586%)  route 0.546ns (29.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=1, routed)           0.546     2.153    output_pixel_OBUF[0]
    C14                  OBUF (Prop_obuf_I_O)         1.170     3.324 r  output_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.324    output_pixel[0]
    C14                                                               r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.283ns (67.970%)  route 0.605ns (32.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  conv_block/data_ready_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  conv_block/data_ready_reg_lopt_replica/Q
                         net (fo=1, routed)           0.605     2.211    lopt
    F12                  OBUF (Prop_obuf_I_O)         1.142     3.353 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.353    output_valid
    F12                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.282ns (66.927%)  route 0.633ns (33.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=1, routed)           0.633     2.240    output_pixel_OBUF[4]
    G14                  OBUF (Prop_obuf_I_O)         1.141     3.381 r  output_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.381    output_pixel[4]
    G14                                                               r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.283ns (66.971%)  route 0.633ns (33.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=1, routed)           0.633     2.240    output_pixel_OBUF[3]
    F14                  OBUF (Prop_obuf_I_O)         1.142     3.381 r  output_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.381    output_pixel[3]
    F14                                                               r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.332ns (69.028%)  route 0.597ns (30.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=1, routed)           0.597     2.227    output_pixel_OBUF[2]
    F13                  OBUF (Prop_obuf_I_O)         1.168     3.395 r  output_pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.395    output_pixel[2]
    F13                                                               r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.340ns (69.080%)  route 0.600ns (30.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=1, routed)           0.600     2.230    output_pixel_OBUF[1]
    E13                  OBUF (Prop_obuf_I_O)         1.176     3.405 r  output_pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.405    output_pixel[1]
    E13                                                               r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.286ns (64.976%)  route 0.693ns (35.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=1, routed)           0.693     2.300    output_pixel_OBUF[7]
    E12                  OBUF (Prop_obuf_I_O)         1.145     3.445 r  output_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.445    output_pixel[7]
    E12                                                               r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.343ns (67.384%)  route 0.650ns (32.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=1, routed)           0.650     2.280    output_pixel_OBUF[5]
    D13                  OBUF (Prop_obuf_I_O)         1.179     3.459 r  output_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.459    output_pixel[5]
    D13                                                               r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.338ns (66.386%)  route 0.678ns (33.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.589     1.466    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=1, routed)           0.678     2.308    output_pixel_OBUF[6]
    D12                  OBUF (Prop_obuf_I_O)         1.174     3.482 r  output_pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.482    output_pixel[6]
    D12                                                               r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg1/o_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg1/SR[0]
    SLICE_X11Y8          FDCE                                         f  reg1/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg1/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  reg1/o_data_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg1/o_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg1/SR[0]
    SLICE_X11Y8          FDCE                                         f  reg1/o_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg1/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  reg1/o_data_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg1/o_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg1/SR[0]
    SLICE_X11Y8          FDCE                                         f  reg1/o_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg1/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  reg1/o_data_reg[8]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg1/o_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg1/SR[0]
    SLICE_X11Y8          FDCE                                         f  reg1/o_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg1/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  reg1/o_data_reg[9]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg2/SR[0]
    SLICE_X10Y8          FDCE                                         f  reg2/o_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg2/clk_IBUF_BUFG
    SLICE_X10Y8          FDCE                                         r  reg2/o_data_reg[22]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg2/SR[0]
    SLICE_X10Y8          FDCE                                         f  reg2/o_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg2/clk_IBUF_BUFG
    SLICE_X10Y8          FDCE                                         r  reg2/o_data_reg[23]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg3/o_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg3/SR[0]
    SLICE_X10Y8          FDCE                                         f  reg3/o_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg3/clk_IBUF_BUFG
    SLICE_X10Y8          FDCE                                         r  reg3/o_data_reg[10]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg3/o_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.092ns (17.990%)  route 4.978ns (82.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.888     6.070    reg3/SR[0]
    SLICE_X10Y8          FDCE                                         f  reg3/o_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.450     4.264    reg3/clk_IBUF_BUFG
    SLICE_X10Y8          FDCE                                         r  reg3/o_data_reg[9]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/output_pixel_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.092ns (18.401%)  route 4.843ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.752     5.935    conv_block/SR[0]
    SLICE_X7Y13          FDCE                                         f  conv_block/output_pixel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.512     4.326    conv_block/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  conv_block/output_pixel_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/output_pixel_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.092ns (18.401%)  route 4.843ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  n_rst_IBUF_inst/O
                         net (fo=30, routed)          2.091     3.059    conv_block/n_rst_IBUF
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.183 f  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=249, routed)         2.752     5.935    conv_block/SR[0]
    SLICE_X6Y13          FDCE                                         f  conv_block/output_pixel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.512     4.326    conv_block/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  conv_block/output_pixel_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wdata_2[6]
                            (input port)
  Destination:            wdata_2_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.196ns (39.584%)  route 0.300ns (60.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  i_wdata_2[6] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[6]
    J13                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  i_wdata_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.496    i_wdata_2_IBUF[6]
    SLICE_X0Y14          FDRE                                         r  wdata_2_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.861     1.985    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  wdata_2_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata_2[5]
                            (input port)
  Destination:            wdata_2_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.200ns (40.072%)  route 0.300ns (59.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  i_wdata_2[5] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[5]
    J14                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  i_wdata_2_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.500    i_wdata_2_IBUF[5]
    SLICE_X0Y13          FDRE                                         r  wdata_2_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.861     1.985    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  wdata_2_1_reg[5]/C

Slack:                    inf
  Source:                 i_wdata_2[3]
                            (input port)
  Destination:            wdata_2_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.175ns (34.082%)  route 0.339ns (65.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  i_wdata_2[3] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[3]
    K12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_wdata_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.339     0.514    i_wdata_2_IBUF[3]
    SLICE_X2Y10          FDRE                                         r  wdata_2_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  wdata_2_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata_2[1]
                            (input port)
  Destination:            wdata_2_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.163ns (31.515%)  route 0.353ns (68.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M12                                               0.000     0.000 r  i_wdata_2[1] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[1]
    M12                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wdata_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.353     0.516    i_wdata_2_IBUF[1]
    SLICE_X2Y9           FDRE                                         r  wdata_2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  wdata_2_1_reg[1]/C

Slack:                    inf
  Source:                 i_wdata_2[7]
                            (input port)
  Destination:            wdata_2_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.195ns (37.040%)  route 0.332ns (62.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 r  i_wdata_2[7] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[7]
    J12                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  i_wdata_2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.332     0.527    i_wdata_2_IBUF[7]
    SLICE_X0Y14          FDRE                                         r  wdata_2_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.861     1.985    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  wdata_2_1_reg[7]/C

Slack:                    inf
  Source:                 i_wdata_2[0]
                            (input port)
  Destination:            wdata_2_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.175ns (32.641%)  route 0.362ns (67.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  i_wdata_2[0] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[0]
    N14                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_wdata_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.362     0.537    i_wdata_2_IBUF[0]
    SLICE_X0Y7           FDRE                                         r  wdata_2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  wdata_2_1_reg[0]/C

Slack:                    inf
  Source:                 i_wdata_2[4]
                            (input port)
  Destination:            wdata_2_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.182ns (33.465%)  route 0.362ns (66.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K11                                               0.000     0.000 r  i_wdata_2[4] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[4]
    K11                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  i_wdata_2_IBUF[4]_inst/O
                         net (fo=1, routed)           0.362     0.543    i_wdata_2_IBUF[4]
    SLICE_X2Y12          FDRE                                         r  wdata_2_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.862     1.986    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  wdata_2_1_reg[4]/C

Slack:                    inf
  Source:                 i_wdata_1[1]
                            (input port)
  Destination:            wdata_1_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.168ns (30.479%)  route 0.382ns (69.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  i_wdata_1[1] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_1[1]
    P11                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i_wdata_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.382     0.550    i_wdata_1_IBUF[1]
    SLICE_X0Y7           FDRE                                         r  wdata_1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  wdata_1_1_reg[1]/C

Slack:                    inf
  Source:                 i_wdata_2[2]
                            (input port)
  Destination:            wdata_2_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.171ns (30.829%)  route 0.384ns (69.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  i_wdata_2[2] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[2]
    M11                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  i_wdata_2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.384     0.555    i_wdata_2_IBUF[2]
    SLICE_X2Y9           FDRE                                         r  wdata_2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  wdata_2_1_reg[2]/C

Slack:                    inf
  Source:                 i_wdata_1[2]
                            (input port)
  Destination:            wdata_1_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.165ns (29.073%)  route 0.403ns (70.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  i_wdata_1[2] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_1[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_wdata_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.403     0.568    i_wdata_1_IBUF[2]
    SLICE_X0Y7           FDRE                                         r  wdata_1_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  wdata_1_1_reg[2]/C





