{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603138897573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603138897573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 22:21:37 2020 " "Processing started: Mon Oct 19 22:21:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603138897573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138897573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chronometre -c chronometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off chronometre -c chronometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138897573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603138897863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603138897863 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "chro1 ex1.1.vhd(9) " "VHDL syntax error at ex1.1.vhd(9): name used in construct must match previously specified name \"chro1\"" {  } { { "ex1.1.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/ex1.1.vhd" 9 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "chro1 ex1.1.vhd(5) " "Ignored construct chro1 at ex1.1.vhd(5) due to previous errors" {  } { { "ex1.1.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/ex1.1.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ex1.1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-a " "Found design unit 1: seg7-a" {  } { { "seg7.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/seg7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur8-a " "Found design unit 1: compteur8-a" {  } { { "compteur.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/compteur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur8 " "Found entity 1: compteur8" {  } { { "compteur.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduct-a " "Found design unit 1: reduct-a" {  } { { "reduct.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/reduct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduct " "Found entity 1: reduct" {  } { { "reduct.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/reduct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 19 22:21:47 2020 " "Processing ended: Mon Oct 19 22:21:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603138897573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603138897573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 22:21:37 2020 " "Processing started: Mon Oct 19 22:21:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603138897573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138897573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chronometre -c chronometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off chronometre -c chronometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138897573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603138897863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603138897863 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "chro1 ex1.1.vhd(9) " "VHDL syntax error at ex1.1.vhd(9): name used in construct must match previously specified name \"chro1\"" {  } { { "ex1.1.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/ex1.1.vhd" 9 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "chro1 ex1.1.vhd(5) " "Ignored construct chro1 at ex1.1.vhd(5) due to previous errors" {  } { { "ex1.1.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/ex1.1.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ex1.1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-a " "Found design unit 1: seg7-a" {  } { { "seg7.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/seg7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur8-a " "Found design unit 1: compteur8-a" {  } { { "compteur.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/compteur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur8 " "Found entity 1: compteur8" {  } { { "compteur.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduct-a " "Found design unit 1: reduct-a" {  } { { "reduct.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/reduct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduct " "Found entity 1: reduct" {  } { { "reduct.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/reduct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 19 22:21:47 2020 " "Processing ended: Mon Oct 19 22:21:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603138907323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1603138897573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603138897573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 22:21:37 2020 " "Processing started: Mon Oct 19 22:21:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603138897573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138897573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chronometre -c chronometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off chronometre -c chronometre" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138897573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1603138897863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1603138897863 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "chro1 ex1.1.vhd(9) " "VHDL syntax error at ex1.1.vhd(9): name used in construct must match previously specified name \"chro1\"" {  } { { "ex1.1.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/ex1.1.vhd" 9 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "chro1 ex1.1.vhd(5) " "Ignored construct chro1 at ex1.1.vhd(5) due to previous errors" {  } { { "ex1.1.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/ex1.1.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ex1.1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-a " "Found design unit 1: seg7-a" {  } { { "seg7.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/seg7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur8-a " "Found design unit 1: compteur8-a" {  } { { "compteur.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/compteur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur8 " "Found entity 1: compteur8" {  } { { "compteur.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduct-a " "Found design unit 1: reduct-a" {  } { { "reduct.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/reduct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduct " "Found entity 1: reduct" {  } { { "reduct.vhd" "" { Text "E:/UTBM/SY41/Document de FPGA/TP3/reduct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603138907224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138907224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 19 22:21:47 2020 " "Processing ended: Mon Oct 19 22:21:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603138907323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1603138907323 ""}
