Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 21:16:55 2019
| Host         : DESKTOP-BKSDDJC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIB_control_sets_placed.rpt
| Design       : FIB
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   220 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           36 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              60 |           28 |
| No           | Yes                   | No                     |              24 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+-------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+---------------+-------------------------+------------------+----------------+
|  tmp0_reg[1]_LDC_i_1_n_0 |               | tmp0_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  tmp0_reg[0]_LDC_i_1_n_0 |               | tmp0_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  tmp0_reg[2]_LDC_i_1_n_0 |               | tmp0_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  tmp1_reg[2]_LDC_i_1_n_0 |               | tmp1_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[4]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[5]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp0_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[4]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[5]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | tmp1_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  tmp0_reg[4]_LDC_i_1_n_0 |               | tmp0_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  tmp0_reg[5]_LDC_i_1_n_0 |               | tmp0_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  tmp0_reg[3]_LDC_i_1_n_0 |               | tmp0_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  tmp1_reg[4]_LDC_i_1_n_0 |               | tmp1_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  tmp1_reg[0]_LDC_i_1_n_0 |               | tmp1_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  tmp1_reg[1]_LDC_i_1_n_0 |               | tmp1_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  tmp1_reg[3]_LDC_i_1_n_0 |               | tmp1_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  tmp1_reg[5]_LDC_i_1_n_0 |               | tmp1_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG           |               | rst_IBUF                |                4 |             12 |
+--------------------------+---------------+-------------------------+------------------+----------------+


