// Seed: 3700422632
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4
);
  reg   id_5;
  logic id_6;
  always @(id_6 or id_6) begin
    #(id_2) id_5 <= 1;
  end
  logic id_7 = id_3 ? 1 : 1;
  logic id_8;
  logic id_9, id_10;
endmodule
