

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3'
================================================================
* Date:           Wed Jul 27 16:07:27 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      230|      230|  2.394 us|  2.394 us|  230|  230|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_306_2_VITIS_LOOP_307_3  |      228|      228|         6|          1|          1|   224|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    237|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        6|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     275|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|     275|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                Module                                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |firstDense_f_V_U  |master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_firstDense_f_V  |        6|  0|   0|    0|  3584|   21|     1|        75264|
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                      |        6|  0|   0|    0|  3584|   21|     1|        75264|
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln306_1_fu_172_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln306_fu_184_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln307_fu_212_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln308_fu_273_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln309_1_fu_262_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln309_fu_236_p2       |         +|   0|  0|  15|           8|           8|
    |num_V_fu_363_p2           |         +|   0|  0|  43|          36|          36|
    |ret_V_fu_311_p2           |         +|   0|  0|  62|          55|          55|
    |and_ln412_fu_353_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln306_fu_166_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln307_fu_190_p2      |      icmp|   0|  0|  10|           5|           6|
    |r_fu_342_p2               |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_fu_347_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln306_1_fu_204_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln306_fu_196_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 237|         172|         145|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_i_2_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten17_load  |   9|          2|    8|         16|
    |h_fu_78                                 |   9|          2|    5|         10|
    |i_2_fu_82                               |   9|          2|    4|          8|
    |indvar_flatten17_fu_86                  |   9|          2|    8|         16|
    |lhs_fu_74                               |   9|          2|   36|         72|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   72|        144|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |aux1_V_reg_438                    |  35|   0|   35|          0|
    |aux2_V_reg_443                    |  21|   0|   21|          0|
    |h_fu_78                           |   5|   0|    5|          0|
    |i_2_fu_82                         |   4|   0|    4|          0|
    |icmp_ln306_reg_412                |   1|   0|    1|          0|
    |indvar_flatten17_fu_86            |   8|   0|    8|          0|
    |lhs_fu_74                         |  36|   0|   36|          0|
    |r_V_reg_458                       |  55|   0|   55|          0|
    |select_ln306_1_reg_422            |   4|   0|    4|          0|
    |select_ln306_reg_416              |   5|   0|    5|          0|
    |trunc_ln309_reg_407               |   8|   0|    8|          0|
    |trunc_ln727_reg_463               |  18|   0|   18|          0|
    |icmp_ln306_reg_412                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 275|  32|  212|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_din0   |  out|   21|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_din1   |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_dout0  |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_ce     |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|sext_ln300           |   in|   21|     ap_none|                                             sext_ln300|        scalar|
|sub_ln309            |   in|   10|     ap_none|                                              sub_ln309|        scalar|
|max2_V_0_address0    |  out|    8|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_ce0         |  out|    1|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_q0          |   in|   35|   ap_memory|                                               max2_V_0|         array|
|num_V_7_out          |  out|   36|      ap_vld|                                            num_V_7_out|       pointer|
|num_V_7_out_ap_vld   |  out|    1|      ap_vld|                                            num_V_7_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+

