
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003961                       # Number of seconds simulated (Second)
simTicks                                   3961188000                       # Number of ticks simulated (Tick)
finalTick                                  3961188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.34                       # Real time elapsed on the host (Second)
hostTickRate                                741106163                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     837508                       # Number of bytes of host memory used (Byte)
simInsts                                      1186649                       # Number of instructions simulated (Count)
simOps                                        1997792                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   222003                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     373754                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2037448                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000015                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000010                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.003837                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2037418    100.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2037448                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2037448                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.383090                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.023735                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       5.603091                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2034065     99.83%     99.83% |        3121      0.15%     99.99% |          94      0.00%     99.99% |          37      0.00%     99.99% |          80      0.00%    100.00% |          51      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2037448                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2026038                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2026038    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2026038                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        11410                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.407099                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    65.946343                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    30.867411                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        8027     70.35%     70.35% |        3121     27.35%     97.70% |          94      0.82%     98.53% |          37      0.32%     98.85% |          80      0.70%     99.55% |          51      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        11410                       (Unspecified)
system.caches.L1Cache_Controller.Load    |      351615     18.76%     18.76% |     1156563     61.71%     80.47% |      366000     19.53%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total      1874178                       (Unspecified)
system.caches.L1Cache_Controller.Store   |       22560     13.82%     13.82% |      107003     65.54%     79.36% |       33707     20.64%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total       163270                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     2042876     61.85%     61.85% |      950809     28.79%     90.63% |      309435      9.37%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      3303120                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetS |          14     50.00%     50.00% |          10     35.71%     85.71% |           4     14.29%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetS::total           28                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetM |           7     46.67%     46.67% |           5     33.33%     80.00% |           3     20.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetM::total           15                       (Unspecified)
system.caches.L1Cache_Controller.Inv     |          20     47.62%     47.62% |          11     26.19%     73.81% |          11     26.19%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Inv::total           42                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |        6384     61.85%     61.85% |        2971     28.78%     90.63% |         967      9.37%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total        10322                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |        6818     59.98%     59.98% |        3315     29.16%     89.14% |        1234     10.86%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total        11367                       (Unspecified)
system.caches.L1Cache_Controller.DataOwner |           6     13.95%     13.95% |          16     37.21%     51.16% |          21     48.84%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataOwner::total           43                       (Unspecified)
system.caches.L1Cache_Controller.InvAck  |           7     16.67%     16.67% |          23     54.76%     71.43% |          12     28.57%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.InvAck::total           42                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |        5790     58.50%     58.50% |        2993     30.24%     88.74% |        1115     11.26%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total         9898                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |         877     71.30%     71.30% |         244     19.84%     91.14% |         109      8.86%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         1230                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |        5787     58.63%     58.63% |        2981     30.20%     88.83% |        1102     11.17%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total         9870                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner |           3     10.71%     10.71% |          12     42.86%     53.57% |          13     46.43%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner::total           28                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |         874     71.93%     71.93% |         240     19.75%     91.69% |         101      8.31%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         1215                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner |           3     20.00%     20.00% |           4     26.67%     46.67% |           8     53.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner::total           15                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck::total            4                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |      326884     20.53%     20.53% |      976896     61.36%     81.89% |      288285     18.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total      1592065                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         157     55.67%     55.67% |          94     33.33%     89.01% |          31     10.99%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total          282                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |        5415     60.42%     60.42% |        2687     29.98%     90.39% |         861      9.61%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total         8963                       (Unspecified)
system.caches.L1Cache_Controller.S.Inv   |          20     47.62%     47.62% |          11     26.19%     73.81% |          11     26.19%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Inv::total           42                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         157     55.67%     55.67% |          94     33.33%     89.01% |          31     10.99%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total          282                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck |           6     15.79%     15.79% |          20     52.63%     68.42% |          12     31.58%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck::total           38                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |       18941      6.96%      6.96% |      176674     64.90%     71.86% |       76600     28.14%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total       272215                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |       21526     13.31%     13.31% |      106665     65.94%     79.25% |       33567     20.75%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total       161758                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |         969     71.30%     71.30% |         284     20.90%     92.20% |         106      7.80%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         1359                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS |          14     50.00%     50.00% |          10     35.71%     85.71% |           4     14.29%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS::total           28                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM |           7     46.67%     46.67% |           5     33.33%     80.00% |           3     20.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM::total           15                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |      309110     71.29%     71.29% |       90691     20.92%     92.20% |       33814      7.80%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total       433615                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |         969     71.30%     71.30% |         284     20.90%     92.20% |         106      7.80%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         1359                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     1727382     60.42%     60.42% |      857147     29.98%     90.39% |      274654      9.61%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      2859183                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |        5415     60.42%     60.42% |        2687     29.98%     90.39% |         861      9.61%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total         8963                       (Unspecified)
system.caches.Directory_Controller.GetS         15306      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          1512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSNotLast         1266      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast         7697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         1359      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Data            28      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData        11367      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         1387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS         8437      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         1211      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetS         1433      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM          286      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSNotLast         1260      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast         7697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetS           28      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetM           15      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         1359      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_D.Data           28      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.GetS         5408      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.PutSNotLast            6      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData         9870      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         1497      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         1359      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.SS_m.MemAck           28      0.00%      0.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::samples           43                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::mean    20.046512                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::gmean    19.486522                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::stdev     4.908464                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     58.14%     58.14% |           1      2.33%     60.47% |          17     39.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::total           43                       (Unspecified)
system.caches.MachineType.L1Cache.incomplete_times_seqr           43                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        11367                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.593824                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.251176                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    30.774342                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        7984     70.24%     70.24% |        3121     27.46%     97.70% |          94      0.83%     98.52% |          37      0.33%     98.85% |          80      0.70%     99.55% |          51      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        11367                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
system.caches.MachineType.Directory.incomplete_times_seqr        11366                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       329121                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     2.117309                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.069459                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     9.655473                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      327289     99.44%     99.44% |        1697      0.52%     99.96% |          50      0.02%     99.97% |          23      0.01%     99.98% |          37      0.01%     99.99% |          25      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       329121                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       323870                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      323870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       323870                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         5251                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.030470                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    67.288792                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    31.898103                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        3419     65.11%     65.11% |        1697     32.32%     97.43% |          50      0.95%     98.38% |          23      0.44%     98.82% |          37      0.70%     99.52% |          25      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         5251                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       151671                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.563278                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.037928                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     6.467574                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      151396     99.82%     99.82% |         250      0.16%     99.98% |          11      0.01%     99.99% |           3      0.00%     99.99% |           7      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       151671                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       150284                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |      150284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       150284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         1387                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    62.595530                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    58.601209                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    28.554827                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1112     80.17%     80.17% |         250     18.02%     98.20% |          11      0.79%     98.99% |           3      0.22%     99.21% |           7      0.50%     99.71% |           4      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         1387                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1545057                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.207508                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.012741                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     4.116059                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1543801     99.92%     99.92% |        1156      0.07%     99.99% |          33      0.00%    100.00% |          11      0.00%    100.00% |          35      0.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1545057                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1540410                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1540410    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1540410                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4647                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    69.993114                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.324944                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    29.789142                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3391     72.97%     72.97% |        1156     24.88%     97.85% |          33      0.71%     98.56% |          11      0.24%     98.79% |          35      0.75%     99.55% |          21      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4647                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        10197                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.465431                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.031091                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     6.517315                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       10181     99.84%     99.84% |          14      0.14%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        10197                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        10119                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       10119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        10119                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    61.846154                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    54.746013                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    43.620583                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |          62     79.49%     79.49% |          14     17.95%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           1      1.28%     98.72% |           1      1.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           78                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     3.860200                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.280306                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    11.562519                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |         654     93.30%     93.30% |          15      2.14%     95.44% |           4      0.57%     96.01% |          24      3.42%     99.43% |           3      0.43%     99.86% |           1      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          654                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         654    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          654                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           47                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    43.659574                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    39.863444                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    17.312067                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |          15     31.91%     31.91% |           4      8.51%     40.43% |          24     51.06%     91.49% |           3      6.38%     97.87% |           1      2.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           47                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          701                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           28                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean           21                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    20.396078                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.091751                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     50.00%     50.00% |           0      0.00%     50.00% |          14     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           28                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         5223                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.298679                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.720757                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    31.769758                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        3391     64.92%     64.92% |        1697     32.49%     97.42% |          50      0.96%     98.37% |          23      0.44%     98.81% |          37      0.71%     99.52% |          25      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         5223                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    17.400000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    17.174983                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     3.272783                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     80.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         1377                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    62.923747                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    59.125849                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    28.395092                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1102     80.03%     80.03% |         250     18.16%     98.18% |          11      0.80%     98.98% |           3      0.22%     99.20% |           7      0.51%     99.71% |           4      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         1377                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4647                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    69.993114                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.324944                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    29.789142                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3391     72.97%     72.97% |        1156     24.88%     97.85% |          33      0.71%     98.56% |          11      0.24%     98.79% |          35      0.75%     99.55% |          21      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4647                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           21                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    20.396078                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     7.071068                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           76                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    62.921053                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.187131                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    43.671123                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |          60     78.95%     78.95% |          14     18.42%     97.37% |           0      0.00%     97.37% |           0      0.00%     97.37% |           1      1.32%     98.68% |           1      1.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           76                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean    19.333333                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.810678                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.773503                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           44                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    45.318182                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    41.957897                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    16.582104                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          12     27.27%     27.27% |           4      9.09%     36.36% |          24     54.55%     90.91% |           3      6.82%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           44                       (Unspecified)
system.caches.controllers0.fullyBusyCycles        63840                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.001622                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardFromDir.m_stall_time  4979.872200                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.110577                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2000.987330                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_buf_msgs     0.003334                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestToDir.m_stall_time   999.999495                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.001724                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_stall_time  4999.907856                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_buf_msgs     0.000014                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_stall_time   702.976228                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.fullyBusyCycles        29713                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000757                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time  3504.071254                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.mandatoryQueue.m_buf_msgs     0.326490                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.mandatoryQueue.m_stall_time  1173.323256                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001591                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time   702.994152                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_buf_msgs     0.000847                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_stall_time  3514.907649                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_stall_time   699.831212                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.fullyBusyCycles         9670                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers2.forwardFromDir.m_buf_msgs     0.000249                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.forwardFromDir.m_stall_time  3493.845786                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.mandatoryQueue.m_buf_msgs     0.103350                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.mandatoryQueue.m_stall_time   843.598436                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers2.requestToDir.m_buf_msgs     0.000561                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.requestToDir.m_stall_time   699.992275                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.responseFromDirOrSibling.m_buf_msgs     0.000320                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.responseFromDirOrSibling.m_stall_time  3499.898263                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.responseToDirOrSibling.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.responseToDirOrSibling.m_stall_time   698.768905                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.fullyBusyCycles          169                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers4.forwardToCache.m_buf_msgs     0.002689                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.forwardToCache.m_stall_time   999.478944                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.requestFromCache.m_buf_msgs     0.005529                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestFromCache.m_stall_time  5018.152383                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.requestToMemory.m_buf_msgs     0.003220                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestToMemory.m_stall_time  1000.032061                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromCache.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromCache.m_stall_time  3517.331922                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromMemory.m_buf_msgs     0.004194                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromMemory.m_stall_time   999.982833                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseToCache.m_buf_msgs     0.002870                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseToCache.m_stall_time   999.982581                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         61644                       (Unspecified)
system.caches.network.msg_byte.Control         493152                       (Unspecified)
system.caches.network.msg_count.Data            25594                       (Unspecified)
system.caches.network.msg_byte.Data           1842768                       (Unspecified)
system.caches.network.int_link_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers11.m_stall_time  2108.927171                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers14.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers14.m_stall_time  2099.492122                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers17.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers17.m_stall_time  2099.490608                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  2108.927171                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers21.m_buf_msgs     0.001591                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers21.m_stall_time  2108.980942                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers23.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers23.m_stall_time  2106.198191                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers26.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers26.m_stall_time    20.500669                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers29.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers29.m_stall_time  2096.305200                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers33.m_buf_msgs     0.000561                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers33.m_stall_time  2099.975311                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers35.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers35.m_stall_time   320.482644                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers49.m_buf_msgs     0.001622                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers49.m_stall_time  2987.936952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers5.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers5.m_stall_time  2099.921539                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers50.m_buf_msgs     0.001721                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers50.m_stall_time  2999.946228                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers52.m_buf_msgs     0.000757                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers52.m_stall_time  2102.444267                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers53.m_buf_msgs     0.000837                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers53.m_stall_time  2108.946104                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers55.m_buf_msgs     0.000249                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers55.m_stall_time  2096.308986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers56.m_buf_msgs     0.000312                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers56.m_stall_time  2099.940473                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.003334                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.058316                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.225041                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        12239                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1         6425                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2           27                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0        97912                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1        51400                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2          216                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0          969                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6859                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0        69768                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       493848                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.001622                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers1.m_stall_time  3983.904829                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers12.m_buf_msgs     0.003335                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers12.m_stall_time  2000.059831                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers14.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers14.m_stall_time  1405.951952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.001724                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers2.m_stall_time  3999.927295                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers5.m_stall_time  1405.951952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers8.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers8.m_stall_time  1399.948198                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.856410                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::1         6425                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1        51400                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2         6824                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2       491328                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.001313                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2           14                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2          112                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers0.throttle02.link_utilization     0.001325                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Control::2            6                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Control::2           48                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Data::2           11                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Data::2          792                       (Unspecified)
system.caches.network.routers0.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle04.link_utilization     0.266158                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Control::0        12239                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Control::0        97912                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::0          969                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::2           14                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::0        69768                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::2         1008                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.105547                       (Unspecified)
system.caches.network.routers1.msg_count.Control::0         6018                       (Unspecified)
system.caches.network.routers1.msg_count.Control::1         2997                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2           34                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::0        48144                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::1        23976                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2          272                       (Unspecified)
system.caches.network.routers1.msg_count.Data::0          284                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         3356                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::0        20448                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       241632                       (Unspecified)
system.caches.network.routers1.port_buffers1.m_buf_msgs     0.000757                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers1.m_stall_time  2803.258013                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers12.m_buf_msgs     0.001591                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers12.m_stall_time  1405.987800                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers14.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers14.m_stall_time  1406.367989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.000847                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  2811.927129                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers5.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers5.m_stall_time  1399.661920                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers8.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers8.m_stall_time  1399.660910                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.416529                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::1         2997                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2           23                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::1        23976                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2          184                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         3331                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       239832                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.000631                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Data::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Data::2          360                       (Unspecified)
system.caches.network.routers1.throttle02.link_utilization     0.001212                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Control::2            6                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Control::2           48                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers1.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle04.link_utilization     0.109361                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Control::0         6018                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Control::0        48144                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::0          284                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::0        20448                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers2.percent_links_utilized     0.039059                       (Unspecified)
system.caches.network.routers2.msg_count.Control::0         2116                       (Unspecified)
system.caches.network.routers2.msg_count.Control::1          985                       (Unspecified)
system.caches.network.routers2.msg_count.Control::2           23                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::0        16928                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::1         7880                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::2          184                       (Unspecified)
system.caches.network.routers2.msg_count.Data::0          106                       (Unspecified)
system.caches.network.routers2.msg_count.Data::2         1266                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::0         7632                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::2        91152                       (Unspecified)
system.caches.network.routers2.port_buffers1.m_buf_msgs     0.000249                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers1.m_stall_time  2795.077639                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers12.m_buf_msgs     0.000561                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers12.m_stall_time  1399.984045                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers14.m_stall_time   213.655601                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers2.m_buf_msgs     0.000320                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers2.m_stall_time  2799.919620                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers5.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers5.m_stall_time    13.667617                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers8.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers8.m_stall_time  1397.537305                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.link_utilization     0.155155                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Control::1          985                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Control::2           12                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::1         7880                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::2           96                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Data::2         1255                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Data::2        90360                       (Unspecified)
system.caches.network.routers2.throttle01.link_utilization     0.000139                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Control::2            2                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Control::2           16                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Data::2            1                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Data::2           72                       (Unspecified)
system.caches.network.routers2.throttle02.link_utilization     0.000795                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Control::2            9                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Control::2           72                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Data::2            6                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Data::2          432                       (Unspecified)
system.caches.network.routers2.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle04.link_utilization     0.039205                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Control::0         2116                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Control::0        16928                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Data::0          106                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Data::2            4                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Data::0         7632                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Data::2          288                       (Unspecified)
system.caches.network.routers3.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers3.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers4.percent_links_utilized     0.367481                       (Unspecified)
system.caches.network.routers4.msg_count.Control::0        20373                       (Unspecified)
system.caches.network.routers4.msg_count.Control::1        10407                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::0       162984                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::1        83256                       (Unspecified)
system.caches.network.routers4.msg_count.Data::0         1359                       (Unspecified)
system.caches.network.routers4.msg_count.Data::2        11395                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::0        97848                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::2       820440                       (Unspecified)
system.caches.network.routers4.port_buffers0.m_buf_msgs     0.005488                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers0.m_stall_time  4000.022973                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers10.m_buf_msgs     0.000249                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers10.m_stall_time  1397.539829                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers11.m_buf_msgs     0.000312                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers11.m_stall_time  1399.960820                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers2.m_stall_time  2814.357713                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers4.m_buf_msgs     0.001623                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers4.m_stall_time  1991.968571                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers5.m_buf_msgs     0.001721                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers5.m_stall_time  1999.964657                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers7.m_buf_msgs     0.000757                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers7.m_stall_time  1401.630016                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers8.m_buf_msgs     0.000837                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers8.m_stall_time  1405.964574                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers4.throttle00.link_utilization     0.414724                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Control::0        20373                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Control::0       162984                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::0         1359                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::2           28                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::0        97848                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::2         2016                       (Unspecified)
system.caches.network.routers4.throttle01.link_utilization     0.855640                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Control::1         6425                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Control::1        51400                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Data::2         6818                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Data::2       490896                       (Unspecified)
system.caches.network.routers4.throttle02.link_utilization     0.414421                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Control::1         2997                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Control::1        23976                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Data::2         3315                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Data::2       238680                       (Unspecified)
system.caches.network.routers4.throttle03.link_utilization     0.152618                       (Unspecified)
system.caches.network.routers4.throttle03.msg_count.Control::1          985                       (Unspecified)
system.caches.network.routers4.throttle03.msg_bytes.Control::1         7880                       (Unspecified)
system.caches.network.routers4.throttle03.msg_count.Data::2         1234                       (Unspecified)
system.caches.network.routers4.throttle03.msg_bytes.Data::2        88848                       (Unspecified)
system.caches.network.routers4.throttle04.link_utilization            0                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                         3961188                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts       222757                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps       417601                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses       406885                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses        15336                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         3236                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts        40847                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts       406885                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts        15336                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads       794109                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites       339785                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads        22993                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites        11467                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads       272953                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites       161907                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs        80657                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts        59124                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts        21533                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 2742797.000308                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 1218390.999692                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.307582                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.692418                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches        46966                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass         2809      0.67%      0.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu       323774     77.51%     78.18% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult           20      0.00%     78.18% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv         1773      0.42%     78.61% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd          384      0.09%     78.70% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     78.70% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt          192      0.05%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd         1516      0.36%     79.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu         1841      0.44%     79.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     79.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt         2498      0.60%     80.15% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc         1596      0.38%     80.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     80.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     80.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift          684      0.16%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead        55580     13.30%     94.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite        19136      4.58%     98.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead         3544      0.85%     99.43% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite         2397      0.57%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total       417744                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                  59129                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  21536                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      242                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       49                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 293655                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      259                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean   2742797000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value   2742797000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value   2742797000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON   1218391000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2742797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   61                       # Number of system calls (Count)
system.cpu1.numCycles                         3932781                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts       745227                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps      1212422                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses      1203326                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses        10394                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns        51025                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts        23219                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts      1203326                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts        10394                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads      2775809                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites      1024833                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads        16915                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites         8261                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads       223015                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites       441282                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs       296683                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts       194592                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts       102091                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 1196260.253847                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 2736520.746153                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.695823                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.304177                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches        77604                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass         1771      0.15%      0.15% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu       906503     74.76%     74.91% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult          212      0.02%     74.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv         1002      0.08%     75.01% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd          265      0.02%     75.03% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.03% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt           80      0.01%     75.04% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.04% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.04% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.04% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.04% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.04% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd          816      0.07%     75.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu         1355      0.11%     75.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt         1544      0.13%     75.35% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc         1858      0.15%     75.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift          383      0.03%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.53% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead       192737     15.90%     91.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite       100808      8.31%     99.74% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead         1855      0.15%     99.89% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite         1283      0.11%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total      1212472                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                 194600                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 102097                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      201                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 966905                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      213                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         2068948                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts       218665                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps       367769                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses       362332                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses         5684                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         4907                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts        13449                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts       362332                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts         5684                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads       814863                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites       312434                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads        10033                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites         4772                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads       101814                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites       124552                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs       115127                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts        86369                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts        28758                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 1609025.608721                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 459922.391279                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.222298                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.777702                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches        20881                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass          536      0.15%      0.15% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu       248295     67.51%     67.66% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult          170      0.05%     67.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv           67      0.02%     67.72% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd          173      0.05%     67.77% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.77% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt           64      0.02%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd          436      0.12%     67.90% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.90% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu          628      0.17%     68.08% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     68.08% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt          708      0.19%     68.27% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc         1351      0.37%     68.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift          229      0.06%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.70% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead        85694     23.30%     92.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite        28234      7.68%     99.67% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead          675      0.18%     99.86% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite          524      0.14%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total       367784                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                  86372                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  28763                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       80                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        6                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 284578                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers4::samples     12300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003029373750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                24232                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1236                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        11367                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1387                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      11367                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1387                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     408                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     46                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  11367                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1387                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    10741                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      213                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      82                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      132.719512                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     100.449673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     129.065327                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31               1      1.22%      1.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             21     25.61%     26.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             22     26.83%     53.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127             4      4.88%     58.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           12     14.63%     73.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191            8      9.76%     82.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            5      6.10%     89.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            1      1.22%     90.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            1      1.22%     91.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            1      1.22%     92.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            2      2.44%     95.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            2      2.44%     97.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-543            1      1.22%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::928-959            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.073171                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.069095                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.377794                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                79     96.34%     96.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      3.66%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    26112                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   727488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 88768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               183653994.71067771                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               22409438.78452626                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3961129000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      310579.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers4       701376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers4        84352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers4 177062032.905279934406                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers4 21294621.714495752007                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers4        11367                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers4         1387                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers4    312932750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers4 101367297000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers4     27529.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers4  73083847.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers4       727488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          727488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers4        88768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        88768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers4        11367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            11367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers4         1387                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1387                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers4    183653995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          183653995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers4     22409439                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          22409439                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers4    206063433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         206063433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10959                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1318                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           860                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1094                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           807                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                107451500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               54795000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           312932750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9804.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28554.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7684                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1141                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3444                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   227.475029                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   148.333170                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   246.590588                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1396     40.53%     40.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1000     29.04%     69.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          399     11.59%     81.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          220      6.39%     87.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          111      3.22%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           81      2.35%     93.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           47      1.36%     94.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           43      1.25%     95.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          147      4.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3444                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 701376                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               84352                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               177.062033                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                21.294622                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                71.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         13865880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          7354710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        39198600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3168540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 312237120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    794429520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    852103200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2022357570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    510.543193                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2208198750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    132080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1620909250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         10781400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5715270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        39048660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3711420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 312237120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    785376210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    859727040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2016597120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    509.088970                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2228051000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    132080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1601057000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3961188000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
