<stg><name>conv_2d_cl<array,array<ap_fixed,8u>,config4></name>


<trans_list>

<trans id="285" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:9  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0">
<![CDATA[
.reset:0  %indvar_flatten6 = phi i12 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit.i" ], [ 0, %"conv_2d_buffer_cl<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2244, i64 2244, i64 2244)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:4  %tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16">
<![CDATA[
.reset:5  %kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
.reset:6  %kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
.reset:7  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
.reset:8  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
.reset:9  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16">
<![CDATA[
.reset:10  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="144" op_0_bw="144" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
.reset:11  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_ufixed,1u>,config4>"(i16 %tmp_data_0_V, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="144">
<![CDATA[
.reset:12  %kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_ret"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="144">
<![CDATA[
.reset:13  %kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_ret"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="144">
<![CDATA[
.reset:14  %kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_ret"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="144">
<![CDATA[
.reset:15  %kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_ret"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:16  store i16 %kernel_data_V_1_1_ret, i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="144">
<![CDATA[
.reset:17  %kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_ret"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:18  store i16 %kernel_data_V_1_2_ret, i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="144">
<![CDATA[
.reset:19  %kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_ret"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:20  store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="144">
<![CDATA[
.reset:21  %kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_ret"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:22  store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="144">
<![CDATA[
.reset:23  %kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_ret"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:24  store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="144">
<![CDATA[
.reset:25  %kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_ret"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:26  store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
.reset:27  %sX_2_load = load i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="sX_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %icmp_ln272 = icmp eq i32 %sX_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
.reset:29  %sY_2_load = load i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="sY_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:30  %icmp_ln272_1 = icmp eq i32 %sY_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.reset:31  %pY_2_load = load i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="pY_2_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:32  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:33  %icmp_ln272_2 = icmp sgt i31 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.reset:34  %pX_2_load = load i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="pX_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:35  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:36  %icmp_ln272_3 = icmp sgt i31 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:37  %and_ln272 = and i1 %icmp_ln272, %icmp_ln272_1

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:38  %and_ln272_1 = and i1 %icmp_ln272_2, %icmp_ln272_3

]]></Node>
<StgValue><ssdm name="and_ln272_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:39  %and_ln272_2 = and i1 %and_ln272_1, %and_ln272

]]></Node>
<StgValue><ssdm name="and_ln272_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:40  %add_ln78 = add i12 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:41  br i1 %and_ln272_2, label %_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:0  %shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %kernel_data_V_1_5_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:1  %zext_ln728 = zext i17 %shl_ln to i18

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:2  %add_ln703 = add i18 %zext_ln728, -106496

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:3  %sext_ln703 = sext i18 %add_ln703 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:4  %zext_ln1116 = zext i16 %kernel_data_V_1_7_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:5  %mul_ln728 = mul i22 %zext_ln1116, 42

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:6  %zext_ln728_1 = zext i22 %mul_ln728 to i23

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:7  %add_ln703_382 = add i23 %zext_ln728_1, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_382"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:8  %sext_ln703_8 = sext i23 %add_ln703_382 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:9  %zext_ln1116_1 = zext i16 %kernel_data_V_1_8_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:10  %shl_ln1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_8_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:11  %zext_ln1118 = zext i21 %shl_ln1 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:12  %sub_ln1118 = sub i22 %zext_ln1118, %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:13  %shl_ln728_1 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:14  %zext_ln728_2 = zext i23 %shl_ln728_1 to i25

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:15  %zext_ln728_3 = zext i23 %shl_ln728_1 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:16  %tmp_data_0_V_4 = add i25 %sext_ln703_8, %zext_ln728_2

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:20  %zext_ln1116_2 = zext i16 %kernel_data_V_1_0_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:21  %shl_ln1118_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_0_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:22  %zext_ln1118_1 = zext i21 %shl_ln1118_s to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:23  %sub_ln1118_173 = sub i22 %zext_ln1118_1, %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="sub_ln1118_173"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:24  %shl_ln728_2 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_173, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:25  %zext_ln728_4 = zext i23 %shl_ln728_2 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:26  %add_ln703_385 = add i24 %zext_ln728_4, -14336

]]></Node>
<StgValue><ssdm name="add_ln703_385"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:27  %sext_ln703_11 = sext i24 %add_ln703_385 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:28  %zext_ln1116_3 = zext i16 %kernel_data_V_1_1_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:29  %zext_ln1118_2 = zext i16 %kernel_data_V_1_1_ret to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:30  %mul_ln728_1 = mul i22 %zext_ln1116_3, 54

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:31  %shl_ln728_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %kernel_data_V_1_2_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:32  %zext_ln703 = zext i17 %shl_ln728_3 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:33  %add_ln703_386 = add i22 %mul_ln728_1, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_386"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:34  %zext_ln703_1 = zext i22 %add_ln703_386 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:35  %add_ln703_387 = add i25 %zext_ln703_1, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_387"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:36  %sext_ln703_12 = sext i25 %add_ln703_387 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:37  %zext_ln1116_4 = zext i16 %kernel_data_V_1_3_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:38  %shl_ln1118_106 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_3_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_106"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:39  %zext_ln1118_3 = zext i21 %shl_ln1118_106 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:40  %sub_ln1118_174 = sub i22 %zext_ln1118_3, %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_174"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:41  %shl_ln728_4 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_174, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:42  %zext_ln728_5 = zext i23 %shl_ln728_4 to i26

]]></Node>
<StgValue><ssdm name="zext_ln728_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:44  %zext_ln1116_5 = zext i16 %kernel_data_V_1_4_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="19" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:45  %zext_ln1118_4 = zext i16 %kernel_data_V_1_4_ret to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:46  %mul_ln728_2 = mul i22 %zext_ln1116_5, 42

]]></Node>
<StgValue><ssdm name="mul_ln728_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:47  %zext_ln1118_5 = zext i22 %mul_ln728_2 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:48  %zext_ln1118_6 = zext i16 %kernel_data_V_1_5_ret to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:49  %shl_ln1118_107 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %kernel_data_V_1_5_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_107"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:50  %zext_ln1118_7 = zext i19 %shl_ln1118_107 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:51  %zext_ln1118_8 = zext i17 %shl_ln to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:52  %add_ln1118 = add i20 %zext_ln1118_7, %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="20" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:53  %shl_ln728_5 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %add_ln1118, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:54  %zext_ln1116_8 = zext i21 %shl_ln728_5 to i23

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:55  %zext_ln1116_6 = zext i16 %kernel_data_V_1_6_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:56  %zext_ln1118_9 = zext i16 %kernel_data_V_1_6_ret to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:57  %sub_ln1118_175 = sub i17 0, %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="sub_ln1118_175"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:58  %shl_ln728_6 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %sub_ln1118_175, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="23" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:59  %sext_ln703_169 = sext i18 %shl_ln728_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703_169"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:60  %add_ln703_388 = add i26 %sext_ln703_12, %zext_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln703_388"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:61  %add_ln703_389 = add i23 %zext_ln1116_8, %sext_ln703_169

]]></Node>
<StgValue><ssdm name="add_ln703_389"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:62  %sext_ln703_170 = sext i23 %add_ln703_389 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_170"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:63  %add_ln703_390 = add i24 %sext_ln703_170, %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln703_390"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="26" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:64  %sext_ln703_171 = sext i24 %add_ln703_390 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_171"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:65  %acc_2_V = add i26 %sext_ln703_171, %add_ln703_388

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:67  %mul_ln1118 = mul i22 %zext_ln1116_2, -29

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:68  %shl_ln728_7 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %mul_ln1118, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:69  %add_ln703_392 = add i23 %shl_ln728_7, -10240

]]></Node>
<StgValue><ssdm name="add_ln703_392"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:71  %tmp = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %kernel_data_V_1_1_ret, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:72  %zext_ln1118_10 = zext i18 %tmp to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:73  %sub_ln1118_189 = sub i19 %zext_ln1118_2, %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="sub_ln1118_189"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:79  %shl_ln1118_108 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %kernel_data_V_1_4_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_108"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:80  %zext_ln1118_11 = zext i18 %shl_ln1118_108 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:81  %sub_ln1118_176 = sub i19 %zext_ln1118_11, %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_176"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:87  %shl_ln1118_109 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_6_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_109"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:88  %zext_ln1118_12 = zext i21 %shl_ln1118_109 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:89  %sub_ln1118_177 = sub i22 %zext_ln1118_12, %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="sub_ln1118_177"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:90  %shl_ln728_s = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_177, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:91  %zext_ln1118_13 = zext i23 %shl_ln728_s to i24

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:92  %shl_ln1118_110 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_7_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_110"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:93  %zext_ln1118_14 = zext i21 %shl_ln1118_110 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:94  %sub_ln1118_178 = sub i22 %zext_ln1118_14, %zext_ln1116

]]></Node>
<StgValue><ssdm name="sub_ln1118_178"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:95  %shl_ln728_9 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_178, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:96  %zext_ln728_8 = zext i23 %shl_ln728_9 to i25

]]></Node>
<StgValue><ssdm name="zext_ln728_8"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:97  %zext_ln703_2 = zext i23 %shl_ln728_9 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:98  %add_ln703_396 = add i24 %zext_ln1118_13, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_396"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:102  %shl_ln1118_111 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_1_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_111"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:103  %zext_ln1118_15 = zext i21 %shl_ln1118_111 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:104  %sub_ln1118_179 = sub i22 %zext_ln1118_15, %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="sub_ln1118_179"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:105  %shl_ln728_10 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_179, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:106  %zext_ln728_9 = zext i23 %shl_ln728_10 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_9"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:107  %add_ln703_398 = add i24 %zext_ln728_9, -28672

]]></Node>
<StgValue><ssdm name="add_ln703_398"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:108  %sext_ln703_18 = sext i24 %add_ln703_398 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:109  %acc_4_V = add i25 %sext_ln703_18, %zext_ln728_8

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:111  %add_ln703_400 = add i24 %zext_ln728_4, -16384

]]></Node>
<StgValue><ssdm name="add_ln703_400"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:112  %sext_ln703_20 = sext i24 %add_ln703_400 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="22" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:113  %zext_ln1118_16 = zext i18 %tmp to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:114  %sub_ln1118_180 = sub i22 %zext_ln1118_15, %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="sub_ln1118_180"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:115  %shl_ln728_11 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_180, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:116  %zext_ln728_10 = zext i23 %shl_ln728_11 to i25

]]></Node>
<StgValue><ssdm name="zext_ln728_10"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:117  %add_ln703_401 = add i25 %sext_ln703_20, %zext_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln703_401"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:118  %sext_ln703_21 = sext i25 %add_ln703_401 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="22" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:119  %zext_ln1116_7 = zext i16 %kernel_data_V_1_2_ret to i22

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="19" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:120  %zext_ln1118_17 = zext i16 %kernel_data_V_1_2_ret to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:121  %shl_ln1118_112 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_2_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_112"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:122  %zext_ln1118_18 = zext i21 %shl_ln1118_112 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:123  %sub_ln1118_181 = sub i22 %zext_ln1118_18, %zext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln1118_181"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:124  %shl_ln728_12 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_181, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:125  %zext_ln728_11 = zext i23 %shl_ln728_12 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_11"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:126  %shl_ln728_13 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %kernel_data_V_1_6_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:127  %zext_ln703_4 = zext i17 %shl_ln728_13 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:128  %add_ln703_402 = add i24 %zext_ln728_11, %zext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_402"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="26" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:129  %zext_ln703_5 = zext i24 %add_ln703_402 to i26

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:130  %acc_5_V = add i26 %zext_ln703_5, %sext_ln703_21

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:132  %shl_ln1118_113 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %kernel_data_V_1_2_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_113"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:133  %zext_ln1118_19 = zext i18 %shl_ln1118_113 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:134  %add_ln1118_16 = add i19 %zext_ln1118_19, %zext_ln1118_17

]]></Node>
<StgValue><ssdm name="add_ln1118_16"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:135  %shl_ln728_14 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %add_ln1118_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="21" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:136  %zext_ln728_12 = zext i20 %shl_ln728_14 to i21

]]></Node>
<StgValue><ssdm name="zext_ln728_12"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:137  %add_ln703_404 = add i21 %zext_ln728_12, -10240

]]></Node>
<StgValue><ssdm name="add_ln703_404"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:138  %sext_ln703_23 = sext i21 %add_ln703_404 to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:139  %shl_ln728_15 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %kernel_data_V_1_4_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:140  %zext_ln728_13 = zext i20 %shl_ln728_15 to i22

]]></Node>
<StgValue><ssdm name="zext_ln728_13"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:141  %add_ln703_405 = add i22 %sext_ln703_23, %zext_ln728_13

]]></Node>
<StgValue><ssdm name="add_ln703_405"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:142  %sext_ln703_24 = sext i22 %add_ln703_405 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:143  %shl_ln1118_114 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_1_5_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_114"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:144  %zext_ln1118_20 = zext i21 %shl_ln1118_114 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:145  %shl_ln1118_115 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %kernel_data_V_1_5_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_115"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="22" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:146  %zext_ln1118_21 = zext i18 %shl_ln1118_115 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:147  %sub_ln1118_182 = sub i22 %zext_ln1118_20, %zext_ln1118_21

]]></Node>
<StgValue><ssdm name="sub_ln1118_182"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:148  %shl_ln728_16 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_182, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:149  %zext_ln728_14 = zext i23 %shl_ln728_16 to i25

]]></Node>
<StgValue><ssdm name="zext_ln728_14"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:150  %add_ln703_406 = add i25 %zext_ln728_14, %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_406"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:151  %sext_ln703_25 = sext i25 %add_ln703_406 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:152  %add_ln703_407 = add i24 %zext_ln703_2, %zext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln703_407"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:153  %zext_ln703_6 = zext i24 %add_ln703_407 to i26

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:154  %acc_6_V = add i26 %zext_ln703_6, %sext_ln703_25

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:156  %shl_ln1118_116 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %kernel_data_V_1_0_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_116"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="22" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:157  %zext_ln1118_22 = zext i18 %shl_ln1118_116 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:158  %sub_ln1118_183 = sub i22 %zext_ln1118_1, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="sub_ln1118_183"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:159  %shl_ln728_17 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_183, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:160  %zext_ln728_15 = zext i23 %shl_ln728_17 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_15"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:161  %sub_ln1118_184 = sub i22 0, %zext_ln1118_15

]]></Node>
<StgValue><ssdm name="sub_ln1118_184"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:162  %shl_ln728_18 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_184, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:163  %sext_ln728_1 = sext i23 %shl_ln728_18 to i24

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:164  %add_ln703_409 = add i24 %zext_ln728_15, -2048

]]></Node>
<StgValue><ssdm name="add_ln703_409"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:165  %add_ln703_410 = add i24 %add_ln703_409, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln703_410"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:166  %sext_ln703_27 = sext i24 %add_ln703_410 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:167  %sub_ln1118_185 = sub i22 %zext_ln1118_18, %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="sub_ln1118_185"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:168  %shl_ln728_19 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_185, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:169  %zext_ln728_16 = zext i23 %shl_ln728_19 to i25

]]></Node>
<StgValue><ssdm name="zext_ln728_16"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:170  %shl_ln1118_117 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %kernel_data_V_1_3_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_117"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:171  %zext_ln1118_23 = zext i17 %shl_ln1118_117 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:172  %sub_ln1118_186 = sub i18 0, %zext_ln1118_23

]]></Node>
<StgValue><ssdm name="sub_ln1118_186"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:173  %shl_ln728_20 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %sub_ln1118_186, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="21" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:174  %sext_ln1118 = sext i19 %shl_ln728_20 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:175  %sub_ln1118_190 = sub i19 %zext_ln1118_4, %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="sub_ln1118_190"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:176  %shl_ln728_21 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %sub_ln1118_190, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="22" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:177  %sext_ln1118_288 = sext i20 %shl_ln728_21 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_288"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:178  %zext_ln1118_24 = zext i18 %shl_ln1118_115 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:179  %sub_ln1118_191 = sub i19 %zext_ln1118_6, %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="sub_ln1118_191"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:180  %shl_ln728_22 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %sub_ln1118_191, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:181  %sext_ln1118_289 = sext i20 %shl_ln728_22 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_289"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:182  %sub_ln1118_187 = sub i22 0, %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="sub_ln1118_187"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:183  %shl_ln728_23 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_187, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:184  %sext_ln728_2 = sext i23 %shl_ln728_23 to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:185  %add_ln703_411 = add i25 %zext_ln728_16, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln703_411"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:186  %add_ln703_412 = add i25 %add_ln703_411, %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln703_412"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:187  %add_ln703_413 = add i21 %sext_ln1118_289, %sext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln703_413"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:188  %sext_ln703_177 = sext i21 %add_ln703_413 to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_177"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:189  %add_ln703_414 = add i22 %sext_ln703_177, %sext_ln1118_288

]]></Node>
<StgValue><ssdm name="add_ln703_414"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="25" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:190  %sext_ln703_178 = sext i22 %add_ln703_414 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_178"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:191  %add_ln703_415 = add i25 %sext_ln703_178, %add_ln703_412

]]></Node>
<StgValue><ssdm name="add_ln703_415"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:192  %sext_ln703_28 = sext i25 %add_ln703_415 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:193  %sub_ln1118_188 = sub i22 0, %zext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118_188"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:194  %shl_ln728_24 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %sub_ln1118_188, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:195  %sext_ln703_179 = sext i23 %shl_ln728_24 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_179"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:196  %add_ln703_416 = add i25 %zext_ln728_8, %sext_ln703_179

]]></Node>
<StgValue><ssdm name="add_ln703_416"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:197  %sext_ln703_180 = sext i25 %add_ln703_416 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_180"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:198  %acc_7_V = add i26 %sext_ln703_180, %sext_ln703_28

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:17  %tmp_data_0_V_5 = sext i25 %tmp_data_0_V_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_5"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:18  %acc_1_V = add i24 %zext_ln728_3, -4096

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:19  %tmp_data_1_V_4 = sext i24 %acc_1_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_4"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:43  %zext_ln728_6 = zext i23 %shl_ln728_4 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_6"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:66  %tmp_data_2_V_3 = sext i26 %acc_2_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_3"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:70  %sext_ln703_14 = sext i23 %add_ln703_392 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:74  %shl_ln728_8 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %sub_ln1118_189, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:75  %sext_ln728 = sext i20 %shl_ln728_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:76  %add_ln703_393 = add i24 %zext_ln728_6, %sext_ln728

]]></Node>
<StgValue><ssdm name="add_ln703_393"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:77  %add_ln703_394 = add i24 %add_ln703_393, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_394"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:78  %sext_ln703_15 = sext i24 %add_ln703_394 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:82  %tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %sub_ln1118_176, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:83  %sext_ln728_3 = sext i20 %tmp_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:84  %zext_ln728_7 = zext i23 %sext_ln728_3 to i25

]]></Node>
<StgValue><ssdm name="zext_ln728_7"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:85  %add_ln703_395 = add i25 %sext_ln703_15, %zext_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln703_395"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:86  %sext_ln703_16 = sext i25 %add_ln703_395 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:99  %zext_ln703_3 = zext i24 %add_ln703_396 to i26

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:100  %acc_3_V = add i26 %zext_ln703_3, %sext_ln703_16

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:101  %tmp_data_3_V_3 = sext i26 %acc_3_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_3"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:110  %tmp_data_4_V_3 = sext i25 %acc_4_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:131  %tmp_data_5_V_3 = sext i26 %acc_5_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_3"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:155  %tmp_data_6_V_3 = sext i26 %acc_6_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_3"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:199  %tmp_data_7_V_3 = sext i26 %acc_7_V to i27

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:200  call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %res_V_data_0_V, i27* %res_V_data_1_V, i27* %res_V_data_2_V, i27* %res_V_data_3_V, i27* %res_V_data_4_V, i27* %res_V_data_5_V, i27* %res_V_data_6_V, i27* %res_V_data_7_V, i27 %tmp_data_0_V_5, i27 %tmp_data_1_V_4, i27 %tmp_data_2_V_3, i27 %tmp_data_3_V_3, i27 %tmp_data_4_V_3, i27 %tmp_data_5_V_3, i27 %tmp_data_6_V_3, i27 %tmp_data_7_V_3)

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:201  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln293 = icmp eq i32 %pX_2_load, 65

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln293, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln306 = add nsw i32 %pX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln306, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln308 = add i32 %sX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308

]]></Node>
<StgValue><ssdm name="select_ln308"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln308, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_output_buffer_2d<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln297 = icmp eq i32 %pY_2_load, 33

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln297, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln301 = add nsw i32 %pY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln301, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
<literal name="icmp_ln272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln303 = add i32 %sY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln303 = select i1 %icmp_ln272_1, i32 2, i32 %add_ln303

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln303, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_output_buffer_2d<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
compute_output_buffer_2d<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit.i:0  %icmp_ln78 = icmp eq i12 %indvar_flatten6, -1853

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit.i:1  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit", label %.reset

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name="return_ln109"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_ufixed<16, 4, 5, 3, 0>, 1u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config4>.exit:1  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
