

================================================================
== Vitis HLS Report for 'iFFT_stub'
================================================================
* Date:           Sun Apr 28 09:08:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline |
    |   min   |   max   |    min    |    max   |  min |  max  |   Type   |
    +---------+---------+-----------+----------+------+-------+----------+
    |     9749|    13589|  97.490 us|  0.136 ms|  9750|  13590|  dataflow|
    +---------+---------+-----------+----------+------+-------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+----------+------+-------+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
        +-----------------+--------------+---------+---------+-----------+----------+------+-------+---------+
        |Loop_1_proc1_U0  |Loop_1_proc1  |     9749|    13589|  97.490 us|  0.136 ms|  9749|  13589|       no|
        +-----------------+--------------+---------+---------+-----------+----------+------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       80|    62|   13140|   13027|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       80|    62|   13140|   13027|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       27|     4|       5|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+-------+-------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------+--------------+---------+----+-------+-------+-----+
    |Loop_1_proc1_U0  |Loop_1_proc1  |       80|  62|  13140|  13027|    0|
    +-----------------+--------------+---------+----+-------+-------+-----+
    |Total            |              |       80|  62|  13140|  13027|    0|
    +-----------------+--------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|f_address0  |  out|   10|   ap_memory|             f|         array|
|f_ce0       |  out|    1|   ap_memory|             f|         array|
|f_d0        |  out|   64|   ap_memory|             f|         array|
|f_q0        |   in|   64|   ap_memory|             f|         array|
|f_we0       |  out|    1|   ap_memory|             f|         array|
|f_address1  |  out|   10|   ap_memory|             f|         array|
|f_ce1       |  out|    1|   ap_memory|             f|         array|
|f_d1        |  out|   64|   ap_memory|             f|         array|
|f_q1        |   in|   64|   ap_memory|             f|         array|
|f_we1       |  out|    1|   ap_memory|             f|         array|
|ap_clk      |   in|    1|  ap_ctrl_hs|     iFFT_stub|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     iFFT_stub|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     iFFT_stub|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     iFFT_stub|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     iFFT_stub|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     iFFT_stub|  return value|
+------------+-----+-----+------------+--------------+--------------+

