
*** Running vivado
    with args -log DAQ_Z30_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DAQ_Z30_Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DAQ_Z30_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12554/Desktop/test7/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2017.4/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 389.215 ; gain = 111.762
Command: synth_design -top DAQ_Z30_Top -part xc7z030ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 493.258 ; gain = 102.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:557]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:558]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:559]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:561]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:562]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:563]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:564]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:566]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:567]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:568]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:569]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:676]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MaxdataTrans_ip_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MaxdataTrans_ip_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MaxdataTrans_ip_0_0' (6#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_MaxdataTrans_ip_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (7#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:765]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (9#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (10#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (11#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:937]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:952]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (12#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:952]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (13#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (14#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (15#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (16#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:990]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (17#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:998]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (18#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1006]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (19#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1014]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1022]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (20#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (21#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (22#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1044]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1399]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2619]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (23#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2619]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2744]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (24#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2744]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2876]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (25#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2876]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3008]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (26#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3008]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3154]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (27#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3154]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3300]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (28#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (29#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (30#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3300]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3669]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (31#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (32#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (33#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3669]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (34#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (35#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1399]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (36#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1369]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (37#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1377]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (38#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_util_vector_logic_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1387]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (39#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1387]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (40#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (41#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (42#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:676]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1022]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1014]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1006]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:998]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:990]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_vector_logic_0'. This will prevent further optimization [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1384]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:199]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:200]
INFO: [Synth 8-256] done synthesizing module 'design_1' (43#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].CntVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:604]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:605]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].CntVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:604]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:605]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].ready_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:473]
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[2].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[3].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:261]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:260]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:259]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:258]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:257]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:256]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:255]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (44#1) [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 566.887 ; gain = 175.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:289]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 566.887 ; gain = 175.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp34/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp34/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp35/design_1_MJ_OBUFGDS_0_0_in_context.xdc] for cell 'design_1_i/MJ_OBUFGDS_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp35/design_1_MJ_OBUFGDS_0_0_in_context.xdc] for cell 'design_1_i/MJ_OBUFGDS_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp36/design_1_MJ_IBUFG_DS_0_0_in_context.xdc] for cell 'design_1_i/MJ_IBUFG_DS_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp36/design_1_MJ_IBUFG_DS_0_0_in_context.xdc] for cell 'design_1_i/MJ_IBUFG_DS_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp37/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp37/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc] for cell 'design_1_i/ADS4249_Decode_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc] for cell 'design_1_i/ADS4249_Decode_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp39/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp39/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp40/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp40/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp41/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp41/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp42/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp42/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp44/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp44/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp45/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp45/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp46/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp46/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp47/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp47/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp48/design_1_fifo_generator_0_2_in_context.xdc] for cell 'design_1_i/fifo_generator_1'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp48/design_1_fifo_generator_0_2_in_context.xdc] for cell 'design_1_i/fifo_generator_1'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp49/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_2'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp49/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_2'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp50/design_1_fifo_generator_2_1_in_context.xdc] for cell 'design_1_i/fifo_generator_3'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp50/design_1_fifo_generator_2_1_in_context.xdc] for cell 'design_1_i/fifo_generator_3'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp51/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp51/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp52/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc] for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp52/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc] for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp53/design_1_mj_not_0_0_in_context.xdc] for cell 'design_1_i/mj_not_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp53/design_1_mj_not_0_0_in_context.xdc] for cell 'design_1_i/mj_not_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp54/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp54/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp55/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp55/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp56/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp56/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp57/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp57/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp58/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_2'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp58/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_2'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp59/design_1_count_ip_0_2_in_context.xdc] for cell 'design_1_i/count_ip_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp59/design_1_count_ip_0_2_in_context.xdc] for cell 'design_1_i/count_ip_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp60/design_1_CNTtest_0_0_in_context.xdc] for cell 'design_1_i/CNTtest_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp60/design_1_CNTtest_0_0_in_context.xdc] for cell 'design_1_i/CNTtest_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp61/design_1_rst_ps7_0_100M_1_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M_1'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp61/design_1_rst_ps7_0_100M_1_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M_1'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp62/design_1_MaxdataTrans_ip_0_0_in_context.xdc] for cell 'design_1_i/MaxdataTrans_ip_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp62/design_1_MaxdataTrans_ip_0_0_in_context.xdc] for cell 'design_1_i/MaxdataTrans_ip_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp63/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp63/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp64/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp64/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp65/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp65/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp66/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp66/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp67/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp67/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 969.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 969.145 ; gain = 578.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 969.145 ; gain = 578.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clkout_250M_N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp35/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkout_250M_N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp35/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clkout_250M_P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp35/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkout_250M_P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp35/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clkin_10MHz_N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp36/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin_10MHz_N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp36/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clkin_10MHz_P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp36/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin_10MHz_P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp36/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA0N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA0N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA0P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA0P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA10N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA10N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA10P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA10P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA12N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA12N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA12P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA12P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA2N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA2N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA2P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA2P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA4N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA4N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA4P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA4P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA6N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA6N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA6P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA6P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA8N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA8N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA8P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA8P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB0N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB0N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB0P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB0P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB10N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB10N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB10P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB10P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB12N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB12N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB12P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB12P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB2N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB2N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB2P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB2P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB4N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB4N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB4P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB4P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB6N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB6N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB6P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB6P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB8N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB8N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB8P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB8P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp38/design_1_ADS4249_Decode_0_1_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp43/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_CLKin_N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp52/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_CLKin_N. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp52/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_CLKin_P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp52/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_CLKin_P. (constraint file  C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-17436-YL/dcp52/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ADS4249_Decode_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CNTtest_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MJ_IBUFG_DS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MJ_OBUFGDS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MJ_inputclk_ds_gbuf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MaxdataTrans_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/count_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mj_not_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 969.145 ; gain = 578.223
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'BLOCK[1].IncVal_reg[11:0]' into 'BLOCK[0].IncVal_reg[11:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:603]
INFO: [Synth 8-4471] merging register 'BLOCK[2].IncVal_reg[11:0]' into 'BLOCK[0].IncVal_reg[11:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:603]
INFO: [Synth 8-4471] merging register 'BLOCK[3].IncVal_reg[11:0]' into 'BLOCK[0].IncVal_reg[11:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:603]
INFO: [Synth 8-4471] merging register 'CrossCorrelation[0].k_d0_reg[9:0]' into 'CrossCorrelation[0].k_reg[9:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:883]
INFO: [Synth 8-4471] merging register 'BLOCK[1].enable_reg' into 'BLOCK[0].enable_reg' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:759]
INFO: [Synth 8-4471] merging register 'BLOCK[1].enable_d0_reg' into 'BLOCK[0].enable_d0_reg' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:588]
INFO: [Synth 8-4471] merging register 'BLOCK[1].enable_d1_reg' into 'BLOCK[0].enable_d1_reg' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:588]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].enable_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:759]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].enable_d0_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:588]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].enable_d1_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:588]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].IncVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:603]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].IncVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:603]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].IncVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:603]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].k_d0_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:883]
WARNING: [Synth 8-3936] Found unconnected internal register 'BLOCK[3].temp_reg' and it is trimmed from '64' to '44' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-3936] Found unconnected internal register 'BLOCK[2].temp_reg' and it is trimmed from '64' to '44' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-3936] Found unconnected internal register 'CrossCorrelation[0].StoredValue_reg[0]' and it is trimmed from '80' to '14' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'CrossCorrelation[0].StoredValue_reg[1]' and it is trimmed from '80' to '14' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'CrossCorrelation[0].StoredValue_reg[2]' and it is trimmed from '80' to '14' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'CrossCorrelation[0].StoredValue_reg[3]' and it is trimmed from '80' to '14' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'CrossCorrelation[0].StoredValue_reg[4]' and it is trimmed from '80' to '14' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'CrossCorrelation[0].StoredValue_reg[5]' and it is trimmed from '80' to '14' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'BLOCK[0].temp_reg' and it is trimmed from '64' to '44' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-3936] Found unconnected internal register 'BLOCK[1].temp_reg' and it is trimmed from '64' to '44' bits. [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
INFO: [Synth 8-5546] ROM "S_AXIS_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stateDMA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BLOCK[0].a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_2_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[0].k" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[0].m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BLOCK[0].DataX" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BLOCK[1].a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_2_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[1].k" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[1].m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BLOCK[1].DataX" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BLOCK[2].a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_2_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[2].k" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[2].m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BLOCK[2].DataX" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BLOCK[3].a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_2_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[3].k" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "BLOCK[3].m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "BLOCK[0].state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLOCK[1].state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLOCK[2].state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLOCK[3].state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "CrossCorrelation[0].temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:663]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:663]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:663]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:663]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].CntVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:604]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].CntVal_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:604]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].j_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:881]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp1_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp2_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp3_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp4_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp1_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp2_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp3_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp4_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp1_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp2_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp3_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp4_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp1_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp2_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp3_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp4_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:684]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:684]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:684]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:684]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:684]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:684]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[0].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[1].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[2].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[3].state_reg' in module 'DAQ_Z30_Top'
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].temp_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].i_reg_rep was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:711]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[1].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[0].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
INFO: [Synth 8-5583] The signal BLOCK[2].Ci_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[2].Bi_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[2].Di_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[2].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
INFO: [Synth 8-3971] The signal BLOCK[2].DataX_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5583] The signal BLOCK[3].Di_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[3].Ci_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[3].Bi_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[3].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 969.145 ; gain = 578.223
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |DAQ_Z30_Top__GB0 |           1|     15847|
|2     |DAQ_Z30_Top__GB1 |           1|      9000|
|3     |DAQ_Z30_Top__GB2 |           1|      9415|
|4     |DAQ_Z30_Top__GB3 |           1|       106|
|5     |DAQ_Z30_Top__GB4 |           1|      3630|
|6     |DAQ_Z30_Top__GB5 |           1|     12335|
|7     |DAQ_Z30_Top__GB6 |           1|     18770|
|8     |DAQ_Z30_Top__GB7 |           1|     15893|
|9     |DAQ_Z30_Top__GB8 |           1|     12453|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 26    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Multipliers : 
	                13x58  Multipliers := 4     
	                32x32  Multipliers := 1     
	                13x45  Multipliers := 8     
	                13x32  Multipliers := 12    
	                20x32  Multipliers := 8     
+---RAMs : 
	             120K Bit         RAMs := 1     
	             110K Bit         RAMs := 1     
	               7K Bit         RAMs := 7     
	               6K Bit         RAMs := 7     
	               5K Bit         RAMs := 1     
	               4K Bit         RAMs := 8     
	               3K Bit         RAMs := 2     
	              320 Bit         RAMs := 14    
	              200 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    140 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 28    
	   5 Input     44 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 50    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DAQ_Z30_Top 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 26    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Multipliers : 
	                13x58  Multipliers := 4     
	                32x32  Multipliers := 1     
	                13x45  Multipliers := 8     
	                13x32  Multipliers := 12    
	                20x32  Multipliers := 8     
+---RAMs : 
	             120K Bit         RAMs := 1     
	             110K Bit         RAMs := 1     
	               7K Bit         RAMs := 7     
	               6K Bit         RAMs := 7     
	               5K Bit         RAMs := 1     
	               4K Bit         RAMs := 8     
	               3K Bit         RAMs := 2     
	              320 Bit         RAMs := 14    
	              200 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    140 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 28    
	   5 Input     44 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 50    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:647]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP BLOCK[3].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[3].MaxIndex_reg is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: operator p_1_out is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: operator p_1_out is absorbed into DSP BLOCK[3].MaxIndex_reg.
INFO: [Synth 8-4471] merging register 'CrossCorrelation[0].kk_reg[9:0]' into 'CrossCorrelation[0].kk_reg[9:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:935]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].kk_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:935]
INFO: [Synth 8-5546] ROM "CrossCorrelation[0].temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:912]
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[2].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[2].MaxIndex_reg is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: operator p_1_out is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: operator p_1_out is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: Generating DSP BLOCK[1].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[1].CntX_reg is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: operator p_2_out is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: Generating DSP CrossCorrelation[0].j_reg_rep, operation Mode is: (P+1)'.
DSP Report: register CrossCorrelation[0].j_reg_rep is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: operator p_0_out is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+(A:0x0):B.
DSP Report: register CrossCorrelation[0].kk_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_3_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP BLOCK[0].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[0].CntX_reg is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: operator p_3_out is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: Generating DSP TimeCNT_C_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_C_reg is absorbed into DSP TimeCNT_C_reg.
DSP Report: operator TimeCNT_C0 is absorbed into DSP TimeCNT_C_reg.
DSP Report: Generating DSP TimeCNT_B_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_B_reg is absorbed into DSP TimeCNT_B_reg.
DSP Report: operator TimeCNT_B0 is absorbed into DSP TimeCNT_B_reg.
DSP Report: Generating DSP TimeCNT_A_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_A_reg is absorbed into DSP TimeCNT_A_reg.
DSP Report: operator TimeCNT_A0 is absorbed into DSP TimeCNT_A_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].c_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].y_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].DataX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].DataX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].DataX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].DataX_reg,trying to implement using LUTRAM
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\CrossCorrelation[0].ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\BLOCK[2].enable_reg )
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[51]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[52]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[53]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[54]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[55]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[56]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[57]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[58]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[59]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[60]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[61]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[62]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[63]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[64]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[65]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[66]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[67]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[68]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[69]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[70]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[71]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[72]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[73]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[74]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[75]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[76]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[77]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].temp_reg[78]' (FDRE) to 'i_4/CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[0]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[1]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[2]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[3]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[9]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[8]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[7]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[6]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].k_reg[5]' (FDRE) to 'i_4/CrossCorrelation[0].k_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\CrossCorrelation[0].k_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[0]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[1]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[2]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[3]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[4]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[5]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[6]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[7]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/CrossCorrelation[0].kk_reg[8]' (FDE) to 'i_4/CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\CrossCorrelation[0].kk_reg[9] )
INFO: [Synth 8-4471] merging register 'fifo_rd_count_reg[15:0]' into 'fifo_rd_count_reg[15:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:756]
INFO: [Synth 8-4471] merging register 'fifo_rd_count_reg[15:0]' into 'fifo_rd_count_reg[15:0]' [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:756]
WARNING: [Synth 8-6014] Unused sequential element fifo_rd_count_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:756]
WARNING: [Synth 8-6014] Unused sequential element fifo_rd_count_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:756]
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "S_AXIS_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:647]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:649]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element C was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:686]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].temp4_reg was removed.  [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:683]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_0_in, operation Mode is: C+1.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP BLOCK[0].i, operation Mode is: (0 or (C:0xf0))+(A:B or 0)+CarryIn.
DSP Report: operator p_0_in is absorbed into DSP BLOCK[0].i.
DSP Report: Generating DSP p_3_in, operation Mode is: C+A:B.
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP fifo_rd_count0, operation Mode is: C+1.
DSP Report: operator fifo_rd_count0 is absorbed into DSP fifo_rd_count0.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_17_out, operation Mode is: C-A:B.
DSP Report: operator p_17_out is absorbed into DSP p_17_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_3_in, operation Mode is: C+A:B.
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_0_in, operation Mode is: C+1.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP p_6_in, operation Mode is: C'+A:B.
DSP Report: register fifo_rd_count_reg is absorbed into DSP p_6_in.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_23_out, operation Mode is: C-A:B.
DSP Report: operator p_23_out is absorbed into DSP p_23_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[1].i, operation Mode is: (0 or (C:0xdc))+(A:B or 0)+CarryIn.
DSP Report: operator p_0_in is absorbed into DSP BLOCK[1].i.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_45_out, operation Mode is: C'+A2:B2.
DSP Report: register BLOCK[1].temp4_reg is absorbed into DSP p_45_out.
DSP Report: register A is absorbed into DSP p_45_out.
DSP Report: register C is absorbed into DSP p_45_out.
DSP Report: operator p_45_out is absorbed into DSP p_45_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_45_out, operation Mode is: PCIN+A2:B2.
DSP Report: register C is absorbed into DSP p_45_out.
DSP Report: register A is absorbed into DSP p_45_out.
DSP Report: operator p_45_out is absorbed into DSP p_45_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register B is absorbed into DSP p_2_in.
DSP Report: register A is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_6_in, operation Mode is: C'+A:B.
DSP Report: register fifo_rd_count_reg is absorbed into DSP p_6_in.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].c_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].Ai_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].Ai_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].b_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].a_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].c_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].y_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[1].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].b_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].a_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].c_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].SampleX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].SampleX_reg,trying to implement using LUTRAM
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[0]' (FDSE) to 'BLOCK[1].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[1]' (FDRE) to 'BLOCK[1].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[2]' (FDRE) to 'BLOCK[1].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[3]' (FDRE) to 'BLOCK[1].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[4]' (FDRE) to 'BLOCK[1].i_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[5]' (FDRE) to 'BLOCK[1].i_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[6]' (FDRE) to 'BLOCK[1].i_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[7]' (FDRE) to 'BLOCK[1].i_reg[7]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[14]' (FDRE) to 'S_AXIS_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[15]' (FDRE) to 'S_AXIS_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[30]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_AXIS_tdata_reg[31] )
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:649]
DSP Report: Generating DSP p_26_out, operation Mode is: C-A:B.
DSP Report: operator p_26_out is absorbed into DSP p_26_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_51_out, operation Mode is: C'+A2:B2.
DSP Report: register BLOCK[0].temp4_reg is absorbed into DSP p_51_out.
DSP Report: register A is absorbed into DSP p_51_out.
DSP Report: register C is absorbed into DSP p_51_out.
DSP Report: operator p_51_out is absorbed into DSP p_51_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_51_out, operation Mode is: PCIN+A2:B2.
DSP Report: register C is absorbed into DSP p_51_out.
DSP Report: register A is absorbed into DSP p_51_out.
DSP Report: operator p_51_out is absorbed into DSP p_51_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register B is absorbed into DSP p_2_in.
DSP Report: register A is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_4_in, operation Mode is: C+A:B.
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_32_out, operation Mode is: C-A:B.
DSP Report: operator p_32_out is absorbed into DSP p_32_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[3].i, operation Mode is: (0 or (C:0xa))+(A:B or 0)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP BLOCK[3].i.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].Ai_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].Ai_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[0].r_reg,trying to implement using LUTRAM
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:647]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:649]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_14_out, operation Mode is: C-A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].a_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].b_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].r_reg,trying to implement using LUTRAM
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_3_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:647]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:649]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:680]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:682]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_8_out, operation Mode is: C-A:B.
DSP Report: operator p_8_out is absorbed into DSP p_8_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[2].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[2].CntX_reg is absorbed into DSP BLOCK[2].CntX_reg.
DSP Report: operator p_1_out is absorbed into DSP BLOCK[2].CntX_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_39_out, operation Mode is: C'+A2:B2.
DSP Report: register BLOCK[2].temp4_reg is absorbed into DSP p_39_out.
DSP Report: register A is absorbed into DSP p_39_out.
DSP Report: register C is absorbed into DSP p_39_out.
DSP Report: operator p_39_out is absorbed into DSP p_39_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_39_out, operation Mode is: PCIN+A2:B2.
DSP Report: register C is absorbed into DSP p_39_out.
DSP Report: register A is absorbed into DSP p_39_out.
DSP Report: operator p_39_out is absorbed into DSP p_39_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register B is absorbed into DSP p_2_in.
DSP Report: register A is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_21_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_21_in is absorbed into DSP p_21_in.
DSP Report: Generating DSP p_3_in, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_5_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_5_in is absorbed into DSP p_5_in.
DSP Report: Generating DSP p_7_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_7_in is absorbed into DSP p_7_in.
DSP Report: Generating DSP p_9_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_9_in is absorbed into DSP p_9_in.
DSP Report: Generating DSP p_11_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_11_in is absorbed into DSP p_11_in.
DSP Report: Generating DSP p_13_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_13_in is absorbed into DSP p_13_in.
DSP Report: Generating DSP p_15_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_15_in is absorbed into DSP p_15_in.
DSP Report: Generating DSP p_17_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_17_in is absorbed into DSP p_17_in.
DSP Report: Generating DSP p_19_in, operation Mode is: C+1.
DSP Report: operator p_19_in is absorbed into DSP p_19_in.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_4_out5_out, operation Mode is: C-A:B.
DSP Report: operator p_4_out5_out is absorbed into DSP p_4_out5_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[3].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[3].CntX_reg is absorbed into DSP BLOCK[3].CntX_reg.
DSP Report: operator p_0_out is absorbed into DSP BLOCK[3].CntX_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_36_out, operation Mode is: C'+A2:B2.
DSP Report: register B is absorbed into DSP p_36_out.
DSP Report: register A is absorbed into DSP p_36_out.
DSP Report: register C is absorbed into DSP p_36_out.
DSP Report: operator p_36_out is absorbed into DSP p_36_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_36_out, operation Mode is: C'+A2:B2.
DSP Report: register BLOCK[3].temp4_reg is absorbed into DSP p_36_out.
DSP Report: register A is absorbed into DSP p_36_out.
DSP Report: register C is absorbed into DSP p_36_out.
DSP Report: operator p_36_out is absorbed into DSP p_36_out.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator p_36_out is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP p_4_in, operation Mode is: C+A:B.
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[2].i, operation Mode is: (0 or (C:0xa))+(A:B or 0)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP BLOCK[2].i.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].y_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].Ai_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].Ai_reg,trying to implement using LUTRAM
INFO: [Synth 8-5583] The signal BLOCK[2].Ci_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[2].Bi_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[2].Di_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].b_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].a_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].k_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].k_reg,trying to implement using LUTRAM
INFO: [Synth 8-3971] The signal BLOCK[2].DataX_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].y_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[2].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].r_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].m_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].Ai_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM BLOCK[3].Ai_reg,trying to implement using LUTRAM
INFO: [Synth 8-5583] The signal BLOCK[3].Di_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[3].Ci_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal BLOCK[3].Bi_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[0]' (FDSE) to 'BLOCK[2].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[1]' (FDRE) to 'BLOCK[2].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[2]' (FDRE) to 'BLOCK[2].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[3]' (FDRE) to 'BLOCK[2].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[0]' (FDRE) to 'BLOCK[0].IncVal_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[1]' (FDRE) to 'BLOCK[0].IncVal_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[2]' (FDRE) to 'BLOCK[0].IncVal_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[3]' (FDRE) to 'BLOCK[0].IncVal_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[4]' (FDRE) to 'BLOCK[0].IncVal_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[5]' (FDRE) to 'BLOCK[0].IncVal_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[6]' (FDRE) to 'BLOCK[0].IncVal_reg[7]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[7]' (FDRE) to 'BLOCK[0].IncVal_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\BLOCK[0].IncVal_reg[8] )
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[9]' (FDRE) to 'BLOCK[0].IncVal_reg[10]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[10]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK[0].IncVal_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 969.145 ; gain = 578.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DAQ_Z30_Top | BLOCK[1].Ci_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[1].Di_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[1].Bi_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[0].Bi_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[0].Di_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[0].Ci_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[2].Ci_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[2].Bi_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[2].Di_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[3].Di_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[3].Ci_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[3].Bi_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------+-----------+----------------------+---------------------------------------------------------------+
|Module Name      | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                    | 
+-----------------+----------------------+-----------+----------------------+---------------------------------------------------------------+
|DAQ_Z30_Top__GB0 | BLOCK[3].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB0 | BLOCK[1].Ai_reg      | Implied   | 256 x 32             | RAM64X1D x 8  RAM64M x 40                                     | 
|DAQ_Z30_Top__GB0 | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24  RAM64M x 48                                    | 
|DAQ_Z30_Top__GB0 | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top__GB0 | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM16X1D x 64  RAM64X1D x 32  RAM128X1D x 32                  | 
|DAQ_Z30_Top__GB0 | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top__GB0 | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top__GB0 | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top__GB0 | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24  RAM64M x 48                                    | 
|DAQ_Z30_Top      | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top      | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top      | BLOCK[2].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top      | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top      | BLOCK[1].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 110  RAM64M x 550                                  | 
|DAQ_Z30_Top      | BLOCK[0].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 120  RAM64M x 600                                  | 
|DAQ_Z30_Top__GB5 | BLOCK[0].Ai_reg      | Implied   | 256 x 32             | RAM64X1D x 8  RAM64M x 40                                     | 
|DAQ_Z30_Top__GB5 | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM16X1D x 32  RAM32X1D x 32  RAM64X1D x 32  RAM128X1D x 32   | 
|DAQ_Z30_Top__GB5 | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top__GB6 | BLOCK[2].k_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB6 | BLOCK[2].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB6 | BLOCK[2].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB6 | BLOCK[2].r_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB8 | BLOCK[2].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[2].Ai_reg      | Implied   | 16 x 32              | RAM32M x 6                                                    | 
|DAQ_Z30_Top__GB8 | BLOCK[3].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].k_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB8 | BLOCK[3].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[2].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].r_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB8 | BLOCK[3].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].Ai_reg      | Implied   | 16 x 32              | RAM32M x 6                                                    | 
+-----------------+----------------------+-----------+----------------------+---------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+(A:0x0):B                       | 30     | 3      | 10     | -      | 11     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 10     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xf0))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | C'+A:B                             | 30     | 18     | 8      | -      | 8      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xdc))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A2:B2                           | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | C'+A:B                             | 30     | 18     | 8      | -      | 8      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A2:B2                           | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xa))+(A:B or 0)+CarryIn  | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB6 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB6 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB6 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB6 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A2:B2                           | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 8      | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+(A:0x0):B                     | 30     | 4      | -      | -      | 8      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 4      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 2      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 2      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 8      | -      | 8      | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | C'+A2:B2                           | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB8 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A2:B2                           | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN+A:B)'                        | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xa))+(A:B or 0)+CarryIn  | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |DAQ_Z30_Top__GB0 |           1|     10909|
|2     |DAQ_Z30_Top__GB1 |           1|      4863|
|3     |DAQ_Z30_Top__GB2 |           1|      4964|
|4     |DAQ_Z30_Top__GB3 |           1|        61|
|5     |DAQ_Z30_Top__GB4 |           1|      6563|
|6     |DAQ_Z30_Top__GB5 |           1|      8436|
|7     |DAQ_Z30_Top__GB6 |           1|      9245|
|8     |DAQ_Z30_Top__GB7 |           1|      8834|
|9     |DAQ_Z30_Top__GB8 |           1|      9271|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_0/clk_in1' to 'design_1_i/MJ_IBUFG_DS_0/bbstub_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_0/clk_in1' to 'design_1_i/MJ_IBUFG_DS_0/bbstub_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_1/clk_in1' to 'design_1_i/MJ_inputclk_ds_gbuf_0/bbstub_clkout_gbuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_2/clk_out1' to pin 'design_1_i/clk_wiz_2/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_2/clk_in1' to 'design_1_i/MJ_IBUFG_DS_0/bbstub_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_2/clk_out2' to pin 'design_1_i/clk_wiz_2/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_2/clk_in1' to 'design_1_i/MJ_IBUFG_DS_0/bbstub_out1/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1116.227 ; gain = 725.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].MaxValue_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[1]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[2]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[3]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[4]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[5]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[6]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[7]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[8]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[9]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[10]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[11]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[12]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[13]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[14]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[15]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[16]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[17]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[18] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[18]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[19]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[20] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[20]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[21]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[22]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[23]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[24]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[25]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[26]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[27] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[27]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[28]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[29] )
INFO: [Synth 8-3886] merging instance 'i_8/CrossCorrelation[0].MaxValue_reg[29]' (FDE) to 'i_8/CrossCorrelation[0].MaxValue_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\CrossCorrelation[0].DebugOutput_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\BLOCK[2].SampleX_reg[1][10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1260.406 ; gain = 869.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DAQ_Z30_Top | BLOCK[1].Ci_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[1].Di_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[1].Bi_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[0].Bi_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[0].Di_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[0].Ci_reg | 256 x 32(WRITE_FIRST)  |   | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[2].Ci_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[2].Bi_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[2].Di_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[3].Di_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[3].Ci_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top | BLOCK[3].Bi_reg | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------+----------------------+-----------+----------------------+---------------------------------------------------------------+
|Module Name      | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                    | 
+-----------------+----------------------+-----------+----------------------+---------------------------------------------------------------+
|DAQ_Z30_Top__GB0 | BLOCK[3].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB0 | BLOCK[1].Ai_reg      | Implied   | 256 x 32             | RAM64X1D x 8  RAM64M x 40                                     | 
|DAQ_Z30_Top__GB0 | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24  RAM64M x 48                                    | 
|DAQ_Z30_Top__GB0 | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40  RAM64X1S x 20  RAM128X1S x 20                  | 
|DAQ_Z30_Top__GB0 | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top__GB0 | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM16X1D x 64  RAM64X1D x 32  RAM128X1D x 32                  | 
|DAQ_Z30_Top__GB0 | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top__GB0 | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top__GB0 | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top__GB0 | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24  RAM64M x 48                                    | 
|DAQ_Z30_Top      | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top      | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top      | BLOCK[2].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top      | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20  RAM32X1S x 20  RAM64X1S x 20  RAM128X1S x 20   | 
|DAQ_Z30_Top      | BLOCK[1].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 110  RAM64M x 550                                  | 
|DAQ_Z30_Top      | BLOCK[0].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 120  RAM64M x 600                                  | 
|DAQ_Z30_Top__GB5 | BLOCK[0].Ai_reg      | Implied   | 256 x 32             | RAM64X1D x 8  RAM64M x 40                                     | 
|DAQ_Z30_Top__GB5 | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM16X1D x 32  RAM32X1D x 32  RAM64X1D x 32  RAM128X1D x 32   | 
|DAQ_Z30_Top__GB5 | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80                                    | 
|DAQ_Z30_Top__GB6 | BLOCK[2].k_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB6 | BLOCK[2].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB6 | BLOCK[2].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB6 | BLOCK[2].r_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB8 | BLOCK[2].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[2].Ai_reg      | Implied   | 16 x 32              | RAM32M x 6                                                    | 
|DAQ_Z30_Top__GB8 | BLOCK[3].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].k_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB8 | BLOCK[3].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[2].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].r_reg       | Implied   | 16 x 32              | RAM32M x 12                                                   | 
|DAQ_Z30_Top__GB8 | BLOCK[3].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32                                                 | 
|DAQ_Z30_Top__GB8 | BLOCK[3].Ai_reg      | Implied   | 16 x 32              | RAM32M x 6                                                    | 
+-----------------+----------------------+-----------+----------------------+---------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |DAQ_Z30_Top__GB0 |           1|     10868|
|2     |DAQ_Z30_Top__GB1 |           1|      4863|
|3     |DAQ_Z30_Top__GB2 |           1|      4965|
|4     |DAQ_Z30_Top__GB3 |           1|        61|
|5     |DAQ_Z30_Top__GB4 |           1|      6441|
|6     |DAQ_Z30_Top__GB5 |           1|      8426|
|7     |DAQ_Z30_Top__GB6 |           1|      9247|
|8     |DAQ_Z30_Top__GB7 |           1|      8834|
|9     |DAQ_Z30_Top__GB8 |           1|      8688|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance BLOCK[0].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[0].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[0].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[3].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[3].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[3].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/BLOCK[1].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/BLOCK[1].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/BLOCK[1].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |DAQ_Z30_Top__GB0 |           1|      5184|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance BLOCK[1].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[1].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[1].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[0].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[0].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[0].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[2].DataX_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[3].Di_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[3].Ci_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance BLOCK[3].Bi_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net n_0_26567 is driving 120 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:37 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:46 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:46 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:47 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:47 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_pc_0               |         1|
|3     |design_1_s00_data_fifo_0         |         1|
|4     |design_1_auto_pc_1               |         1|
|5     |design_1_s01_data_fifo_0         |         1|
|6     |design_1_ADS4249_Decode_0_1      |         1|
|7     |design_1_CNTtest_0_1             |         1|
|8     |design_1_MJ_IBUFG_DS_0_0         |         1|
|9     |design_1_MJ_OBUFGDS_0_0          |         1|
|10    |design_1_MJ_inputclk_ds_gbuf_0_0 |         1|
|11    |design_1_MaxdataTrans_ip_0_0     |         1|
|12    |design_1_axi_dma_0_0             |         1|
|13    |design_1_axi_gpio_0_0            |         1|
|14    |design_1_axi_gpio_0_1            |         1|
|15    |design_1_axi_smc_0               |         1|
|16    |design_1_axis_data_fifo_0_0      |         1|
|17    |design_1_clk_wiz_0_0             |         1|
|18    |design_1_clk_wiz_1_0             |         1|
|19    |design_1_clk_wiz_0_1             |         1|
|20    |design_1_count_ip_0_2            |         1|
|21    |design_1_fifo_generator_0_0      |         1|
|22    |design_1_fifo_generator_0_2      |         1|
|23    |design_1_fifo_generator_2_0      |         1|
|24    |design_1_fifo_generator_2_1      |         1|
|25    |design_1_ila_0_0                 |         1|
|26    |design_1_mj_not_0_0              |         1|
|27    |design_1_processing_system7_0_0  |         1|
|28    |design_1_rst_ps7_0_100M_0        |         1|
|29    |design_1_rst_ps7_0_100M_1_0      |         1|
|30    |design_1_util_vector_logic_0_0   |         1|
|31    |design_1_vio_0_0                 |         1|
|32    |design_1_xlconcat_0_0            |         1|
|33    |design_1_xlconstant_0_0          |         1|
|34    |design_1_xlconstant_0_1          |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_ADS4249_Decode_0_1      |     1|
|2     |design_1_CNTtest_0_1             |     1|
|3     |design_1_MJ_IBUFG_DS_0_0         |     1|
|4     |design_1_MJ_OBUFGDS_0_0          |     1|
|5     |design_1_MJ_inputclk_ds_gbuf_0_0 |     1|
|6     |design_1_MaxdataTrans_ip_0_0     |     1|
|7     |design_1_auto_pc_0               |     1|
|8     |design_1_auto_pc_1               |     1|
|9     |design_1_axi_dma_0_0             |     1|
|10    |design_1_axi_gpio_0_0            |     1|
|11    |design_1_axi_gpio_0_1            |     1|
|12    |design_1_axi_smc_0               |     1|
|13    |design_1_axis_data_fifo_0_0      |     1|
|14    |design_1_clk_wiz_0_0             |     1|
|15    |design_1_clk_wiz_0_1             |     1|
|16    |design_1_clk_wiz_1_0             |     1|
|17    |design_1_count_ip_0_2            |     1|
|18    |design_1_fifo_generator_0_0      |     1|
|19    |design_1_fifo_generator_0_2      |     1|
|20    |design_1_fifo_generator_2_0      |     1|
|21    |design_1_fifo_generator_2_1      |     1|
|22    |design_1_ila_0_0                 |     1|
|23    |design_1_mj_not_0_0              |     1|
|24    |design_1_processing_system7_0_0  |     1|
|25    |design_1_rst_ps7_0_100M_0        |     1|
|26    |design_1_rst_ps7_0_100M_1_0      |     1|
|27    |design_1_s00_data_fifo_0         |     1|
|28    |design_1_s01_data_fifo_0         |     1|
|29    |design_1_util_vector_logic_0_0   |     1|
|30    |design_1_vio_0_0                 |     1|
|31    |design_1_xbar_0                  |     1|
|32    |design_1_xlconcat_0_0            |     1|
|33    |design_1_xlconstant_0_0          |     1|
|34    |design_1_xlconstant_0_1          |     1|
|35    |CARRY4                           |  4772|
|36    |DSP48E1                          |    17|
|37    |DSP48E1_1                        |    69|
|38    |DSP48E1_2                        |    98|
|39    |DSP48E1_3                        |    16|
|40    |DSP48E1_4                        |    12|
|41    |DSP48E1_5                        |     7|
|42    |DSP48E1_6                        |     4|
|43    |DSP48E1_7                        |     4|
|44    |DSP48E1_8                        |     1|
|45    |LUT1                             |  1485|
|46    |LUT2                             |  1256|
|47    |LUT3                             | 16112|
|48    |LUT4                             |   517|
|49    |LUT5                             |   444|
|50    |LUT6                             |  3036|
|51    |MUXF7                            |   193|
|52    |MUXF8                            |    32|
|53    |RAM128X1D                        |    64|
|54    |RAM128X1S                        |    46|
|55    |RAM16X1D                         |   160|
|56    |RAM16X1S                         |   119|
|57    |RAM32M                           |    58|
|58    |RAM32X1D                         |    32|
|59    |RAM32X1S                         |    23|
|60    |RAM64M                           |   952|
|61    |RAM64X1D                         |   280|
|62    |RAM64X1S                         |    46|
|63    |RAMB18E1                         |    22|
|64    |FDRE                             |   592|
|65    |FDSE                             |    20|
|66    |IBUF                             |     6|
|67    |OBUF                             |     7|
|68    |OBUFT                            |     2|
+------+---------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            | 33327|
|2     |  design_1_i         |design_1                    |  2823|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_0 |  1295|
|4     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   329|
|5     |      s01_couplers   |s01_couplers_imp_ZQDCSB     |   329|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:47 . Memory (MB): peak = 1282.742 ; gain = 891.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 206 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:37 . Memory (MB): peak = 1282.742 ; gain = 489.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:47 . Memory (MB): peak = 1282.742 ; gain = 891.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DAQ_Z30_Top' is not ideal for floorplanning, since the cellview 'DAQ_Z30_Top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1780 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 46 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 160 instances
  RAM16X1S => RAM32X1S (RAMS32): 119 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 58 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 23 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 952 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 280 instances
  RAM64X1S => RAM64X1S (RAMS64E): 46 instances

INFO: [Common 17-83] Releasing license: Synthesis
499 Infos, 238 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:02:00 . Memory (MB): peak = 1284.488 ; gain = 895.273
INFO: [Common 17-1381] The checkpoint 'C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/DAQ_Z30_Top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DAQ_Z30_Top_utilization_synth.rpt -pb DAQ_Z30_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1284.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 10:18:22 2024...
