==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete clefia skey 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.993 seconds; current allocated memory: 465.113 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.1 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete clefia skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 656.664 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:473:17)
INFO: [HLS 207-4414] passing argument to parameter 'ct' here (clefia.c:409:35)
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:478:17)
INFO: [HLS 207-4414] passing argument to parameter 'pt' here (clefia.c:426:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:460:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:460:0)
INFO: [HLS 214-248] Applying array_partition to 'clefia.skey': Complete partitioning on dimension 1. (clefia.c:461:0)
ERROR: [HLS 214-338] in function 'ClefiaKeySet128': Instruction is not supported. Cannot apply array transformation pragma/directive. (clefia.c:116:21)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.508 seconds; current allocated memory: 476.547 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.589 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 658.816 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:473:17)
INFO: [HLS 207-4414] passing argument to parameter 'ct' here (clefia.c:409:35)
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:478:17)
INFO: [HLS 207-4414] passing argument to parameter 'pt' here (clefia.c:426:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:460:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:460:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.124 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.639 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.116' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.115' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (clefia.c:326) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_1' (clefia.c:300) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' (clefia.c:224) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_230_1' (clefia.c:224) in function 'ClefiaDecrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaEncrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet256' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet192' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_309_1' (clefia.c:300) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDoubleSwap' (clefia.c:242).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor' (clefia.c:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.3' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor' (clefia.c:142).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.125' (clefia.c:114:1).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaKeySet128' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDoubleSwap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.125' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.125' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.115' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.116' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_373_1' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_340_2' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_29', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_31', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_33', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.485 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_43', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_45', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_47', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_37', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_51', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_54', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_60', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.547 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_36', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_38', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_40', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.125'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_69', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_75', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 'or_ln14', clefia.c:262->clefia.c:314 on array 'lk' and 'load' operation ('lk_load_15', clefia.c:124) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:124) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:124) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:124) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'store' operation ('lk_addr_10_write_ln117', clefia.c:117) of variable 'or_ln5', clefia.c:251->clefia.c:314 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'store' operation ('lk_addr_2_write_ln117', clefia.c:117) of variable 'or_ln12', clefia.c:260->clefia.c:314 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'VITIS_LOOP_309_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_22', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_52', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_54', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_84', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_90', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to schedule 'load' operation ('fout_load_99', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to schedule 'load' operation ('fout_load_105', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125' pipeline 'ClefiaF0Xor.125' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' pipeline 'VITIS_LOOP_309_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' pipeline 'VITIS_LOOP_230_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.762 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.284 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 4 seconds. Elapsed time: 88.217 seconds; current allocated memory: 475.031 MB.
INFO: [HLS 200-112] Total CPU user time: 60 seconds. Total CPU system time: 5 seconds. Total elapsed time: 89.42 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.886 seconds; current allocated memory: 473.742 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.973 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.813 seconds; current allocated memory: 482.227 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.857 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.097 seconds; current allocated memory: 463.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.283 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 649.641 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:452:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.967 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.828 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (clefia.c:326) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.115' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.116' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF1Xor'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.125'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution2/directives.tcl:12:9) to (clefia.c:123:18) in function 'ClefiaF0Xor'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:12:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:12:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:12:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:12:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:12:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:12:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.379 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_1' (clefia.c:205:80) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_373_1' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_1' (clefia.c:205:80) in function 'ClefiaKeySet192' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_340_2' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_193_1' (clefia.c:188:80) in function 'ClefiaKeySet128' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_309_1' (clefia.c:300:7) in function 'ClefiaKeySet128' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_193_1' (clefia.c:188:80) in function 'ClefiaEncrypt.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_1' (clefia.c:224:83) in function 'ClefiaDecrypt.1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label1' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteCpy_label2' to 'ClefiaF0Xor_2_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label133' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label133'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label1' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteCpy_label2' to 'ClefiaF1Xor_2_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label130' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label130'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label2' to 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label1' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteCpy_label2' to 'ClefiaF0Xor_1_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label135' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label135'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label1' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteCpy_label2' to 'ClefiaF1Xor_1_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label131' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label131'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125_Pipeline_ByteXor_label1' to 'ClefiaF0Xor_125_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125_Pipeline_ByteCpy_label2' to 'ClefiaF0Xor_125_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125_Pipeline_ByteXor_label134' to 'ClefiaF0Xor_125_Pipeline_ByteXor_label134'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label2' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label1' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label137' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label137'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label238' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label238'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label1' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteCpy_label2' to 'ClefiaF1Xor_3_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label129' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label129'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label239' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label239'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label240' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label240'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label241' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label241'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label242' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label242'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label143' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label144' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label144'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label2' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label1' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label145' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label145'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label246' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label246'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label247' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label247'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label248' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label248'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label249' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label249'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label250' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label250'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label151' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label151'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label152' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label152'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125_Pipeline_ByteXor_label134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label143' (loop 'ByteXor_label1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label144' (loop 'ByteXor_label1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label151' (loop 'ByteXor_label1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label152' (loop 'ByteXor_label1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.763 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label133' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label130' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label27' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label28' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label29' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label112' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label113' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label110' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label111' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label114' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label135' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label131' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label215' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label216' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label217' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label120' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label121' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label118' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label119' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label122' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125_Pipeline_ByteXor_label134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125_Pipeline_ByteXor_label134' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125_Pipeline_ByteXor_label134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label132' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label223' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label224' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label225' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label226' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label127' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label228' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label137' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label238' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label136' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label129' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label239' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label240' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label241' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label241'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label242' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label2' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label1' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label145' pipeline 'ByteXor_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label246' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label247' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label248' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label249' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label250' pipeline 'ByteCpy_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label250'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteCpy_label2_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label112_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ByteXor_label120_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.53 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.427 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63 seconds. CPU system time: 6 seconds. Elapsed time: 104.648 seconds; current allocated memory: 483.629 MB.
INFO: [HLS 200-112] Total CPU user time: 65 seconds. Total CPU system time: 7 seconds. Total elapsed time: 106.838 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind ByteXor/ByteXor_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind ByteCpy/ByteCpy_label2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 693.477 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:452:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.572 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (clefia.c:326) in function 'ClefiaKeySet' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor.142' into 'ClefiaKeySet' (clefia.c:194) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaKeySet' (clefia.c:131:21)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:131:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:131:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:131:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.22'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.21'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.20.2'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.20.1'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.20'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.1950'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.1949'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.1948'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.19'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.18'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.145'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor.1'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label1' (clefia.c:124) in function 'ByteXor'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.2'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.119'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.118'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.117': initialization section preceding the loop contains control flow.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.11620'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.116': initialization section preceding the loop contains control flow.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.115'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.114'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.113'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.112': initialization section preceding the loop contains control flow.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy.1'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label2' (clefia.c:117) in function 'ByteCpy': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1950' to 'ByteXor_1950'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.145' to 'ByteXor_145'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.112' to 'ByteCpy_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.20' to 'ByteXor_20'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.21' to 'ByteXor_21'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.20.1' to 'ByteXor_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.113' to 'ByteCpy_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1949' to 'ByteXor_1949'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.22' to 'ByteXor_22'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.18' to 'ByteXor_18'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.19' to 'ByteXor_19'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.20.2' to 'ByteXor_20_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11620' to 'ByteCpy_11620'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1948' to 'ByteXor_1948'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1950' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
WARNING: [HLS 200-871] Estimated clock period (8.253ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_1950' consists of the following:	multiplexor before 'phi' operation ('do_init') [11]  (1.59 ns)
	'phi' operation ('do_init') [11]  (0 ns)
	multiplexor before 'phi' operation ('b_offset_cast_phi') with incoming values : ('b_offset_cast') [22]  (1.59 ns)
	'phi' operation ('b_offset_cast_phi') with incoming values : ('b_offset_cast') [22]  (0 ns)
	'add' operation ('add_ln121_9', clefia.c:121) [30]  (1.82 ns)
	'getelementptr' operation ('b', clefia.c:121) [32]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [37]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_20_1' (loop 'ByteXor_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_20_1' (loop 'ByteXor_label1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1949' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
WARNING: [HLS 200-871] Estimated clock period (8.253ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_1949' consists of the following:	multiplexor before 'phi' operation ('do_init') [11]  (1.59 ns)
	'phi' operation ('do_init') [11]  (0 ns)
	multiplexor before 'phi' operation ('b_offset_cast_phi') with incoming values : ('b_offset_cast') [22]  (1.59 ns)
	'phi' operation ('b_offset_cast_phi') with incoming values : ('b_offset_cast') [22]  (0 ns)
	'add' operation ('add_ln121_10', clefia.c:121) [30]  (1.82 ns)
	'getelementptr' operation ('b', clefia.c:121) [32]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [37]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
WARNING: [HLS 200-871] Estimated clock period (8.345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_18' consists of the following:	multiplexor before 'phi' operation ('b_offset_cast_rewind') with incoming values : ('b_offset_cast') [12]  (1.59 ns)
	'phi' operation ('b_offset_cast_rewind') with incoming values : ('b_offset_cast') [12]  (0 ns)
	multiplexor before 'phi' operation ('b_offset_cast_phi') with incoming values : ('b_offset_cast') [22]  (1.59 ns)
	'phi' operation ('b_offset_cast_phi') with incoming values : ('b_offset_cast') [22]  (0 ns)
	'add' operation ('add_ln121_13', clefia.c:121) [30]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:121) [32]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [37]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_20_2' (loop 'ByteXor_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11620' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1948' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label1'
WARNING: [HLS 200-871] Estimated clock period (8.345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_1948' consists of the following:	multiplexor before 'phi' operation ('do_init') [11]  (1.59 ns)
	'phi' operation ('do_init') [11]  (0 ns)
	multiplexor before 'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (1.59 ns)
	'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (0 ns)
	'add' operation ('add_ln121_11', clefia.c:121) [29]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:121) [31]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [36]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (loop 'ByteXor_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1950' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1950' pipeline 'ByteXor_label1' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1950'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet_Pipeline_VITIS_LOOP_329_1' pipeline 'VITIS_LOOP_329_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet_Pipeline_VITIS_LOOP_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1949' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1949' pipeline 'ByteXor_label1' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1949'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_18' pipeline 'ByteXor_label1' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.572 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11620' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11620'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1948' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1948' pipeline 'ByteXor_label1' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1948'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteXor_21_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_Pipeline_VITIS_LOOP_329_1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteXor_22_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.995 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 40.494 seconds; current allocated memory: 440.090 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 4 seconds. Total elapsed time: 42.165 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 913.016 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:452:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' completely with a factor of 32 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' completely with a factor of 28 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' completely with a factor of 4 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 32 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 28 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 4 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:459) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.111' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.112' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.121' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.514 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet256_label10' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet192_label9' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.121' to 'ClefiaF0Xor_121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3' to 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5' to 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.551 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label23': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label24': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label21': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label22': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ClefiaKeySet256_label10': contains subfunction 'ClefiaKeySet256_Pipeline_ByteXor_label23' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_68', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_82', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_85', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_91', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.479 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label28': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label29': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label26': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label27': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ClefiaKeySet192_label9': contains subfunction 'ClefiaKeySet192_Pipeline_ByteXor_label28' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.121'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.121'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'rk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_5', clefia.c:124 on array 'rk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_7', clefia.c:124 on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_21', clefia.c:124 on array 'rk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_13_write_ln124', clefia.c:124) of variable 'xor_ln124_29', clefia.c:124 on array 'rk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_24', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln197_30', clefia.c:197) and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 5 and incompatible II = 2 of 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln197_30', clefia.c:197) and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 2 of 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4Inv_label5'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 5 and incompatible II = 2 of 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 2 of 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'ClefiaGfn4Inv_label5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.667 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label23' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label24' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label21' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label25' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label29' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label26' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label27' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label210' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_121' pipeline 'ClefiaF0Xor.121' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' pipeline 'ClefiaGfn4Inv_label5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.635 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.584 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42 seconds. CPU system time: 3 seconds. Elapsed time: 61.629 seconds; current allocated memory: 221.203 MB.
INFO: [HLS 200-112] Total CPU user time: 43 seconds. Total CPU system time: 4 seconds. Total elapsed time: 63.087 seconds; peak allocated memory: 1.100 GB.
