

================================================================
== Vitis HLS Report for 'merge_arrays_1_1'
================================================================
* Date:           Thu Apr 20 09:45:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- merge_arrays  |  10000001|  10000001|         2|          1|          1|  10000000|       yes|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      555|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      179|    -|
|Register             |        -|     -|      279|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      279|      734|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_169_p2         |         +|   0|  0|  31|          24|           1|
    |f1_fu_233_p2               |         +|   0|  0|  39|          32|           1|
    |f2_fu_227_p2               |         +|   0|  0|  39|          32|           1|
    |i2_fu_256_p2               |         +|   0|  0|  39|          32|           2|
    |i3_fu_262_p2               |         +|   0|  0|  39|          32|           2|
    |and_ln51_fu_221_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln60_fu_250_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_101           |       and|   0|  0|   2|           1|           1|
    |ap_condition_115           |       and|   0|  0|   2|           1|           1|
    |ap_condition_131           |       and|   0|  0|   2|           1|           1|
    |ap_condition_156           |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_163_p2        |      icmp|   0|  0|  16|          24|          24|
    |icmp_ln50_fu_180_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_24_fu_209_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_fu_204_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_24_fu_245_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_fu_239_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln64_fu_267_p2        |      icmp|   0|  0|  20|          32|          24|
    |icmp_ln66_fu_281_p2        |      icmp|   0|  0|  20|          32|          24|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_condition_109           |        or|   0|  0|   2|           1|           1|
    |f1_100_fu_303_p3           |    select|   0|  0|  32|           1|          32|
    |f2_76_fu_295_p3            |    select|   0|  0|  32|           1|          32|
    |i2_102_fu_310_p3           |    select|   0|  0|  32|           1|          32|
    |i2_103_fu_273_p3           |    select|   0|  0|  32|           1|          32|
    |i3_96_fu_287_p3            |    select|   0|  0|  32|           1|          32|
    |i3_97_fu_318_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_215_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 555|         416|         443|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_f1_1_phi_fu_120_p4     |  14|          3|   32|         96|
    |ap_phi_mux_f2_1_phi_fu_111_p4     |  14|          3|   32|         96|
    |ap_sig_allocacmp_f1_98            |  14|          3|   32|         96|
    |ap_sig_allocacmp_f2_74            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i2_100           |   9|          2|   32|         64|
    |ap_sig_allocacmp_i3_98            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_24             |   9|          2|   24|         48|
    |f1_02_fu_56                       |   9|          2|   32|         64|
    |f1_97_fu_44                       |   9|          2|   32|         64|
    |f2_01_fu_52                       |   9|          2|   32|         64|
    |i2_13_fu_40                       |   9|          2|   32|         64|
    |i_fu_48                           |   9|          2|   24|         48|
    |out_r_address0                    |  14|          3|   24|         72|
    |out_r_d0                          |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         39|  426|       1068|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |f1_02_fu_56                       |  32|   0|   32|          0|
    |f1_97_fu_44                       |  32|   0|   32|          0|
    |f1_98_reg_399                     |  32|   0|   32|          0|
    |f2_01_fu_52                       |  32|   0|   32|          0|
    |f2_74_reg_393                     |  32|   0|   32|          0|
    |i2_13_fu_40                       |  32|   0|   32|          0|
    |i3_98_reg_380                     |  32|   0|   32|          0|
    |i_24_reg_388                      |  24|   0|   24|          0|
    |i_fu_48                           |  24|   0|   24|          0|
    |icmp_ln47_reg_406                 |   1|   0|    1|          0|
    |icmp_ln50_reg_415                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 279|   0|  279|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|in_r_address0   |  out|   24|   ap_memory|              in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|              in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|              in_r|         array|
|in_r_address1   |  out|   24|   ap_memory|              in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|              in_r|         array|
|in_r_q1         |   in|   32|   ap_memory|              in_r|         array|
|out_r_address0  |  out|   24|   ap_memory|             out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|             out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|             out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|             out_r|         array|
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i2_13 = alloca i32 1"   --->   Operation 5 'alloca' 'i2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f1_97 = alloca i32 1"   --->   Operation 6 'alloca' 'f1_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%f2_01 = alloca i32 1"   --->   Operation 8 'alloca' 'f2_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%f1_02 = alloca i32 1"   --->   Operation 9 'alloca' 'f1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 0, i32 %f1_02" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 11 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 1, i32 %f2_01" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 12 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln47 = store i24 0, i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 13 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 2, i32 %f1_97" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 14 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 16 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i3_98 = load i32 %f1_97" [sort_seperate_bucket/merge_sort.c:63]   --->   Operation 17 'load' 'i3_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_24 = load i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 18 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f2_74 = load i32 %f2_01" [sort_seperate_bucket/merge_sort.c:58]   --->   Operation 19 'load' 'f2_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%f1_98 = load i32 %f1_02" [sort_seperate_bucket/merge_sort.c:53]   --->   Operation 20 'load' 'f1_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%icmp_ln47 = icmp_eq  i24 %i_24, i24 10000000" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 21 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%add_ln47 = add i24 %i_24, i24 1" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 22 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 23 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %f1_98" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 24 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln49" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 25 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%t1 = load i24 %in_r_addr" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 26 'load' 't1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp_eq  i32 %f2_74, i32 %i3_98" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 27 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %lor.lhs.false, void %if.then11" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 28 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %f2_74" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 29 'zext' 'zext_ln50' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_r_addr_1 = getelementptr i32 %in_r, i64 0, i64 %zext_ln50" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 30 'getelementptr' 'in_r_addr_1' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.24ns)   --->   "%t2 = load i24 %in_r_addr_1" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 31 'load' 't2' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln47 = store i24 %add_ln47, i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 32 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 1, i32 %i2_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 15 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i2_100 = load i32 %i2_13" [sort_seperate_bucket/merge_sort.c:62]   --->   Operation 33 'load' 'i2_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000000, i64 10000000, i64 10000000"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i24 %i_24" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 35 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [sort_seperate_bucket/merge_sort.c:48]   --->   Operation 36 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort_seperate_bucket/merge_sort.c:39]   --->   Operation 37 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.24ns)   --->   "%t1 = load i24 %in_r_addr" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 38 'load' 't1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 39 [1/2] (1.24ns)   --->   "%t2 = load i24 %in_r_addr_1" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 39 'load' 't2' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp_slt  i32 %f1_98, i32 %i2_100" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 40 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln51_24 = icmp_slt  i32 %t2, i32 %t1" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 41 'icmp' 'icmp_ln51_24' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%xor_ln51 = xor i1 %icmp_ln51_24, i1 1" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 42 'xor' 'xor_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln51 = and i1 %icmp_ln51, i1 %xor_ln51" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 43 'and' 'and_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %and_ln51, void %if.else, void %if.then11" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_addr_23 = getelementptr i32 %out_r, i64 0, i64 %zext_ln47" [sort_seperate_bucket/merge_sort.c:57]   --->   Operation 45 'getelementptr' 'out_addr_23' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln57 = store i32 %t2, i24 %out_addr_23" [sort_seperate_bucket/merge_sort.c:57]   --->   Operation 46 'store' 'store_ln57' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%f2 = add i32 %f2_74, i32 1" [sort_seperate_bucket/merge_sort.c:58]   --->   Operation 47 'add' 'f2' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end21_ifconv"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln47" [sort_seperate_bucket/merge_sort.c:52]   --->   Operation 49 'getelementptr' 'out_addr' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln52 = store i32 %t1, i24 %out_addr" [sort_seperate_bucket/merge_sort.c:52]   --->   Operation 50 'store' 'store_ln52' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%f1 = add i32 %f1_98, i32 1" [sort_seperate_bucket/merge_sort.c:53]   --->   Operation 51 'add' 'f1' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln54 = br void %if.end21_ifconv" [sort_seperate_bucket/merge_sort.c:54]   --->   Operation 52 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f2_1 = phi i32 %f2_74, void %if.then11, i32 %f2, void %if.else"   --->   Operation 53 'phi' 'f2_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%f1_1 = phi i32 %f1, void %if.then11, i32 %f1_98, void %if.else"   --->   Operation 54 'phi' 'f1_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp_eq  i32 %f1_1, i32 %i2_100" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 55 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln60_24 = icmp_eq  i32 %f2_1, i32 %i3_98" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 56 'icmp' 'icmp_ln60_24' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln60 = and i1 %icmp_ln60, i1 %icmp_ln60_24" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 57 'and' 'and_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%i2 = add i32 %i2_100, i32 2" [sort_seperate_bucket/merge_sort.c:62]   --->   Operation 58 'add' 'i2' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%i3 = add i32 %i3_98, i32 2" [sort_seperate_bucket/merge_sort.c:63]   --->   Operation 59 'add' 'i3' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_slt  i32 %i2, i32 10000000" [sort_seperate_bucket/merge_sort.c:64]   --->   Operation 60 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.22ns)   --->   "%i2_103 = select i1 %icmp_ln64, i32 %i2, i32 10000000" [sort_seperate_bucket/merge_sort.c:64]   --->   Operation 61 'select' 'i2_103' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp_slt  i32 %i3, i32 10000000" [sort_seperate_bucket/merge_sort.c:66]   --->   Operation 62 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node i3_97)   --->   "%i3_96 = select i1 %icmp_ln66, i32 %i3, i32 10000000" [sort_seperate_bucket/merge_sort.c:66]   --->   Operation 63 'select' 'i3_96' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.22ns)   --->   "%f2_76 = select i1 %and_ln60, i32 %i2_103, i32 %f2_1" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 64 'select' 'f2_76' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.22ns)   --->   "%f1_100 = select i1 %and_ln60, i32 %i3_98, i32 %f1_1" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 65 'select' 'f1_100' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.22ns)   --->   "%i2_102 = select i1 %and_ln60, i32 %i2_103, i32 %i2_100" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 66 'select' 'i2_102' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.22ns) (out node of the LUT)   --->   "%i3_97 = select i1 %and_ln60, i32 %i3_96, i32 %i3_98" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 67 'select' 'i3_97' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %f1_100, i32 %f1_02" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 68 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %f2_76, i32 %f2_01" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 69 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %i3_97, i32 %f1_97" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 70 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %i2_102, i32 %i2_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 71 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [sort_seperate_bucket/merge_sort.c:71]   --->   Operation 73 'ret' 'ret_ln71' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2_13             (alloca           ) [ 011]
f1_97             (alloca           ) [ 011]
i                 (alloca           ) [ 010]
f2_01             (alloca           ) [ 011]
f1_02             (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
br_ln47           (br               ) [ 000]
i3_98             (load             ) [ 011]
i_24              (load             ) [ 011]
f2_74             (load             ) [ 011]
f1_98             (load             ) [ 011]
icmp_ln47         (icmp             ) [ 011]
add_ln47          (add              ) [ 000]
br_ln47           (br               ) [ 000]
zext_ln49         (zext             ) [ 000]
in_r_addr         (getelementptr    ) [ 011]
icmp_ln50         (icmp             ) [ 011]
br_ln50           (br               ) [ 000]
zext_ln50         (zext             ) [ 000]
in_r_addr_1       (getelementptr    ) [ 011]
store_ln47        (store            ) [ 000]
i2_100            (load             ) [ 000]
empty             (speclooptripcount) [ 000]
zext_ln47         (zext             ) [ 000]
specpipeline_ln48 (specpipeline     ) [ 000]
specloopname_ln39 (specloopname     ) [ 000]
t1                (load             ) [ 000]
t2                (load             ) [ 000]
icmp_ln51         (icmp             ) [ 000]
icmp_ln51_24      (icmp             ) [ 000]
xor_ln51          (xor              ) [ 000]
and_ln51          (and              ) [ 011]
br_ln51           (br               ) [ 000]
out_addr_23       (getelementptr    ) [ 000]
store_ln57        (store            ) [ 000]
f2                (add              ) [ 000]
br_ln0            (br               ) [ 000]
out_addr          (getelementptr    ) [ 000]
store_ln52        (store            ) [ 000]
f1                (add              ) [ 000]
br_ln54           (br               ) [ 000]
f2_1              (phi              ) [ 011]
f1_1              (phi              ) [ 011]
icmp_ln60         (icmp             ) [ 000]
icmp_ln60_24      (icmp             ) [ 000]
and_ln60          (and              ) [ 000]
i2                (add              ) [ 000]
i3                (add              ) [ 000]
icmp_ln64         (icmp             ) [ 000]
i2_103            (select           ) [ 000]
icmp_ln66         (icmp             ) [ 000]
i3_96             (select           ) [ 000]
f2_76             (select           ) [ 000]
f1_100            (select           ) [ 000]
i2_102            (select           ) [ 000]
i3_97             (select           ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
br_ln47           (br               ) [ 000]
ret_ln71          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i2_13_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2_13/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="f1_97_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f1_97/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="f2_01_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f2_01/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="f1_02_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f1_02/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="in_r_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="24" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t1/1 t2/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="in_r_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="out_addr_23_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="24" slack="0"/>
<pin id="89" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_23/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 store_ln52/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="out_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="24" slack="0"/>
<pin id="103" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="f2_1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="f2_1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="f2_1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f2_1/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="f1_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="f1_1 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="f1_1_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f1_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln47_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln47_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln47_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln47_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln47_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i3_98_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_98/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_24_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="f2_74_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f2_74/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="f1_98_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f1_98/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln47_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="0" index="1" bw="24" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln47_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln49_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln50_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln50_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln47_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="0" index="1" bw="24" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i2_100_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_100/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln47_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln51_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln51_24_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_24/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xor_ln51_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln51/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln51_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="f2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="f1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln60_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln60_24_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_24/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln60_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln60/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln64_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i2_103_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_103/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln66_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i3_96_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i3_96/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="f2_76_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f2_76/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="f1_100_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f1_100/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i2_102_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_102/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i3_97_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i3_97/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln47_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln47_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln47_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln47_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i2_13_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_13 "/>
</bind>
</comp>

<comp id="352" class="1005" name="f1_97_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f1_97 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="366" class="1005" name="f2_01_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f2_01 "/>
</bind>
</comp>

<comp id="373" class="1005" name="f1_02_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f1_02 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i3_98_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_98 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_24_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="1"/>
<pin id="390" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="393" class="1005" name="f2_74_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f2_74 "/>
</bind>
</comp>

<comp id="399" class="1005" name="f1_98_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f1_98 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln47_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="410" class="1005" name="in_r_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="24" slack="1"/>
<pin id="412" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln50_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="419" class="1005" name="in_r_addr_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="1"/>
<pin id="421" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="67" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="67" pin="7"/><net_sink comp="92" pin=1"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="160" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="184"><net_src comp="157" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="151" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="157" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="195"><net_src comp="169" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="67" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="67" pin="7"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="204" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="232"><net_src comp="227" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="238"><net_src comp="233" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="243"><net_src comp="120" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="196" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="111" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="196" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="256" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="262" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="262" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="250" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="273" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="111" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="250" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="120" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="250" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="273" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="196" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="250" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="287" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="303" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="295" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="318" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="310" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="40" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="355"><net_src comp="44" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="362"><net_src comp="48" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="369"><net_src comp="52" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="376"><net_src comp="56" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="383"><net_src comp="151" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="391"><net_src comp="154" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="396"><net_src comp="157" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="402"><net_src comp="160" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="409"><net_src comp="163" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="60" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="418"><net_src comp="180" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="77" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: out_r | {2 }
 - Input state : 
	Port: merge_arrays.1.1 : in_r | {1 2 }
  - Chain level:
	State 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
		i3_98 : 1
		i_24 : 1
		f2_74 : 1
		f1_98 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		zext_ln49 : 2
		in_r_addr : 3
		t1 : 4
		icmp_ln50 : 2
		br_ln50 : 3
		zext_ln50 : 2
		in_r_addr_1 : 3
		t2 : 4
		store_ln47 : 3
	State 2
		icmp_ln51 : 1
		icmp_ln51_24 : 1
		xor_ln51 : 2
		and_ln51 : 2
		br_ln51 : 2
		out_addr_23 : 1
		store_ln57 : 2
		out_addr : 1
		store_ln52 : 2
		f2_1 : 1
		f1_1 : 1
		icmp_ln60 : 2
		icmp_ln60_24 : 2
		and_ln60 : 3
		i2 : 1
		icmp_ln64 : 2
		i2_103 : 3
		icmp_ln66 : 1
		i3_96 : 2
		f2_76 : 3
		f1_100 : 3
		i2_102 : 3
		i3_97 : 3
		store_ln47 : 4
		store_ln47 : 4
		store_ln47 : 4
		store_ln47 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    i2_103_fu_273    |    0    |    32   |
|          |     i3_96_fu_287    |    0    |    32   |
|  select  |     f2_76_fu_295    |    0    |    32   |
|          |    f1_100_fu_303    |    0    |    32   |
|          |    i2_102_fu_310    |    0    |    32   |
|          |     i3_97_fu_318    |    0    |    32   |
|----------|---------------------|---------|---------|
|          |   add_ln47_fu_169   |    0    |    31   |
|          |      f2_fu_227      |    0    |    39   |
|    add   |      f1_fu_233      |    0    |    39   |
|          |      i2_fu_256      |    0    |    39   |
|          |      i3_fu_262      |    0    |    39   |
|----------|---------------------|---------|---------|
|          |   icmp_ln47_fu_163  |    0    |    16   |
|          |   icmp_ln50_fu_180  |    0    |    20   |
|          |   icmp_ln51_fu_204  |    0    |    20   |
|   icmp   | icmp_ln51_24_fu_209 |    0    |    20   |
|          |   icmp_ln60_fu_239  |    0    |    20   |
|          | icmp_ln60_24_fu_245 |    0    |    20   |
|          |   icmp_ln64_fu_267  |    0    |    20   |
|          |   icmp_ln66_fu_281  |    0    |    20   |
|----------|---------------------|---------|---------|
|    and   |   and_ln51_fu_221   |    0    |    2    |
|          |   and_ln60_fu_250   |    0    |    2    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln51_fu_215   |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   zext_ln49_fu_175  |    0    |    0    |
|   zext   |   zext_ln50_fu_186  |    0    |    0    |
|          |   zext_ln47_fu_199  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   541   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   f1_02_reg_373   |   32   |
|    f1_1_reg_117   |   32   |
|   f1_97_reg_352   |   32   |
|   f1_98_reg_399   |   32   |
|   f2_01_reg_366   |   32   |
|    f2_1_reg_108   |   32   |
|   f2_74_reg_393   |   32   |
|   i2_13_reg_345   |   32   |
|   i3_98_reg_380   |   32   |
|    i_24_reg_388   |   24   |
|     i_reg_359     |   24   |
| icmp_ln47_reg_406 |    1   |
| icmp_ln50_reg_415 |    1   |
|in_r_addr_1_reg_419|   24   |
| in_r_addr_reg_410 |   24   |
+-------------------+--------+
|       Total       |   386  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  24  |   48   ||    9    |
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_92 |  p0  |   2  |  24  |   48   ||    9    |
| grp_access_fu_92 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   160  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   541  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   386  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   386  |   577  |
+-----------+--------+--------+--------+
