This sample shows how to generate the LLVM IR for a simple HIP source application, then re-\/compiling it and generating a valid HIP executable.

This sample uses a previous HIP application sample, please see \href{https://github.com/ROCm-Developer-Tools/HIP/blob/master/samples/0_Intro/square}{\texttt{ 0\+\_\+\+Intro/square}}.\hypertarget{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md889}{}\doxysection{Compiling the HIP source into LLVM IR}\label{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md889}
Using HIP flags {\ttfamily -\/c -\/emit-\/llvm} will help generate the host x86\+\_\+64 and the device LLVM bitcode when paired with {\ttfamily -\/-\/cuda-\/host-\/only} and {\ttfamily -\/-\/cuda-\/device-\/only} respectively. In this sample we use these commands\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{/opt/rocm/hip/bin/hipcc -\/c -\/emit-\/llvm -\/-\/cuda-\/host-\/only -\/target x86\_64-\/linux-\/gnu -\/o square\_host.bc square.cpp}
\DoxyCodeLine{/opt/rocm/hip/bin/hipcc -\/c -\/emit-\/llvm -\/-\/cuda-\/device-\/only -\/-\/offload-\/arch=gfx900 -\/-\/offload-\/arch=gfx906 square.cpp}

\end{DoxyCode}
 The device LLVM IR bitcode will be output into two separate files\+:
\begin{DoxyItemize}
\item square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.\+bc
\item square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.\+bc
\end{DoxyItemize}

You may modify {\ttfamily -\/-\/offload-\/arch} flag to build other archs and choose to enable or disable xnack and sram-\/ecc.

To transform the LLVM bitcode into human readable LLVM IR, use these commands\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{/opt/rocm/llvm/bin/llvm-\/dis square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.bc -\/o square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.ll}
\DoxyCodeLine{/opt/rocm/llvm/bin/llvm-\/dis square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.bc -\/o square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.ll}

\end{DoxyCode}


{\bfseries{Warning\+:}} We cannot ensure any compiler besides the ROCm hipcc and clang will be compatible with this process. Also, there is no guarantee that the starting IR produced with {\ttfamily -\/x cl} will run with HIP runtime. Experimenting with other compilers or starting IR will be the responsibility of the developer.\hypertarget{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md890}{}\doxysection{Modifying the LLVM IR}\label{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md890}
{\itshape {\bfseries{Warning\+: The LLVM Language Specification may change across LLVM major releases, therefore the user must make sure the modified LLVM IR conforms to the LLVM Language Specification corresponding to the used LLVM version.}}}

At this point, you may evaluate the LLVM IR and make modifications if you are familiar with the LLVM IR language. Since the LLVM IR can vary between compiler versions, the safest approach would be to use the same compiler to consume the IR as the compiler producing it. It is the responsibility of the developer to ensure the IR is valid when manually modifying it.\hypertarget{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md891}{}\doxysection{Compiling the LLVM IR into a valid HIP executable}\label{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md891}
If valid, the modified host and device IR may be compiled into a HIP executable. First, the readable IR must be compiled back in LLVM bitcode. The host IR can be compiled into an object using this command\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{/opt/rocm/llvm/bin/llvm-\/as square\_host.ll -\/o square\_host.bc}
\DoxyCodeLine{/opt/rocm/hip/bin/hipcc -\/c square\_host.bc -\/o square\_host.o}

\end{DoxyCode}


However, the device IR will require a few extra steps. The device bitcodes needs to be compiled into device objects, then offload-\/bundled into a HIP fat binary using the clang-\/offload-\/bundler, then llvm-\/mc embeds the binary inside of a host object using the MC directives provided in {\ttfamily hip\+\_\+obj\+\_\+gen.\+mcin}. The output is a host object with an embedded device object. Here are the steps for device side compilation into an object\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{/opt/rocm/hip/../llvm/bin/llvm-\/as square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.ll -\/o square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.bc}
\DoxyCodeLine{/opt/rocm/hip/../llvm/bin/llvm-\/as square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.ll -\/o square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.bc}
\DoxyCodeLine{/opt/rocm/hip/../llvm/bin/clang -\/target amdgcn-\/amd-\/amdhsa -\/mcpu=gfx900 square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.bc -\/o square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.o}
\DoxyCodeLine{/opt/rocm/hip/../llvm/bin/clang -\/target amdgcn-\/amd-\/amdhsa -\/mcpu=gfx906 square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.bc -\/o square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.o}
\DoxyCodeLine{/opt/rocm/hip/../llvm/bin/clang-\/offload-\/bundler -\/type=o -\/bundle-\/align=4096 -\/targets=host-\/x86\_64-\/unknown-\/linux,hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900,hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906 -\/inputs=/dev/null,square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx900.o,square-\/hip-\/amdgcn-\/amd-\/amdhsa-\/gfx906.o -\/outputs=offload\_bundle.hipfb}
\DoxyCodeLine{/opt/rocm/llvm/bin/llvm-\/mc hip\_obj\_gen.mcin -\/o square\_device.o -\/-\/filetype=obj}

\end{DoxyCode}


{\bfseries{Note\+:}} Using option {\ttfamily -\/bundle-\/align=4096} only works on ROCm 4.\+0 and newer compilers. Also, the architecture must match the same arch as when compiling to LLVM IR.

Finally, using the system linker, hipcc, or clang, link the host and device objects into an executable\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{/opt/rocm/hip/bin/hipcc square\_host.o square\_device.o -\/o square\_ir.out}

\end{DoxyCode}
 If you haven\textquotesingle{}t modified the GPU archs, this executable should run on both {\ttfamily gfx900} and {\ttfamily gfx906}.\hypertarget{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md892}{}\doxysection{How to build and run this sample\+:}\label{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md892}
Use these make commands to compile into LLVM IR, compile IR into executable, and execute it.
\begin{DoxyItemize}
\item To compile the HIP application into host and device LLVM IR\+: {\ttfamily make src\+\_\+to\+\_\+ir}.
\item To disassembly the LLVM IR bitcode into human readable LLVM IR\+: {\ttfamily make bc\+\_\+to\+\_\+ll}.
\item To assembly the human readable LLVM IR bitcode back into LLVM IR bitcode\+: {\ttfamily make ll\+\_\+to\+\_\+bc}.
\item To compile the LLVM IR files into an executable\+: {\ttfamily make ir\+\_\+to\+\_\+exec}.
\item To execute, run {\ttfamily ./square\+\_\+ir.out}.
\end{DoxyItemize}

{\bfseries{Note\+:}} The default arch is {\ttfamily gfx900} and {\ttfamily gfx906}, this can be modified with make argument {\ttfamily GPU\+\_\+\+ARCH1} and {\ttfamily GPU\+\_\+\+ARCH2}.\hypertarget{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md893}{}\doxysection{For More Information, please refer to the HIP FAQ.}\label{md___users_pvelesko_local__c_h_i_p__s_p_v__h_i_p_samples_2__cookbook_17_llvm_ir_to_executable__r_e_a_d_m_e_autotoc_md893}
