# Fast-transient-low-dropout-regulator
Designed and simulated a fast-transient low-dropout regulator in 45-nm CMOS using Cadence Virtuoso, achieving robust output voltage with minimal power consumption and ultra high FOM.
