//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11.03 Education
//Created Time: Fri Oct 31 23:39:46 2025

`timescale 100 ps/100 ps
module brus16_top(
	clk,
	hdmi_tx_n,
	hdmi_tx_p
);
input clk;
output [3:0] hdmi_tx_n;
output [3:0] hdmi_tx_p;
wire GND;
wire VCC;
wire batch_completed_Z;
wire [1:0] batch_counter_Z;
wire clk;
wire copy_Z;
wire copy_start_Z;
wire copy_time;
wire copy_time_43;
wire cpu_mem_dout_0_3;
wire cpu_mem_dout_0_4;
wire cpu_mem_dout_10_3;
wire cpu_mem_dout_10_4;
wire cpu_mem_dout_11_3;
wire cpu_mem_dout_11_4;
wire cpu_mem_dout_12_3;
wire cpu_mem_dout_12_4;
wire cpu_mem_dout_13_3;
wire cpu_mem_dout_13_4;
wire cpu_mem_dout_14_3;
wire cpu_mem_dout_14_4;
wire cpu_mem_dout_15_3;
wire cpu_mem_dout_15_4;
wire cpu_mem_dout_15_5;
wire cpu_mem_dout_1_3;
wire cpu_mem_dout_1_4;
wire cpu_mem_dout_2_3;
wire cpu_mem_dout_2_4;
wire cpu_mem_dout_3_3;
wire cpu_mem_dout_3_4;
wire cpu_mem_dout_4_3;
wire cpu_mem_dout_4_4;
wire cpu_mem_dout_5_3;
wire cpu_mem_dout_5_4;
wire cpu_mem_dout_6_3;
wire cpu_mem_dout_6_4;
wire cpu_mem_dout_7_3;
wire cpu_mem_dout_7_4;
wire cpu_mem_dout_8_3;
wire cpu_mem_dout_8_4;
wire cpu_mem_dout_9_3;
wire cpu_mem_dout_9_4;
wire [12:0] data_memory_read_addr_bus;
wire data_memory_read_addr_bus_0_4;
wire data_memory_read_addr_bus_10_4;
wire data_memory_read_addr_bus_11_4;
wire data_memory_read_addr_bus_12_4;
wire data_memory_read_addr_bus_1_4;
wire data_memory_read_addr_bus_2_4;
wire data_memory_read_addr_bus_3_4;
wire data_memory_read_addr_bus_4_4;
wire data_memory_read_addr_bus_5_4;
wire data_memory_read_addr_bus_6_4;
wire data_memory_read_addr_bus_7_4;
wire data_memory_read_addr_bus_8_4;
wire data_memory_read_addr_bus_9_4;
wire [15:0] data_memory_read_data_bus;
wire [12:0] data_memory_write_addr_bus;
wire [15:0] data_memory_write_data_bus;
wire data_memory_write_we_bus;
wire display_on_Z;
wire display_on_next_5;
wire [2:0] dvh;
wire [2:0] \dvh_delay[0] ;
wire [2:0] \dvh_delay[1] ;
wire [2:0] \dvh_delay[2] ;
wire [2:0] \dvh_delay[3] ;
wire [2:0] \dvh_delay[4] ;
wire enc11_0_31;
wire [15:0] gpu_data;
wire gpu_reset_Z;
wire [3:0] hdmi_tx_n;
wire [3:0] hdmi_tx_p;
wire [9:0] hpos_Z;
wire hsync_Z;
wire lock;
wire n12_0_COUT;
wire n12_1;
wire n13_1;
wire n13_2;
wire n14_1;
wire n14_2;
wire n15_1;
wire n15_2;
wire n185_1;
wire n186_1;
wire n187_1;
wire n188_1;
wire n189_1;
wire n190_1;
wire n191_1;
wire n192_1;
wire n193_1;
wire n194_1;
wire n195_1;
wire n196_1;
wire n197_1;
wire n22_3;
wire n22_4;
wire n334_6;
wire n7_6;
wire [15:0] pixel_color;
wire [12:0] program_memory_addr_bus;
wire [15:0] program_memory_data_bus;
wire [12:0] rc_controller_mem_din_addr;
wire [3:0] rect_counter_Z;
wire reset;
wire [4:0] reset_counter;
wire [15:0] rgb_reg;
wire sp_new_4_27;
wire [2:0] state_Z;
wire system_clk;
wire vga_x5;
wire [9:0] vpos_Z;
wire vsync_Z;
wire [9:0] wait_counter_Z;
wire was_reset;
wire \rPLL/clkoutp_o ;
wire \rPLL/clkoutd_o ;
wire \rPLL/clkoutd3_o ;
wire \vga_controller/hsync_next ;
wire \vga_controller/vsync_next ;
wire \vga_controller/n64_6 ;
wire \vga_controller/display_on_next ;
wire \vga_controller/n89_8 ;
wire \vga_controller/n88_7 ;
wire \vga_controller/n87_7 ;
wire \vga_controller/n86_7 ;
wire \vga_controller/n85_7 ;
wire \vga_controller/n84_7 ;
wire \vga_controller/n82_7 ;
wire \vga_controller/n81_7 ;
wire \vga_controller/n80_7 ;
wire \vga_controller/hsync_next_4 ;
wire \vga_controller/vsync_next_4 ;
wire \vga_controller/n64_7 ;
wire \vga_controller/n64_8 ;
wire \vga_controller/display_on_next_4 ;
wire \vga_controller/n89_9 ;
wire \vga_controller/n86_8 ;
wire \vga_controller/n83_8 ;
wire \vga_controller/n80_8 ;
wire \vga_controller/vsync_next_5 ;
wire \vga_controller/n89_10 ;
wire \vga_controller/n83_10 ;
wire \vga_controller/n147_5 ;
wire \vga_controller/n99_1 ;
wire \vga_controller/n99_2 ;
wire \vga_controller/n98_1 ;
wire \vga_controller/n98_2 ;
wire \vga_controller/n97_1 ;
wire \vga_controller/n97_2 ;
wire \vga_controller/n96_1 ;
wire \vga_controller/n96_2 ;
wire \vga_controller/n95_1 ;
wire \vga_controller/n95_2 ;
wire \vga_controller/n94_1 ;
wire \vga_controller/n94_2 ;
wire \vga_controller/n93_1 ;
wire \vga_controller/n93_2 ;
wire \vga_controller/n92_1 ;
wire \vga_controller/n92_2 ;
wire \vga_controller/n91_1 ;
wire \vga_controller/n91_0_COUT ;
wire \vga_controller/n100_6 ;
wire \cpu/write_to_rstack ;
wire \cpu/sp_new_4_22 ;
wire \cpu/pc_new_11_26 ;
wire \cpu/pc_new_9_24 ;
wire \cpu/pc_new_8_24 ;
wire \cpu/pc_new_6_24 ;
wire \cpu/pc_new_5_24 ;
wire \cpu/pc_new_3_24 ;
wire \cpu/pc_new_2_24 ;
wire \cpu/pc_new_0_25 ;
wire \cpu/sp_new_4_26 ;
wire \cpu/sp_new_3_24 ;
wire \cpu/sp_new_2_24 ;
wire \cpu/sp_new_1_24 ;
wire \cpu/sp_new_0_26 ;
wire \cpu/pc_new_12_24 ;
wire \cpu/stack_top_new_8_11 ;
wire \cpu/stack_top_new_7_11 ;
wire \cpu/stack_top_new_6_11 ;
wire \cpu/stack_top_new_5_11 ;
wire \cpu/stack_top_new_4_11 ;
wire \cpu/stack_top_new_3_11 ;
wire \cpu/stack_top_new_2_11 ;
wire \cpu/stack_top_new_1_11 ;
wire \cpu/stack_top_new_0_11 ;
wire \cpu/rsp_new_3_20 ;
wire \cpu/rsp_new_2_20 ;
wire \cpu/rsp_new_1_20 ;
wire \cpu/rsp_new_0_22 ;
wire \cpu/alu_y_15_4 ;
wire \cpu/alu_y_5_4 ;
wire \cpu/alu_y_3_4 ;
wire \cpu/alu_y_2_4 ;
wire \cpu/n508_10 ;
wire \cpu/sp_new_4_28 ;
wire \cpu/rsp_new_2_21 ;
wire \cpu/sp_new_0_27 ;
wire \cpu/stack_top_new_15_11 ;
wire \cpu/stack_top_new_15_12 ;
wire \cpu/stack_top_new_15_14 ;
wire \cpu/stack_top_new_14_11 ;
wire \cpu/stack_top_new_14_12 ;
wire \cpu/stack_top_new_13_11 ;
wire \cpu/stack_top_new_13_12 ;
wire \cpu/stack_top_new_13_13 ;
wire \cpu/stack_top_new_12_11 ;
wire \cpu/stack_top_new_12_12 ;
wire \cpu/stack_top_new_11_11 ;
wire \cpu/stack_top_new_11_12 ;
wire \cpu/stack_top_new_10_11 ;
wire \cpu/stack_top_new_10_12 ;
wire \cpu/stack_top_new_9_11 ;
wire \cpu/stack_top_new_9_12 ;
wire \cpu/pc_new_11_28 ;
wire \cpu/pc_new_10_25 ;
wire \cpu/pc_new_9_25 ;
wire \cpu/pc_new_8_25 ;
wire \cpu/pc_new_7_25 ;
wire \cpu/pc_new_6_25 ;
wire \cpu/pc_new_5_25 ;
wire \cpu/pc_new_4_25 ;
wire \cpu/pc_new_3_25 ;
wire \cpu/pc_new_2_25 ;
wire \cpu/pc_new_1_25 ;
wire \cpu/pc_new_0_26 ;
wire \cpu/sp_new_4_31 ;
wire \cpu/sp_new_4_32 ;
wire \cpu/sp_new_4_33 ;
wire \cpu/sp_new_3_25 ;
wire \cpu/sp_new_3_26 ;
wire \cpu/sp_new_2_25 ;
wire \cpu/sp_new_2_26 ;
wire \cpu/sp_new_2_27 ;
wire \cpu/sp_new_1_25 ;
wire \cpu/sp_new_1_26 ;
wire \cpu/sp_new_1_27 ;
wire \cpu/sp_new_0_28 ;
wire \cpu/fp_new_12_16 ;
wire \cpu/fp_new_11_12 ;
wire \cpu/fp_new_10_12 ;
wire \cpu/fp_new_9_12 ;
wire \cpu/fp_new_8_12 ;
wire \cpu/fp_new_7_12 ;
wire \cpu/fp_new_6_12 ;
wire \cpu/fp_new_5_12 ;
wire \cpu/fp_new_4_12 ;
wire \cpu/fp_new_3_12 ;
wire \cpu/fp_new_2_12 ;
wire \cpu/fp_new_1_12 ;
wire \cpu/fp_new_0_12 ;
wire \cpu/pc_new_12_25 ;
wire \cpu/stack_top_new_8_12 ;
wire \cpu/stack_top_new_8_13 ;
wire \cpu/stack_top_new_7_12 ;
wire \cpu/stack_top_new_7_13 ;
wire \cpu/stack_top_new_6_12 ;
wire \cpu/stack_top_new_6_13 ;
wire \cpu/stack_top_new_5_12 ;
wire \cpu/stack_top_new_5_13 ;
wire \cpu/stack_top_new_4_12 ;
wire \cpu/stack_top_new_4_13 ;
wire \cpu/stack_top_new_3_12 ;
wire \cpu/stack_top_new_3_13 ;
wire \cpu/stack_top_new_2_12 ;
wire \cpu/stack_top_new_2_13 ;
wire \cpu/stack_top_new_1_12 ;
wire \cpu/stack_top_new_1_13 ;
wire \cpu/stack_top_new_0_12 ;
wire \cpu/stack_top_new_0_13 ;
wire \cpu/rsp_new_3_21 ;
wire \cpu/rsp_new_3_22 ;
wire \cpu/rsp_new_2_22 ;
wire \cpu/pc_plus_1_4_8 ;
wire \cpu/pc_plus_1_7_8 ;
wire \cpu/pc_plus_1_10_8 ;
wire \cpu/sp_minus_1_2_12 ;
wire \cpu/sp_minus_1_3_12 ;
wire \cpu/n685_10 ;
wire \cpu/n685_11 ;
wire \cpu/n508_11 ;
wire \cpu/sp_new_4_34 ;
wire \cpu/sp_new_4_35 ;
wire \cpu/fp_new_12_17 ;
wire \cpu/fp_new_12_18 ;
wire \cpu/stack_top_new_15_15 ;
wire \cpu/stack_top_new_15_16 ;
wire \cpu/stack_top_new_15_17 ;
wire \cpu/stack_top_new_15_18 ;
wire \cpu/stack_top_new_15_19 ;
wire \cpu/stack_top_new_15_20 ;
wire \cpu/stack_top_new_15_21 ;
wire \cpu/stack_top_new_15_22 ;
wire \cpu/stack_top_new_14_13 ;
wire \cpu/stack_top_new_14_14 ;
wire \cpu/stack_top_new_14_15 ;
wire \cpu/stack_top_new_13_14 ;
wire \cpu/stack_top_new_13_16 ;
wire \cpu/stack_top_new_13_17 ;
wire \cpu/stack_top_new_13_18 ;
wire \cpu/stack_top_new_13_19 ;
wire \cpu/stack_top_new_13_20 ;
wire \cpu/stack_top_new_12_13 ;
wire \cpu/stack_top_new_12_14 ;
wire \cpu/stack_top_new_12_15 ;
wire \cpu/stack_top_new_12_16 ;
wire \cpu/stack_top_new_12_17 ;
wire \cpu/stack_top_new_11_13 ;
wire \cpu/stack_top_new_11_14 ;
wire \cpu/stack_top_new_11_15 ;
wire \cpu/stack_top_new_10_13 ;
wire \cpu/stack_top_new_10_14 ;
wire \cpu/stack_top_new_10_15 ;
wire \cpu/stack_top_new_10_16 ;
wire \cpu/stack_top_new_9_13 ;
wire \cpu/stack_top_new_9_14 ;
wire \cpu/stack_top_new_9_15 ;
wire \cpu/stack_top_new_9_16 ;
wire \cpu/pc_new_11_29 ;
wire \cpu/sp_new_4_37 ;
wire \cpu/sp_new_4_38 ;
wire \cpu/sp_new_4_39 ;
wire \cpu/sp_new_3_27 ;
wire \cpu/sp_new_3_28 ;
wire \cpu/sp_new_2_28 ;
wire \cpu/stack_top_new_8_14 ;
wire \cpu/stack_top_new_8_15 ;
wire \cpu/stack_top_new_7_14 ;
wire \cpu/stack_top_new_6_14 ;
wire \cpu/stack_top_new_6_15 ;
wire \cpu/stack_top_new_6_16 ;
wire \cpu/stack_top_new_6_17 ;
wire \cpu/stack_top_new_6_18 ;
wire \cpu/stack_top_new_5_14 ;
wire \cpu/stack_top_new_5_15 ;
wire \cpu/stack_top_new_5_16 ;
wire \cpu/stack_top_new_5_17 ;
wire \cpu/stack_top_new_4_15 ;
wire \cpu/stack_top_new_4_16 ;
wire \cpu/stack_top_new_2_14 ;
wire \cpu/stack_top_new_2_15 ;
wire \cpu/stack_top_new_1_14 ;
wire \cpu/stack_top_new_1_15 ;
wire \cpu/stack_top_new_1_16 ;
wire \cpu/stack_top_new_1_17 ;
wire \cpu/stack_top_new_0_14 ;
wire \cpu/stack_top_new_0_16 ;
wire \cpu/sp_new_4_40 ;
wire \cpu/stack_top_new_15_24 ;
wire \cpu/stack_top_new_15_25 ;
wire \cpu/stack_top_new_15_26 ;
wire \cpu/stack_top_new_15_27 ;
wire \cpu/stack_top_new_15_28 ;
wire \cpu/stack_top_new_15_30 ;
wire \cpu/stack_top_new_15_31 ;
wire \cpu/stack_top_new_15_32 ;
wire \cpu/stack_top_new_15_33 ;
wire \cpu/stack_top_new_15_34 ;
wire \cpu/stack_top_new_15_35 ;
wire \cpu/stack_top_new_15_36 ;
wire \cpu/stack_top_new_15_37 ;
wire \cpu/stack_top_new_15_38 ;
wire \cpu/stack_top_new_15_39 ;
wire \cpu/stack_top_new_14_18 ;
wire \cpu/stack_top_new_14_19 ;
wire \cpu/stack_top_new_14_20 ;
wire \cpu/stack_top_new_14_21 ;
wire \cpu/stack_top_new_13_21 ;
wire \cpu/stack_top_new_13_22 ;
wire \cpu/stack_top_new_13_23 ;
wire \cpu/stack_top_new_13_24 ;
wire \cpu/stack_top_new_13_25 ;
wire \cpu/stack_top_new_13_27 ;
wire \cpu/stack_top_new_13_28 ;
wire \cpu/stack_top_new_12_18 ;
wire \cpu/stack_top_new_12_20 ;
wire \cpu/stack_top_new_12_22 ;
wire \cpu/stack_top_new_12_23 ;
wire \cpu/stack_top_new_11_16 ;
wire \cpu/stack_top_new_11_17 ;
wire \cpu/stack_top_new_11_18 ;
wire \cpu/stack_top_new_11_19 ;
wire \cpu/stack_top_new_11_20 ;
wire \cpu/stack_top_new_10_17 ;
wire \cpu/stack_top_new_10_18 ;
wire \cpu/stack_top_new_10_19 ;
wire \cpu/stack_top_new_10_20 ;
wire \cpu/stack_top_new_9_17 ;
wire \cpu/stack_top_new_9_18 ;
wire \cpu/stack_top_new_9_19 ;
wire \cpu/pc_new_11_32 ;
wire \cpu/stack_top_new_8_16 ;
wire \cpu/stack_top_new_8_17 ;
wire \cpu/stack_top_new_8_18 ;
wire \cpu/stack_top_new_7_15 ;
wire \cpu/stack_top_new_7_16 ;
wire \cpu/stack_top_new_7_17 ;
wire \cpu/stack_top_new_6_19 ;
wire \cpu/stack_top_new_6_21 ;
wire \cpu/stack_top_new_6_22 ;
wire \cpu/stack_top_new_6_23 ;
wire \cpu/stack_top_new_5_18 ;
wire \cpu/stack_top_new_5_19 ;
wire \cpu/stack_top_new_5_20 ;
wire \cpu/stack_top_new_4_17 ;
wire \cpu/stack_top_new_4_18 ;
wire \cpu/stack_top_new_4_19 ;
wire \cpu/stack_top_new_3_15 ;
wire \cpu/stack_top_new_3_16 ;
wire \cpu/stack_top_new_2_16 ;
wire \cpu/stack_top_new_2_17 ;
wire \cpu/stack_top_new_1_18 ;
wire \cpu/stack_top_new_1_19 ;
wire \cpu/stack_top_new_1_20 ;
wire \cpu/stack_top_new_0_17 ;
wire \cpu/stack_top_new_0_18 ;
wire \cpu/stack_top_new_0_19 ;
wire \cpu/stack_top_new_15_42 ;
wire \cpu/stack_top_new_15_44 ;
wire \cpu/stack_top_new_15_45 ;
wire \cpu/stack_top_new_15_46 ;
wire \cpu/stack_top_new_15_47 ;
wire \cpu/stack_top_new_15_48 ;
wire \cpu/stack_top_new_15_49 ;
wire \cpu/stack_top_new_15_50 ;
wire \cpu/stack_top_new_15_51 ;
wire \cpu/stack_top_new_15_52 ;
wire \cpu/stack_top_new_15_53 ;
wire \cpu/stack_top_new_15_55 ;
wire \cpu/stack_top_new_15_56 ;
wire \cpu/stack_top_new_15_57 ;
wire \cpu/stack_top_new_15_58 ;
wire \cpu/stack_top_new_12_24 ;
wire \cpu/stack_top_new_12_25 ;
wire \cpu/stack_top_new_11_21 ;
wire \cpu/stack_top_new_11_22 ;
wire \cpu/stack_top_new_10_21 ;
wire \cpu/stack_top_new_9_20 ;
wire \cpu/pc_new_11_33 ;
wire \cpu/stack_top_new_8_19 ;
wire \cpu/stack_top_new_8_20 ;
wire \cpu/stack_top_new_8_21 ;
wire \cpu/stack_top_new_8_22 ;
wire \cpu/stack_top_new_7_18 ;
wire \cpu/stack_top_new_7_19 ;
wire \cpu/stack_top_new_7_20 ;
wire \cpu/stack_top_new_7_21 ;
wire \cpu/stack_top_new_6_24 ;
wire \cpu/stack_top_new_6_25 ;
wire \cpu/stack_top_new_5_21 ;
wire \cpu/stack_top_new_4_20 ;
wire \cpu/stack_top_new_3_17 ;
wire \cpu/stack_top_new_3_18 ;
wire \cpu/stack_top_new_3_19 ;
wire \cpu/stack_top_new_2_18 ;
wire \cpu/stack_top_new_2_19 ;
wire \cpu/stack_top_new_2_20 ;
wire \cpu/stack_top_new_1_21 ;
wire \cpu/stack_top_new_0_20 ;
wire \cpu/stack_top_new_15_59 ;
wire \cpu/stack_top_new_15_60 ;
wire \cpu/stack_top_new_15_61 ;
wire \cpu/stack_top_new_15_62 ;
wire \cpu/stack_top_new_15_63 ;
wire \cpu/stack_top_new_15_64 ;
wire \cpu/stack_top_new_15_65 ;
wire \cpu/stack_top_new_15_66 ;
wire \cpu/stack_top_new_15_67 ;
wire \cpu/stack_top_new_15_68 ;
wire \cpu/stack_top_new_15_69 ;
wire \cpu/stack_top_new_15_70 ;
wire \cpu/stack_top_new_15_71 ;
wire \cpu/stack_top_new_15_72 ;
wire \cpu/stack_top_new_15_73 ;
wire \cpu/stack_top_new_15_74 ;
wire \cpu/stack_top_new_15_77 ;
wire \cpu/stack_top_new_15_78 ;
wire \cpu/stack_top_new_15_79 ;
wire \cpu/pc_new_11_34 ;
wire \cpu/pc_new_11_35 ;
wire \cpu/stack_top_new_8_23 ;
wire \cpu/stack_top_new_7_22 ;
wire \cpu/stack_top_new_3_20 ;
wire \cpu/stack_top_new_2_21 ;
wire \cpu/stack_top_new_2_22 ;
wire \cpu/stack_top_new_15_80 ;
wire \cpu/stack_top_new_15_81 ;
wire \cpu/stack_top_new_15_82 ;
wire \cpu/stack_top_new_15_83 ;
wire \cpu/stack_top_new_15_84 ;
wire \cpu/stack_top_new_15_85 ;
wire \cpu/stack_top_new_15_86 ;
wire \cpu/stack_top_new_15_87 ;
wire \cpu/stack_top_new_15_88 ;
wire \cpu/stack_top_new_15_89 ;
wire \cpu/stack_top_new_15_91 ;
wire \cpu/stack_top_new_15_92 ;
wire \cpu/stack_top_new_15_93 ;
wire \cpu/stack_top_new_15_94 ;
wire \cpu/stack_top_new_15_95 ;
wire \cpu/stack_top_new_15_96 ;
wire \cpu/stack_top_new_15_97 ;
wire \cpu/stack_top_new_15_98 ;
wire \cpu/stack_top_new_15_99 ;
wire \cpu/pc_new_10_27 ;
wire \cpu/pc_new_1_27 ;
wire \cpu/pc_new_4_27 ;
wire \cpu/pc_new_7_27 ;
wire \cpu/sp_minus_1_4_12 ;
wire \cpu/stack_top_new_0_22 ;
wire \cpu/stack_top_new_4_22 ;
wire \cpu/stack_top_new_15_101 ;
wire \cpu/pc_new_11_37 ;
wire \cpu/pc_new_11_39 ;
wire \cpu/pc_new_11_41 ;
wire \cpu/pc_new_11_43 ;
wire \cpu/stack_top_new_15_103 ;
wire \cpu/stack_top_new_15_105 ;
wire \cpu/stack_top_new_15_107 ;
wire \cpu/stack_top_new_12_27 ;
wire \cpu/stack_top_new_12_29 ;
wire \cpu/stack_top_new_13_30 ;
wire \cpu/stack_top_new_15_109 ;
wire \cpu/stack_top_new_13_32 ;
wire \cpu/stack_top_new_15_111 ;
wire \cpu/sp_new_4_42 ;
wire \cpu/fp_new_0_14 ;
wire \cpu/fp_new_1_14 ;
wire \cpu/fp_new_2_14 ;
wire \cpu/fp_new_3_14 ;
wire \cpu/fp_new_4_14 ;
wire \cpu/fp_new_5_14 ;
wire \cpu/fp_new_6_14 ;
wire \cpu/fp_new_7_14 ;
wire \cpu/fp_new_8_14 ;
wire \cpu/fp_new_9_14 ;
wire \cpu/fp_new_10_14 ;
wire \cpu/fp_new_11_14 ;
wire \cpu/fp_new_12_20 ;
wire \cpu/fp_new_12_22 ;
wire \cpu/stack_top_new_14_24 ;
wire \cpu/stack_top_new_15_113 ;
wire \cpu/sp_new_4_44 ;
wire \cpu/stack_top_new_15_115 ;
wire \cpu/stack_top_new_14_26 ;
wire \cpu/n508_13 ;
wire \cpu/stack_top_new_6_27 ;
wire \cpu/n685_16 ;
wire \cpu/stack_top_new_15_117 ;
wire \cpu/fp_new_12_24 ;
wire \cpu/write_to_rstack_8 ;
wire \cpu/n685_19 ;
wire \cpu/n685_23 ;
wire \cpu/sp_new_4_46 ;
wire \cpu/stack_top_new_3_22 ;
wire \cpu/stack_top_new_14_28 ;
wire \cpu/wait_flag ;
wire \cpu/n197_2 ;
wire \cpu/n196_2 ;
wire \cpu/n195_2 ;
wire \cpu/n194_2 ;
wire \cpu/n193_2 ;
wire \cpu/n192_2 ;
wire \cpu/n191_2 ;
wire \cpu/n190_2 ;
wire \cpu/n189_2 ;
wire \cpu/n188_2 ;
wire \cpu/n187_2 ;
wire \cpu/n186_2 ;
wire \cpu/n185_0_COUT ;
wire \cpu/n408_2 ;
wire \cpu/n408_3 ;
wire \cpu/n407_2 ;
wire \cpu/n407_3 ;
wire \cpu/n406_2 ;
wire \cpu/n406_3 ;
wire \cpu/n405_2 ;
wire \cpu/n405_3 ;
wire \cpu/n404_2 ;
wire \cpu/n404_3 ;
wire \cpu/n403_2 ;
wire \cpu/n403_3 ;
wire \cpu/n402_2 ;
wire \cpu/n402_3 ;
wire \cpu/n401_2 ;
wire \cpu/n401_3 ;
wire \cpu/n400_2 ;
wire \cpu/n400_3 ;
wire \cpu/n399_2 ;
wire \cpu/n399_3 ;
wire \cpu/n398_2 ;
wire \cpu/n398_3 ;
wire \cpu/n397_2 ;
wire \cpu/n397_3 ;
wire \cpu/n396_2 ;
wire \cpu/n396_0_COUT ;
wire \cpu/pc_plus_1_0_10 ;
wire \cpu/data_42 ;
wire \cpu/data_43 ;
wire \cpu/data_44 ;
wire \cpu/data_45 ;
wire \cpu/data_46 ;
wire \cpu/data_47 ;
wire \cpu/data_48 ;
wire \cpu/data_49 ;
wire \cpu/data_50 ;
wire \cpu/data_51 ;
wire \cpu/data_52 ;
wire \cpu/data_53 ;
wire \cpu/data_54 ;
wire \cpu/data_55 ;
wire \cpu/data_56 ;
wire \cpu/data_57 ;
wire \cpu/data_58 ;
wire \cpu/data_59 ;
wire \cpu/data_60 ;
wire \cpu/data_61 ;
wire \cpu/data_62 ;
wire \cpu/data_63 ;
wire \cpu/data_64 ;
wire \cpu/data_65 ;
wire \cpu/data_66 ;
wire \cpu/data_67 ;
wire \cpu/data_68 ;
wire \cpu/data_69 ;
wire \cpu/data_70 ;
wire \cpu/data_71 ;
wire \cpu/data_72 ;
wire \cpu/data_73 ;
wire \cpu/data_114 ;
wire \cpu/data_115 ;
wire \cpu/data_116 ;
wire \cpu/data_117 ;
wire \cpu/data_118 ;
wire \cpu/data_119 ;
wire \cpu/data_120 ;
wire \cpu/data_121 ;
wire \cpu/data_122 ;
wire \cpu/data_123 ;
wire \cpu/data_124 ;
wire \cpu/data_125 ;
wire \cpu/data_126 ;
wire \cpu/data_127 ;
wire \cpu/data_128 ;
wire \cpu/data_129 ;
wire \cpu/data_130 ;
wire \cpu/data_131 ;
wire \cpu/data_132 ;
wire \cpu/data_133 ;
wire \cpu/data_134 ;
wire \cpu/data_135 ;
wire \cpu/data_136 ;
wire \cpu/data_137 ;
wire \cpu/data_138 ;
wire \cpu/data_139 ;
wire \cpu/data_140 ;
wire \cpu/data_141 ;
wire \cpu/data_142 ;
wire \cpu/data_143 ;
wire \cpu/data_144 ;
wire \cpu/data_145 ;
wire \cpu/n85_2 ;
wire \cpu/n84_2 ;
wire \cpu/n83_2 ;
wire \cpu/n82_2 ;
wire \cpu/n81_2 ;
wire \cpu/n80_2 ;
wire \cpu/n79_2 ;
wire \cpu/n78_2 ;
wire \cpu/n77_2 ;
wire \cpu/n76_2 ;
wire \cpu/n75_2 ;
wire \cpu/n74_2 ;
wire \cpu/n73_2 ;
wire \cpu/n72_2 ;
wire \cpu/n71_2 ;
wire \cpu/n70_2 ;
wire \cpu/n20_5 ;
wire \cpu/n19_5 ;
wire \cpu/n18_5 ;
wire \cpu/n17_5 ;
wire \cpu/n16_5 ;
wire \cpu/n15_5 ;
wire \cpu/n14_5 ;
wire \cpu/n13_5 ;
wire \cpu/n12_5 ;
wire \cpu/n11_5 ;
wire \cpu/n10_5 ;
wire \cpu/n9_5 ;
wire \cpu/n8_5 ;
wire \cpu/n7_5 ;
wire \cpu/n6_5 ;
wire \cpu/n5_5 ;
wire \cpu/n53_2 ;
wire \cpu/n52_2 ;
wire \cpu/n51_2 ;
wire \cpu/n50_2 ;
wire \cpu/n49_2 ;
wire \cpu/n48_6 ;
wire \cpu/n47_6 ;
wire \cpu/n46_6 ;
wire \cpu/n45_6 ;
wire \cpu/n44_6 ;
wire \cpu/n43_6 ;
wire \cpu/n42_6 ;
wire \cpu/n41_6 ;
wire \cpu/n40_6 ;
wire \cpu/n39_6 ;
wire \cpu/n38_6 ;
wire \cpu/n133_3 ;
wire \cpu/n266_2 ;
wire \cpu/n17_11 ;
wire \cpu/n29_9 ;
wire \cpu/n15_8 ;
wire \cpu/n18_8 ;
wire \cpu/n28_9 ;
wire \cpu/n14_8 ;
wire \cpu/n19_8 ;
wire \cpu/n27_9 ;
wire \cpu/n20_8 ;
wire \cpu/n26_9 ;
wire \cpu/n21_9 ;
wire \cpu/n25_9 ;
wire \cpu/n22_9 ;
wire \cpu/n24_9 ;
wire \cpu/n23_9 ;
wire \cpu/n23_11 ;
wire \cpu/n24_11 ;
wire \cpu/n22_11 ;
wire \cpu/n25_11 ;
wire \cpu/n21_11 ;
wire \cpu/n26_11 ;
wire \cpu/n20_10 ;
wire \cpu/n27_11 ;
wire \cpu/n19_10 ;
wire \cpu/n28_11 ;
wire \cpu/n14_10 ;
wire \cpu/n18_10 ;
wire \cpu/n29_11 ;
wire \cpu/n15_10 ;
wire \cpu/n17_10 ;
wire [15:0] \cpu/cpu_mem_dout ;
wire [15:0] \cpu/alu_y ;
wire [3:0] \cpu/rsp_new ;
wire [4:0] \cpu/sp_new ;
wire [15:9] \cpu/stack_top_new ;
wire [12:1] \cpu/pc_plus_1 ;
wire [8:0] \cpu/instr ;
wire [4:0] \cpu/sp_minus_1 ;
wire [12:0] \cpu/pc ;
wire [4:0] \cpu/sp ;
wire [3:0] \cpu/rsp ;
wire [12:0] \cpu/fp ;
wire [12:0] \cpu/rstack_top ;
wire \cpu/stack/data_149 ;
wire \cpu/stack/data_151 ;
wire [3:1] \cpu/rstack/DO ;
wire \cpu/alu/n17_12 ;
wire \cpu/alu/n17_13 ;
wire \cpu/alu/n29_12 ;
wire \cpu/alu/n18_11 ;
wire \cpu/alu/n18_12 ;
wire \cpu/alu/n28_12 ;
wire \cpu/alu/n19_11 ;
wire \cpu/alu/n27_12 ;
wire \cpu/alu/n20_11 ;
wire \cpu/alu/n26_12 ;
wire \cpu/alu/n21_12 ;
wire \cpu/alu/n25_12 ;
wire \cpu/alu/n22_12 ;
wire \cpu/alu/n24_12 ;
wire \cpu/alu/n23_12 ;
wire \cpu/alu/n23_13 ;
wire \cpu/alu/n24_13 ;
wire \cpu/alu/n22_13 ;
wire \cpu/alu/n25_13 ;
wire \cpu/alu/n21_13 ;
wire \cpu/alu/n26_13 ;
wire \cpu/alu/n20_12 ;
wire \cpu/alu/n27_13 ;
wire \cpu/alu/n19_12 ;
wire \cpu/alu/n18_13 ;
wire \cpu/alu/n17_14 ;
wire \cpu/alu/n20_6 ;
wire \cpu/alu/n19_6 ;
wire \cpu/alu/n18_6 ;
wire \cpu/alu/n17_6 ;
wire \cpu/alu/n16_6 ;
wire \cpu/alu/n15_6 ;
wire \cpu/alu/n14_6 ;
wire \cpu/alu/n13_6 ;
wire \cpu/alu/n12_6 ;
wire \cpu/alu/n11_6 ;
wire \cpu/alu/n10_6 ;
wire \cpu/alu/n9_6 ;
wire \cpu/alu/n8_6 ;
wire \cpu/alu/n7_6 ;
wire \cpu/alu/n6_6 ;
wire \cpu/alu/n5_2_COUT ;
wire \cpu/alu/n53_3 ;
wire \cpu/alu/n52_3 ;
wire \cpu/alu/n51_3 ;
wire \cpu/alu/n50_3 ;
wire \cpu/alu/n49_3 ;
wire \cpu/alu/n48_7 ;
wire \cpu/alu/n47_7 ;
wire \cpu/alu/n46_7 ;
wire \cpu/alu/n45_7 ;
wire \cpu/alu/n44_7 ;
wire \cpu/alu/n43_7 ;
wire \cpu/alu/n42_7 ;
wire \cpu/alu/n41_7 ;
wire \cpu/alu/n40_7 ;
wire \cpu/alu/n39_7 ;
wire \cpu/alu/n38_2_COUT ;
wire \cpu/alu/n118_1_SUM ;
wire \cpu/alu/n118_3 ;
wire \cpu/alu/n119_1_SUM ;
wire \cpu/alu/n119_3 ;
wire \cpu/alu/n120_1_SUM ;
wire \cpu/alu/n120_3 ;
wire \cpu/alu/n121_1_SUM ;
wire \cpu/alu/n121_3 ;
wire \cpu/alu/n122_1_SUM ;
wire \cpu/alu/n122_3 ;
wire \cpu/alu/n123_1_SUM ;
wire \cpu/alu/n123_3 ;
wire \cpu/alu/n124_1_SUM ;
wire \cpu/alu/n124_3 ;
wire \cpu/alu/n125_1_SUM ;
wire \cpu/alu/n125_3 ;
wire \cpu/alu/n126_1_SUM ;
wire \cpu/alu/n126_3 ;
wire \cpu/alu/n127_1_SUM ;
wire \cpu/alu/n127_3 ;
wire \cpu/alu/n128_1_SUM ;
wire \cpu/alu/n128_3 ;
wire \cpu/alu/n129_1_SUM ;
wire \cpu/alu/n129_3 ;
wire \cpu/alu/n130_1_SUM ;
wire \cpu/alu/n130_3 ;
wire \cpu/alu/n131_1_SUM ;
wire \cpu/alu/n131_3 ;
wire \cpu/alu/n132_1_SUM ;
wire \cpu/alu/n132_3 ;
wire \cpu/alu/n133_1_SUM ;
wire \cpu/alu/n118_2_SUM ;
wire \cpu/alu/n118_5 ;
wire \cpu/alu/n119_2_SUM ;
wire \cpu/alu/n119_5 ;
wire \cpu/alu/n120_2_SUM ;
wire \cpu/alu/n120_5 ;
wire \cpu/alu/n121_2_SUM ;
wire \cpu/alu/n121_5 ;
wire \cpu/alu/n122_2_SUM ;
wire \cpu/alu/n122_5 ;
wire \cpu/alu/n123_2_SUM ;
wire \cpu/alu/n123_5 ;
wire \cpu/alu/n124_2_SUM ;
wire \cpu/alu/n124_5 ;
wire \cpu/alu/n125_2_SUM ;
wire \cpu/alu/n125_5 ;
wire \cpu/alu/n126_2_SUM ;
wire \cpu/alu/n126_5 ;
wire \cpu/alu/n127_2_SUM ;
wire \cpu/alu/n127_5 ;
wire \cpu/alu/n128_2_SUM ;
wire \cpu/alu/n128_5 ;
wire \cpu/alu/n129_2_SUM ;
wire \cpu/alu/n129_5 ;
wire \cpu/alu/n130_2_SUM ;
wire \cpu/alu/n130_5 ;
wire \cpu/alu/n131_2_SUM ;
wire \cpu/alu/n131_5 ;
wire \cpu/alu/n132_2_SUM ;
wire \cpu/alu/n132_5 ;
wire \cpu/alu/n133_3_SUM ;
wire [35:16] \cpu/alu/DOUT ;
wire [17:0] \cpu/alu/SOA ;
wire [17:0] \cpu/alu/SOB ;
wire \copy_controller/n315_3 ;
wire \copy_controller/n321_3 ;
wire \copy_controller/buffer_reg_new_15_11 ;
wire \copy_controller/state_new_0_19 ;
wire \copy_controller/state_new_2_18 ;
wire \copy_controller/state_new_1_16 ;
wire \copy_controller/buffer_reg_new_15_13 ;
wire \copy_controller/buffer_reg_new_14_11 ;
wire \copy_controller/buffer_reg_new_13_11 ;
wire \copy_controller/buffer_reg_new_12_11 ;
wire \copy_controller/buffer_reg_new_11_11 ;
wire \copy_controller/buffer_reg_new_10_11 ;
wire \copy_controller/buffer_reg_new_9_11 ;
wire \copy_controller/buffer_reg_new_8_11 ;
wire \copy_controller/buffer_reg_new_7_11 ;
wire \copy_controller/buffer_reg_new_6_11 ;
wire \copy_controller/buffer_reg_new_5_11 ;
wire \copy_controller/buffer_reg_new_4_11 ;
wire \copy_controller/buffer_reg_new_3_11 ;
wire \copy_controller/buffer_reg_new_2_11 ;
wire \copy_controller/buffer_reg_new_1_11 ;
wire \copy_controller/buffer_reg_new_0_11 ;
wire \copy_controller/rect_counter_new_3_13 ;
wire \copy_controller/rect_counter_new_2_10 ;
wire \copy_controller/rect_counter_new_1_10 ;
wire \copy_controller/state_new_0_21 ;
wire \copy_controller/n138_9 ;
wire \copy_controller/localstate_new_1_5 ;
wire \copy_controller/n709_6 ;
wire \copy_controller/dout_reg_new_9_4 ;
wire \copy_controller/dout_reg_new_9_5 ;
wire \copy_controller/dout_reg_new_9_6 ;
wire \copy_controller/dout_reg_new_7_4 ;
wire \copy_controller/addr_12_7 ;
wire \copy_controller/addr_12_8 ;
wire \copy_controller/buffer_reg_new_15_14 ;
wire \copy_controller/rect_counter_new_3_14 ;
wire \copy_controller/addr_sm_right_1_10 ;
wire \copy_controller/addr_sm_right_0_11 ;
wire \copy_controller/addr_sm_right_0_12 ;
wire \copy_controller/addr_sm_right_0_13 ;
wire \copy_controller/buffer_reg_new_15_15 ;
wire \copy_controller/buffer_reg_new_15_16 ;
wire \copy_controller/buffer_reg_new_14_12 ;
wire \copy_controller/buffer_reg_new_13_12 ;
wire \copy_controller/buffer_reg_new_12_12 ;
wire \copy_controller/buffer_reg_new_11_12 ;
wire \copy_controller/buffer_reg_new_10_12 ;
wire \copy_controller/buffer_reg_new_9_12 ;
wire \copy_controller/buffer_reg_new_8_12 ;
wire \copy_controller/buffer_reg_new_7_12 ;
wire \copy_controller/buffer_reg_new_6_12 ;
wire \copy_controller/buffer_reg_new_5_12 ;
wire \copy_controller/buffer_reg_new_4_12 ;
wire \copy_controller/buffer_reg_new_3_12 ;
wire \copy_controller/buffer_reg_new_2_12 ;
wire \copy_controller/buffer_reg_new_1_12 ;
wire \copy_controller/buffer_reg_new_0_12 ;
wire \copy_controller/rect_counter_new_3_15 ;
wire \copy_controller/rect_counter_new_2_11 ;
wire \copy_controller/wait_complete_36 ;
wire \copy_controller/addr_sm_right_2_12 ;
wire \copy_controller/wait_counter_new_3_7 ;
wire \copy_controller/wait_counter_new_4_7 ;
wire \copy_controller/wait_counter_new_6_7 ;
wire \copy_controller/wait_counter_new_7_7 ;
wire \copy_controller/wait_counter_new_9_7 ;
wire \copy_controller/dout_reg_new_7_5 ;
wire \copy_controller/dout_reg_new_7_6 ;
wire \copy_controller/addr_sm_right_1_11 ;
wire \copy_controller/addr_sm_right_0_14 ;
wire \copy_controller/buffer_reg_new_15_17 ;
wire \copy_controller/wait_complete_37 ;
wire \copy_controller/wait_complete_38 ;
wire \copy_controller/dout_reg_new_7_7 ;
wire \copy_controller/wait_complete_39 ;
wire \copy_controller/dout_reg_new_8_7 ;
wire \copy_controller/dout_reg_new_8_9 ;
wire \copy_controller/state_new_2_21 ;
wire \copy_controller/addr_12_10 ;
wire \copy_controller/addr_sm_right_2_14 ;
wire \copy_controller/n134_10 ;
wire \copy_controller/n709_8 ;
wire \copy_controller/n135_9 ;
wire \copy_controller/n134_12 ;
wire \copy_controller/n194_8 ;
wire \copy_controller/n195_8 ;
wire \copy_controller/n196_8 ;
wire \copy_controller/n197_8 ;
wire \copy_controller/n199_8 ;
wire \copy_controller/n198_9 ;
wire \copy_controller/n200_9 ;
wire \copy_controller/n201_9 ;
wire \copy_controller/n202_9 ;
wire \copy_controller/n203_9 ;
wire \copy_controller/n204_9 ;
wire \copy_controller/n205_9 ;
wire \copy_controller/n206_9 ;
wire \copy_controller/n139_11 ;
wire \copy_controller/wait_complete ;
wire \copy_controller/rect_counter_new_0_16 ;
wire \copy_controller/rect_counter_new_3_19 ;
wire \copy_controller/reading_abs ;
wire \copy_controller/addr_new_0_2 ;
wire \copy_controller/addr_new_1_2 ;
wire \copy_controller/addr_new_2_2 ;
wire \copy_controller/addr_new_3_2 ;
wire \copy_controller/addr_new_4_2 ;
wire \copy_controller/addr_new_5_2 ;
wire \copy_controller/addr_new_6_2 ;
wire \copy_controller/addr_new_7_2 ;
wire \copy_controller/addr_new_8_2 ;
wire \copy_controller/addr_new_9_2 ;
wire \copy_controller/addr_new_10_2 ;
wire \copy_controller/addr_new_11_2 ;
wire \copy_controller/addr_new_12_0_COUT ;
wire \copy_controller/n358_1 ;
wire \copy_controller/n358_2 ;
wire \copy_controller/n357_1 ;
wire \copy_controller/n357_2 ;
wire \copy_controller/n356_1 ;
wire \copy_controller/n356_2 ;
wire \copy_controller/n355_1 ;
wire \copy_controller/n355_2 ;
wire \copy_controller/n354_1 ;
wire \copy_controller/n354_2 ;
wire \copy_controller/n353_1 ;
wire \copy_controller/n353_2 ;
wire \copy_controller/n352_1 ;
wire \copy_controller/n352_2 ;
wire \copy_controller/n351_1 ;
wire \copy_controller/n351_2 ;
wire \copy_controller/n350_1 ;
wire \copy_controller/n350_2 ;
wire \copy_controller/n349_1 ;
wire \copy_controller/n349_2 ;
wire \copy_controller/n348_1 ;
wire \copy_controller/n348_2 ;
wire \copy_controller/n347_1 ;
wire \copy_controller/n347_2 ;
wire \copy_controller/n346_1 ;
wire \copy_controller/n346_2 ;
wire \copy_controller/n345_1 ;
wire \copy_controller/n345_2 ;
wire \copy_controller/n344_1 ;
wire \copy_controller/n344_2 ;
wire \copy_controller/n343_1 ;
wire \copy_controller/n343_0_COUT ;
wire \copy_controller/n375_1 ;
wire \copy_controller/n375_2 ;
wire \copy_controller/n374_1 ;
wire \copy_controller/n374_2 ;
wire \copy_controller/n373_1 ;
wire \copy_controller/n373_2 ;
wire \copy_controller/n372_1 ;
wire \copy_controller/n372_2 ;
wire \copy_controller/n371_1 ;
wire \copy_controller/n371_2 ;
wire \copy_controller/n370_1 ;
wire \copy_controller/n370_2 ;
wire \copy_controller/n369_1 ;
wire \copy_controller/n369_2 ;
wire \copy_controller/n368_1 ;
wire \copy_controller/n368_2 ;
wire \copy_controller/n367_1 ;
wire \copy_controller/n367_2 ;
wire \copy_controller/n366_1 ;
wire \copy_controller/n366_2 ;
wire \copy_controller/n365_1 ;
wire \copy_controller/n365_2 ;
wire \copy_controller/n364_1 ;
wire \copy_controller/n364_2 ;
wire \copy_controller/n363_1 ;
wire \copy_controller/n363_2 ;
wire \copy_controller/n362_1 ;
wire \copy_controller/n362_2 ;
wire \copy_controller/n361_1 ;
wire \copy_controller/n361_2 ;
wire \copy_controller/n360_1 ;
wire \copy_controller/n360_0_COUT ;
wire \copy_controller/n452_5 ;
wire [1:0] \copy_controller/localstate_new ;
wire [9:0] \copy_controller/dout_reg_new ;
wire [2:0] \copy_controller/addr_sm_right ;
wire [9:0] \copy_controller/wait_counter_new ;
wire [15:0] \copy_controller/cursor_coord ;
wire [1:0] \copy_controller/localstate ;
wire [15:0] \copy_controller/buffer_reg ;
wire [12:0] \copy_controller/addr_new ;
wire [31:2] \memory/SDPB/DO ;
wire [31:2] \memory/SDPB/DO_0 ;
wire [31:2] \memory/SDPB/DO_1 ;
wire [31:2] \memory/SDPB/DO_2 ;
wire [31:2] \memory/SDPB/DO_3 ;
wire [31:2] \memory/SDPB/DO_4 ;
wire [31:2] \memory/SDPB/DO_5 ;
wire [31:2] \memory/SDPB/DO_6 ;
wire [31:2] \program_memory/pROM/DO ;
wire [31:2] \program_memory/pROM/DO_0 ;
wire [31:2] \program_memory/pROM/DO_1 ;
wire [31:2] \program_memory/pROM/DO_2 ;
wire [31:2] \program_memory/pROM/DO_3 ;
wire [31:2] \program_memory/pROM/DO_4 ;
wire [31:2] \program_memory/pROM/DO_5 ;
wire [31:2] \program_memory/pROM/DO_6 ;
wire \gpu/ys_we ;
wire \gpu/colors_we ;
wire \gpu/n545_120 ;
wire \gpu/xs_we_4 ;
wire \gpu/xs_we ;
wire \gpu/n897_6 ;
wire \gpu/n814_6 ;
wire \gpu/fsm_we ;
wire \gpu/fsm_finish ;
wire \gpu/any_collision_new ;
wire [63:0] \gpu/collisions_buffer_new ;
wire [0:0] \gpu/state_new ;
wire [9:0] \gpu/ys_read_addr ;
wire [9:0] \gpu/xs_read_addr ;
wire [1:0] \gpu/state ;
wire [63:0] \gpu/collisions_buffer ;
wire [5:0] \gpu/rect_idx ;
wire [1:0] \gpu/any_collision_delay ;
wire [63:0] \gpu/fsm_dout ;
wire [3:0] \gpu/coord_generator_delay[2] ;
wire [9:0] \gpu/fsm_mem_din_addr ;
wire [2:0] \gpu/state_delay[2] ;
wire [9:4] \gpu/fsm_dout_addr ;
wire [63:0] \gpu/xs_mem_dout ;
wire [63:0] \gpu/ys_mem_dout ;
wire [15:0] \gpu/colors_mem_dout ;
wire [4:0] \gpu/rect_idx_new ;
wire [1:1] \gpu/layer5_flags ;
wire \gpu/gpu_receiver_fsm/n616_18 ;
wire \gpu/gpu_receiver_fsm/n616_19 ;
wire \gpu/gpu_receiver_fsm/n616_20 ;
wire \gpu/gpu_receiver_fsm/n616_21 ;
wire \gpu/gpu_receiver_fsm/n616_22 ;
wire \gpu/gpu_receiver_fsm/n616_23 ;
wire \gpu/gpu_receiver_fsm/n616_24 ;
wire \gpu/gpu_receiver_fsm/n616_25 ;
wire \gpu/gpu_receiver_fsm/n617_18 ;
wire \gpu/gpu_receiver_fsm/n617_19 ;
wire \gpu/gpu_receiver_fsm/n617_20 ;
wire \gpu/gpu_receiver_fsm/n617_21 ;
wire \gpu/gpu_receiver_fsm/n617_22 ;
wire \gpu/gpu_receiver_fsm/n617_23 ;
wire \gpu/gpu_receiver_fsm/n617_24 ;
wire \gpu/gpu_receiver_fsm/n617_25 ;
wire \gpu/gpu_receiver_fsm/n618_18 ;
wire \gpu/gpu_receiver_fsm/n618_19 ;
wire \gpu/gpu_receiver_fsm/n618_20 ;
wire \gpu/gpu_receiver_fsm/n618_21 ;
wire \gpu/gpu_receiver_fsm/n618_22 ;
wire \gpu/gpu_receiver_fsm/n618_23 ;
wire \gpu/gpu_receiver_fsm/n618_24 ;
wire \gpu/gpu_receiver_fsm/n618_25 ;
wire \gpu/gpu_receiver_fsm/n619_18 ;
wire \gpu/gpu_receiver_fsm/n619_19 ;
wire \gpu/gpu_receiver_fsm/n619_20 ;
wire \gpu/gpu_receiver_fsm/n619_21 ;
wire \gpu/gpu_receiver_fsm/n619_22 ;
wire \gpu/gpu_receiver_fsm/n619_23 ;
wire \gpu/gpu_receiver_fsm/n619_24 ;
wire \gpu/gpu_receiver_fsm/n619_25 ;
wire \gpu/gpu_receiver_fsm/n620_18 ;
wire \gpu/gpu_receiver_fsm/n620_19 ;
wire \gpu/gpu_receiver_fsm/n620_20 ;
wire \gpu/gpu_receiver_fsm/n620_21 ;
wire \gpu/gpu_receiver_fsm/n620_22 ;
wire \gpu/gpu_receiver_fsm/n620_23 ;
wire \gpu/gpu_receiver_fsm/n620_24 ;
wire \gpu/gpu_receiver_fsm/n620_25 ;
wire \gpu/gpu_receiver_fsm/n621_18 ;
wire \gpu/gpu_receiver_fsm/n621_19 ;
wire \gpu/gpu_receiver_fsm/n621_20 ;
wire \gpu/gpu_receiver_fsm/n621_21 ;
wire \gpu/gpu_receiver_fsm/n621_22 ;
wire \gpu/gpu_receiver_fsm/n621_23 ;
wire \gpu/gpu_receiver_fsm/n621_24 ;
wire \gpu/gpu_receiver_fsm/n621_25 ;
wire \gpu/gpu_receiver_fsm/n622_18 ;
wire \gpu/gpu_receiver_fsm/n622_19 ;
wire \gpu/gpu_receiver_fsm/n622_20 ;
wire \gpu/gpu_receiver_fsm/n622_21 ;
wire \gpu/gpu_receiver_fsm/n622_22 ;
wire \gpu/gpu_receiver_fsm/n622_23 ;
wire \gpu/gpu_receiver_fsm/n622_24 ;
wire \gpu/gpu_receiver_fsm/n622_25 ;
wire \gpu/gpu_receiver_fsm/n623_18 ;
wire \gpu/gpu_receiver_fsm/n623_19 ;
wire \gpu/gpu_receiver_fsm/n623_20 ;
wire \gpu/gpu_receiver_fsm/n623_21 ;
wire \gpu/gpu_receiver_fsm/n623_22 ;
wire \gpu/gpu_receiver_fsm/n623_23 ;
wire \gpu/gpu_receiver_fsm/n623_24 ;
wire \gpu/gpu_receiver_fsm/n623_25 ;
wire \gpu/gpu_receiver_fsm/n624_18 ;
wire \gpu/gpu_receiver_fsm/n624_19 ;
wire \gpu/gpu_receiver_fsm/n624_20 ;
wire \gpu/gpu_receiver_fsm/n624_21 ;
wire \gpu/gpu_receiver_fsm/n624_22 ;
wire \gpu/gpu_receiver_fsm/n624_23 ;
wire \gpu/gpu_receiver_fsm/n624_24 ;
wire \gpu/gpu_receiver_fsm/n624_25 ;
wire \gpu/gpu_receiver_fsm/n625_18 ;
wire \gpu/gpu_receiver_fsm/n625_19 ;
wire \gpu/gpu_receiver_fsm/n625_20 ;
wire \gpu/gpu_receiver_fsm/n625_21 ;
wire \gpu/gpu_receiver_fsm/n625_22 ;
wire \gpu/gpu_receiver_fsm/n625_23 ;
wire \gpu/gpu_receiver_fsm/n625_24 ;
wire \gpu/gpu_receiver_fsm/n625_25 ;
wire \gpu/gpu_receiver_fsm/n626_18 ;
wire \gpu/gpu_receiver_fsm/n626_19 ;
wire \gpu/gpu_receiver_fsm/n626_20 ;
wire \gpu/gpu_receiver_fsm/n626_21 ;
wire \gpu/gpu_receiver_fsm/n626_22 ;
wire \gpu/gpu_receiver_fsm/n626_23 ;
wire \gpu/gpu_receiver_fsm/n626_24 ;
wire \gpu/gpu_receiver_fsm/n626_25 ;
wire \gpu/gpu_receiver_fsm/n627_18 ;
wire \gpu/gpu_receiver_fsm/n627_19 ;
wire \gpu/gpu_receiver_fsm/n627_20 ;
wire \gpu/gpu_receiver_fsm/n627_21 ;
wire \gpu/gpu_receiver_fsm/n627_22 ;
wire \gpu/gpu_receiver_fsm/n627_23 ;
wire \gpu/gpu_receiver_fsm/n627_24 ;
wire \gpu/gpu_receiver_fsm/n627_25 ;
wire \gpu/gpu_receiver_fsm/n628_18 ;
wire \gpu/gpu_receiver_fsm/n628_19 ;
wire \gpu/gpu_receiver_fsm/n628_20 ;
wire \gpu/gpu_receiver_fsm/n628_21 ;
wire \gpu/gpu_receiver_fsm/n628_22 ;
wire \gpu/gpu_receiver_fsm/n628_23 ;
wire \gpu/gpu_receiver_fsm/n628_24 ;
wire \gpu/gpu_receiver_fsm/n628_25 ;
wire \gpu/gpu_receiver_fsm/n629_18 ;
wire \gpu/gpu_receiver_fsm/n629_19 ;
wire \gpu/gpu_receiver_fsm/n629_20 ;
wire \gpu/gpu_receiver_fsm/n629_21 ;
wire \gpu/gpu_receiver_fsm/n629_22 ;
wire \gpu/gpu_receiver_fsm/n629_23 ;
wire \gpu/gpu_receiver_fsm/n629_24 ;
wire \gpu/gpu_receiver_fsm/n629_25 ;
wire \gpu/gpu_receiver_fsm/n630_18 ;
wire \gpu/gpu_receiver_fsm/n630_19 ;
wire \gpu/gpu_receiver_fsm/n630_20 ;
wire \gpu/gpu_receiver_fsm/n630_21 ;
wire \gpu/gpu_receiver_fsm/n630_22 ;
wire \gpu/gpu_receiver_fsm/n630_23 ;
wire \gpu/gpu_receiver_fsm/n630_24 ;
wire \gpu/gpu_receiver_fsm/n630_25 ;
wire \gpu/gpu_receiver_fsm/n631_18 ;
wire \gpu/gpu_receiver_fsm/n631_19 ;
wire \gpu/gpu_receiver_fsm/n631_20 ;
wire \gpu/gpu_receiver_fsm/n631_21 ;
wire \gpu/gpu_receiver_fsm/n631_22 ;
wire \gpu/gpu_receiver_fsm/n631_23 ;
wire \gpu/gpu_receiver_fsm/n631_24 ;
wire \gpu/gpu_receiver_fsm/n631_25 ;
wire \gpu/gpu_receiver_fsm/finish_new ;
wire \gpu/gpu_receiver_fsm/finish_new_4 ;
wire \gpu/gpu_receiver_fsm/finish_new_5 ;
wire \gpu/gpu_receiver_fsm/finish_new_6 ;
wire \gpu/gpu_receiver_fsm/finish_new_7 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_16_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_17_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_18_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_19_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_20_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_21_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_22_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_23_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_24_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_25_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_26_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_27_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_28_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_29_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_30_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_31_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_32_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_33_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_34_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_35_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_36_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_37_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_38_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_39_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_40_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_41_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_42_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_43_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_44_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_45_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_46_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_47_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_48_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_49_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_50_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_51_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_52_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_53_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_54_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_55_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_56_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_57_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_58_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_59_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_60_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_61_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_62_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_63_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_15_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_14_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_13_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_12_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_11_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_10_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_9_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_8_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_7_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_6_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_5_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_4_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_3_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_2_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_1_4 ;
wire \gpu/gpu_receiver_fsm/dout_new_0_4 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_48_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_15_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_14_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_13_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_12_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_11_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_10_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_9_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_8_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_7_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_6_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_5_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_4_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_3_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_2_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_1_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_0_5 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_32_7 ;
wire \gpu/gpu_receiver_fsm/collisions_updated_16_7 ;
wire \gpu/gpu_receiver_fsm/n1476_5 ;
wire \gpu/gpu_receiver_fsm/dout_new_15_8 ;
wire \gpu/gpu_receiver_fsm/fsm_dout_addr_4_2 ;
wire \gpu/gpu_receiver_fsm/fsm_dout_addr_5_2 ;
wire \gpu/gpu_receiver_fsm/fsm_dout_addr_6_2 ;
wire \gpu/gpu_receiver_fsm/fsm_dout_addr_7_2 ;
wire \gpu/gpu_receiver_fsm/fsm_dout_addr_8_2 ;
wire \gpu/gpu_receiver_fsm/fsm_dout_addr_9_0_COUT ;
wire \gpu/gpu_receiver_fsm/n616_27 ;
wire \gpu/gpu_receiver_fsm/n616_29 ;
wire \gpu/gpu_receiver_fsm/n616_31 ;
wire \gpu/gpu_receiver_fsm/n616_33 ;
wire \gpu/gpu_receiver_fsm/n617_27 ;
wire \gpu/gpu_receiver_fsm/n617_29 ;
wire \gpu/gpu_receiver_fsm/n617_31 ;
wire \gpu/gpu_receiver_fsm/n617_33 ;
wire \gpu/gpu_receiver_fsm/n618_27 ;
wire \gpu/gpu_receiver_fsm/n618_29 ;
wire \gpu/gpu_receiver_fsm/n618_31 ;
wire \gpu/gpu_receiver_fsm/n618_33 ;
wire \gpu/gpu_receiver_fsm/n619_27 ;
wire \gpu/gpu_receiver_fsm/n619_29 ;
wire \gpu/gpu_receiver_fsm/n619_31 ;
wire \gpu/gpu_receiver_fsm/n619_33 ;
wire \gpu/gpu_receiver_fsm/n620_27 ;
wire \gpu/gpu_receiver_fsm/n620_29 ;
wire \gpu/gpu_receiver_fsm/n620_31 ;
wire \gpu/gpu_receiver_fsm/n620_33 ;
wire \gpu/gpu_receiver_fsm/n621_27 ;
wire \gpu/gpu_receiver_fsm/n621_29 ;
wire \gpu/gpu_receiver_fsm/n621_31 ;
wire \gpu/gpu_receiver_fsm/n621_33 ;
wire \gpu/gpu_receiver_fsm/n622_27 ;
wire \gpu/gpu_receiver_fsm/n622_29 ;
wire \gpu/gpu_receiver_fsm/n622_31 ;
wire \gpu/gpu_receiver_fsm/n622_33 ;
wire \gpu/gpu_receiver_fsm/n623_27 ;
wire \gpu/gpu_receiver_fsm/n623_29 ;
wire \gpu/gpu_receiver_fsm/n623_31 ;
wire \gpu/gpu_receiver_fsm/n623_33 ;
wire \gpu/gpu_receiver_fsm/n624_27 ;
wire \gpu/gpu_receiver_fsm/n624_29 ;
wire \gpu/gpu_receiver_fsm/n624_31 ;
wire \gpu/gpu_receiver_fsm/n624_33 ;
wire \gpu/gpu_receiver_fsm/n625_27 ;
wire \gpu/gpu_receiver_fsm/n625_29 ;
wire \gpu/gpu_receiver_fsm/n625_31 ;
wire \gpu/gpu_receiver_fsm/n625_33 ;
wire \gpu/gpu_receiver_fsm/n626_27 ;
wire \gpu/gpu_receiver_fsm/n626_29 ;
wire \gpu/gpu_receiver_fsm/n626_31 ;
wire \gpu/gpu_receiver_fsm/n626_33 ;
wire \gpu/gpu_receiver_fsm/n627_27 ;
wire \gpu/gpu_receiver_fsm/n627_29 ;
wire \gpu/gpu_receiver_fsm/n627_31 ;
wire \gpu/gpu_receiver_fsm/n627_33 ;
wire \gpu/gpu_receiver_fsm/n628_27 ;
wire \gpu/gpu_receiver_fsm/n628_29 ;
wire \gpu/gpu_receiver_fsm/n628_31 ;
wire \gpu/gpu_receiver_fsm/n628_33 ;
wire \gpu/gpu_receiver_fsm/n629_27 ;
wire \gpu/gpu_receiver_fsm/n629_29 ;
wire \gpu/gpu_receiver_fsm/n629_31 ;
wire \gpu/gpu_receiver_fsm/n629_33 ;
wire \gpu/gpu_receiver_fsm/n630_27 ;
wire \gpu/gpu_receiver_fsm/n630_29 ;
wire \gpu/gpu_receiver_fsm/n630_31 ;
wire \gpu/gpu_receiver_fsm/n630_33 ;
wire \gpu/gpu_receiver_fsm/n631_27 ;
wire \gpu/gpu_receiver_fsm/n631_29 ;
wire \gpu/gpu_receiver_fsm/n631_31 ;
wire \gpu/gpu_receiver_fsm/n631_33 ;
wire \gpu/gpu_receiver_fsm/n616_35 ;
wire \gpu/gpu_receiver_fsm/n616_37 ;
wire \gpu/gpu_receiver_fsm/n617_35 ;
wire \gpu/gpu_receiver_fsm/n617_37 ;
wire \gpu/gpu_receiver_fsm/n618_35 ;
wire \gpu/gpu_receiver_fsm/n618_37 ;
wire \gpu/gpu_receiver_fsm/n619_35 ;
wire \gpu/gpu_receiver_fsm/n619_37 ;
wire \gpu/gpu_receiver_fsm/n620_35 ;
wire \gpu/gpu_receiver_fsm/n620_37 ;
wire \gpu/gpu_receiver_fsm/n621_35 ;
wire \gpu/gpu_receiver_fsm/n621_37 ;
wire \gpu/gpu_receiver_fsm/n622_35 ;
wire \gpu/gpu_receiver_fsm/n622_37 ;
wire \gpu/gpu_receiver_fsm/n623_35 ;
wire \gpu/gpu_receiver_fsm/n623_37 ;
wire \gpu/gpu_receiver_fsm/n624_35 ;
wire \gpu/gpu_receiver_fsm/n624_37 ;
wire \gpu/gpu_receiver_fsm/n625_35 ;
wire \gpu/gpu_receiver_fsm/n625_37 ;
wire \gpu/gpu_receiver_fsm/n626_35 ;
wire \gpu/gpu_receiver_fsm/n626_37 ;
wire \gpu/gpu_receiver_fsm/n627_35 ;
wire \gpu/gpu_receiver_fsm/n627_37 ;
wire \gpu/gpu_receiver_fsm/n628_35 ;
wire \gpu/gpu_receiver_fsm/n628_37 ;
wire \gpu/gpu_receiver_fsm/n629_35 ;
wire \gpu/gpu_receiver_fsm/n629_37 ;
wire \gpu/gpu_receiver_fsm/n630_35 ;
wire \gpu/gpu_receiver_fsm/n630_37 ;
wire \gpu/gpu_receiver_fsm/n631_35 ;
wire \gpu/gpu_receiver_fsm/n631_37 ;
wire \gpu/gpu_receiver_fsm/n616_39 ;
wire \gpu/gpu_receiver_fsm/n617_39 ;
wire \gpu/gpu_receiver_fsm/n618_39 ;
wire \gpu/gpu_receiver_fsm/n619_39 ;
wire \gpu/gpu_receiver_fsm/n620_39 ;
wire \gpu/gpu_receiver_fsm/n621_39 ;
wire \gpu/gpu_receiver_fsm/n622_39 ;
wire \gpu/gpu_receiver_fsm/n623_39 ;
wire \gpu/gpu_receiver_fsm/n624_39 ;
wire \gpu/gpu_receiver_fsm/n625_39 ;
wire \gpu/gpu_receiver_fsm/n626_39 ;
wire \gpu/gpu_receiver_fsm/n627_39 ;
wire \gpu/gpu_receiver_fsm/n628_39 ;
wire \gpu/gpu_receiver_fsm/n629_39 ;
wire \gpu/gpu_receiver_fsm/n630_39 ;
wire \gpu/gpu_receiver_fsm/n631_39 ;
wire \gpu/gpu_receiver_fsm/collisions_15_5 ;
wire [63:16] \gpu/gpu_receiver_fsm/collisions_updated ;
wire [15:0] \gpu/gpu_receiver_fsm/dout_new ;
wire [5:4] \gpu/gpu_receiver_fsm/addr_sm_right ;
wire [15:0] \gpu/gpu_receiver_fsm/collisions_buffer ;
wire [3:0] \gpu/gpu_receiver_fsm/rect_counter_delay[2] ;
wire [3:0] \gpu/gpu_receiver_fsm/rect_counter_delay[1] ;
wire [3:0] \gpu/gpu_receiver_fsm/rect_counter_delay[0] ;
wire [9:4] \gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 ;
wire [9:0] \gpu/gpu_receiver_fsm/coord_generator_delay[1] ;
wire [1:0] \gpu/gpu_receiver_fsm/batch_counter_delay[2] ;
wire [1:0] \gpu/gpu_receiver_fsm/batch_counter_delay[1] ;
wire [1:0] \gpu/gpu_receiver_fsm/batch_counter_delay[0] ;
wire [1:0] \gpu/gpu_receiver_fsm/batch_completed_delay ;
wire [2:0] \gpu/gpu_receiver_fsm/state_delay[1] ;
wire [2:0] \gpu/gpu_receiver_fsm/state_delay[0] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[15] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[14] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[13] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[12] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[11] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[10] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[9] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[8] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[7] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[6] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[5] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[4] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[3] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[2] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[1] ;
wire [15:0] \gpu/gpu_receiver_fsm/buffer[0] ;
wire [0:0] \gpu/gpu_receiver_fsm/collisions ;
wire [1:1] \gpu/gpu_receiver_fsm/collisions_0 ;
wire [2:2] \gpu/gpu_receiver_fsm/collisions_1 ;
wire [3:3] \gpu/gpu_receiver_fsm/collisions_2 ;
wire [4:4] \gpu/gpu_receiver_fsm/collisions_3 ;
wire [5:5] \gpu/gpu_receiver_fsm/collisions_4 ;
wire [6:6] \gpu/gpu_receiver_fsm/collisions_5 ;
wire [7:7] \gpu/gpu_receiver_fsm/collisions_6 ;
wire [8:8] \gpu/gpu_receiver_fsm/collisions_7 ;
wire [9:9] \gpu/gpu_receiver_fsm/collisions_8 ;
wire [10:10] \gpu/gpu_receiver_fsm/collisions_9 ;
wire [11:11] \gpu/gpu_receiver_fsm/collisions_10 ;
wire [12:12] \gpu/gpu_receiver_fsm/collisions_11 ;
wire [13:13] \gpu/gpu_receiver_fsm/collisions_12 ;
wire [14:14] \gpu/gpu_receiver_fsm/collisions_13 ;
wire [15:15] \gpu/gpu_receiver_fsm/collisions_14 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1301_5 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1365_5 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1429_5 ;
wire \gpu/gpu_receiver_fsm/gpu_buffer/n1493_5 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_4 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_5 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_6 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_7 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_8 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_9 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_10 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_11 ;
wire \gpu/gpu_receiver_fsm/[0].comp/collisions_0_12 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_4 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_5 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_6 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_7 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_8 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_9 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_10 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_11 ;
wire \gpu/gpu_receiver_fsm/[1].comp/collisions_1_12 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_4 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_5 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_6 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_7 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_8 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_9 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_10 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_11 ;
wire \gpu/gpu_receiver_fsm/[2].comp/collisions_2_12 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_4 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_5 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_6 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_7 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_8 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_9 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_10 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_11 ;
wire \gpu/gpu_receiver_fsm/[3].comp/collisions_3_12 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_4 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_5 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_6 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_7 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_8 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_9 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_10 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_11 ;
wire \gpu/gpu_receiver_fsm/[4].comp/collisions_4_12 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_4 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_5 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_6 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_7 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_8 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_9 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_10 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_11 ;
wire \gpu/gpu_receiver_fsm/[5].comp/collisions_5_12 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_4 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_5 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_6 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_7 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_8 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_9 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_10 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_11 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_12 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_13 ;
wire \gpu/gpu_receiver_fsm/[6].comp/collisions_6_14 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_4 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_5 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_6 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_7 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_8 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_9 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_10 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_11 ;
wire \gpu/gpu_receiver_fsm/[7].comp/collisions_7_12 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_4 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_5 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_6 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_7 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_8 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_9 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_10 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_11 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_12 ;
wire \gpu/gpu_receiver_fsm/[8].comp/collisions_8_13 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_4 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_5 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_6 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_7 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_8 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_9 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_10 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_11 ;
wire \gpu/gpu_receiver_fsm/[9].comp/collisions_9_12 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_4 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_5 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_6 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_7 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_8 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_9 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_10 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_11 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_12 ;
wire \gpu/gpu_receiver_fsm/[10].comp/collisions_10_13 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_4 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_5 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_6 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_7 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_8 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_9 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_10 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_11 ;
wire \gpu/gpu_receiver_fsm/[11].comp/collisions_11_12 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_4 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_5 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_6 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_7 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_8 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_9 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_10 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_11 ;
wire \gpu/gpu_receiver_fsm/[12].comp/collisions_12_12 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_4 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_5 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_6 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_7 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_8 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_9 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_10 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_11 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_12 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_13 ;
wire \gpu/gpu_receiver_fsm/[13].comp/collisions_13_14 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_4 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_5 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_6 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_7 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_8 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_9 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_10 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_11 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_12 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_13 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_14 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_15 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_16 ;
wire \gpu/gpu_receiver_fsm/[14].comp/collisions_14_17 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_4 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_6 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_7 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_8 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_9 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_10 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_11 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_12 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_13 ;
wire \gpu/gpu_receiver_fsm/[15].comp/collisions_15_14 ;
wire [31:16] \gpu/xs_mem/collisions_bram/DO ;
wire [31:16] \gpu/xs_mem/collisions_bram/DO_0 ;
wire [31:16] \gpu/xs_mem/collisions_bram/DO_1 ;
wire [31:16] \gpu/xs_mem/collisions_bram/DO_2 ;
wire [31:16] \gpu/ys_mem/collisions_bram/DO ;
wire [31:16] \gpu/ys_mem/collisions_bram/DO_0 ;
wire [31:16] \gpu/ys_mem/collisions_bram/DO_1 ;
wire [31:16] \gpu/ys_mem/collisions_bram/DO_2 ;
wire [31:16] \gpu/colors_mem/colors_bram/DO ;
wire [31:1] \gpu/btree_mux/layer1_flags ;
wire [15:1] \gpu/btree_mux/layer2_flags ;
wire [7:1] \gpu/btree_mux/layer3_flags ;
wire [3:1] \gpu/btree_mux/layer4_flags ;
wire \gpu/btree_mux/layer4/layer4_flags_3_5 ;
wire \gpu/btree_mux/layer4/layer4_flags_1_5 ;
wire \gpu/btree_mux/layer5/layer5_flags_1_5 ;
wire \gpu/btree_mux/layer6/rect_idx_new_3_3 ;
wire \gpu/btree_mux/layer6/rect_idx_new_3_4 ;
wire \gpu/btree_mux/layer6/any_collision_new_3 ;
wire \gpu/btree_mux/layer6/layer2_data[5]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[6]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[7]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[8]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[9]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[0]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[10]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[11]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[12]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[13]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[14]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[15]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[1]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[2]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[3]_0_3 ;
wire \gpu/btree_mux/layer6/layer2_data[4]_0_3 ;
wire [2:0] \gpu/btree_mux/layer6/layer4_data[0] ;
wire [2:0] \gpu/btree_mux/layer6/layer4_data[1] ;
wire [2:0] \gpu/btree_mux/layer6/layer4_data[2] ;
wire [2:0] \gpu/btree_mux/layer6/layer4_data[3] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[2] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[3] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[4] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[0] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[5] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[6] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[7] ;
wire [1:0] \gpu/btree_mux/layer6/layer3_data[1] ;
wire [2:0] \gpu/btree_mux/layer6/layer5_data[0] ;
wire [2:0] \gpu/btree_mux/layer6/layer5_data[1] ;
wire \hdmi/rgb_p_addr_tmp_20 ;
wire \hdmi/not_den18 ;
wire \hdmi/enc11_0_9 ;
wire \hdmi/par17 ;
wire \hdmi/par17_21 ;
wire \hdmi/n8_5 ;
wire \hdmi/n98_2 ;
wire \hdmi/n65_3 ;
wire \hdmi/n67_3 ;
wire \hdmi/n87_13 ;
wire \hdmi/n98_2_22 ;
wire \hdmi/n65_3_23 ;
wire \hdmi/n67_3_24 ;
wire \hdmi/n87_13_25 ;
wire [2:0] \hdmi/hve_p ;
wire [7:3] \hdmi/dat1 ;
wire [7:2] \hdmi/dat1_0 ;
wire [7:3] \hdmi/dat1_1 ;
wire [3:0] \hdmi/serial_tmds ;
wire [9:0] \hdmi/tmds_ch0 ;
wire [7:0] \hdmi/enc17 ;
wire [7:0] \hdmi/enc17_0 ;
wire [7:7] \hdmi/dat7 ;
wire [6:2] \hdmi/enc9 ;
wire [1:0] \hdmi/eon17 ;
wire [7:7] \hdmi/dat7_0 ;
wire [6:2] \hdmi/enc9_0 ;
wire [1:0] \hdmi/eon17_0 ;
wire [7:7] \hdmi/dat2 ;
wire [4:4] \hdmi/par8 ;
wire [2:2] \hdmi/enc4 ;
wire [7:0] \hdmi/enc10 ;
wire [9:0] \hdmi/tmds_ch1 ;
wire [7:7] \hdmi/dat2_0 ;
wire [4:4] \hdmi/par8_0 ;
wire [2:2] \hdmi/enc4_0 ;
wire [7:0] \hdmi/enc10_0 ;
wire [9:0] \hdmi/tmds_ch2 ;
wire \hdmi/encode_b/n28_3 ;
wire \hdmi/encode_b/n32_3 ;
wire \hdmi/encode_b/n33_3 ;
wire \hdmi/encode_b/n36_3 ;
wire \hdmi/encode_b/n37_3 ;
wire \hdmi/encode_b/n38_3 ;
wire \hdmi/encode_b/n41_3 ;
wire \hdmi/encode_b/n42_3 ;
wire \hdmi/encode_b/n46_3 ;
wire \hdmi/encode_b/n52_3 ;
wire \hdmi/encode_b/n53_3 ;
wire \hdmi/encode_b/n54_3 ;
wire \hdmi/encode_b/n55_3 ;
wire \hdmi/encode_b/n56_3 ;
wire \hdmi/encode_b/n59_3 ;
wire \hdmi/encode_b/n60_3 ;
wire \hdmi/encode_b/n61_3 ;
wire \hdmi/encode_b/n62_3 ;
wire \hdmi/encode_b/n63_3 ;
wire \hdmi/encode_b/n64_3 ;
wire \hdmi/encode_b/n65_3_16 ;
wire \hdmi/encode_b/n66_3 ;
wire \hdmi/encode_b/n67_3_17 ;
wire \hdmi/encode_b/n68_3 ;
wire \hdmi/encode_b/n69_3 ;
wire \hdmi/encode_b/n70_3 ;
wire \hdmi/encode_b/n71_3 ;
wire \hdmi/encode_b/n72_3 ;
wire \hdmi/encode_b/n73_3 ;
wire \hdmi/encode_b/n74_3 ;
wire \hdmi/encode_b/n75_3 ;
wire \hdmi/encode_b/n76_3 ;
wire \hdmi/encode_b/n112_3 ;
wire \hdmi/encode_b/n113_3 ;
wire \hdmi/encode_b/n114_3 ;
wire \hdmi/encode_b/n121_3 ;
wire \hdmi/encode_b/n122_3 ;
wire \hdmi/encode_b/n123_3 ;
wire \hdmi/encode_b/n124_4 ;
wire \hdmi/encode_b/n130_3 ;
wire \hdmi/encode_b/n131_3 ;
wire \hdmi/encode_b/n132_3 ;
wire \hdmi/encode_b/n141_3 ;
wire \hdmi/encode_b/n142_3 ;
wire \hdmi/encode_b/n143_3 ;
wire \hdmi/encode_b/n144_3 ;
wire \hdmi/encode_b/n145_3 ;
wire \hdmi/encode_b/n146_3 ;
wire \hdmi/encode_b/n147_3 ;
wire \hdmi/encode_b/n148_3 ;
wire \hdmi/encode_b/n184_4 ;
wire \hdmi/encode_b/n185_4 ;
wire \hdmi/encode_b/n186_4 ;
wire \hdmi/encode_b/n187_4 ;
wire \hdmi/encode_b/n188_4 ;
wire \hdmi/encode_b/n189_4 ;
wire \hdmi/encode_b/n190_4 ;
wire \hdmi/encode_b/n191_4 ;
wire \hdmi/encode_b/n210_3 ;
wire \hdmi/encode_b/n211_3 ;
wire \hdmi/encode_b/n90_8 ;
wire \hdmi/encode_b/n90_10 ;
wire \hdmi/encode_b/n139_5 ;
wire \hdmi/encode_b/n98_16 ;
wire \hdmi/encode_b/n96_10 ;
wire \hdmi/encode_b/n97_12 ;
wire \hdmi/encode_b/n87_13_18 ;
wire \hdmi/encode_b/n100_12 ;
wire \hdmi/encode_b/tpa12_addr_tmp_21 ;
wire \hdmi/encode_b/n212_7 ;
wire \hdmi/encode_b/n213_7 ;
wire \hdmi/encode_b/n214_7 ;
wire \hdmi/encode_b/n215_7 ;
wire \hdmi/encode_b/n216_7 ;
wire \hdmi/encode_b/n217_7 ;
wire \hdmi/encode_b/n218_7 ;
wire \hdmi/encode_b/n219_7 ;
wire \hdmi/encode_b/dat3_addr_tmp_14 ;
wire \hdmi/encode_b/ctl2_0_27 ;
wire \hdmi/encode_b/par9_addr_tmp_14 ;
wire \hdmi/encode_b/par9_addr_tmp_15 ;
wire \hdmi/encode_b/tpa12_0_19 ;
wire \hdmi/encode_b/tpa12_0_21 ;
wire \hdmi/encode_b/enc11_addr_tmp_19 ;
wire \hdmi/encode_b/dat3_addr_tmp_16 ;
wire \hdmi/encode_b/par9_addr_tmp_17 ;
wire \hdmi/encode_b/n102_4 ;
wire \hdmi/encode_b/n206_4 ;
wire \hdmi/encode_b/n206_5 ;
wire \hdmi/encode_b/n207_4 ;
wire \hdmi/encode_b/n208_4 ;
wire \hdmi/encode_b/n209_4 ;
wire \hdmi/encode_b/n210_4 ;
wire \hdmi/encode_b/n98_17 ;
wire \hdmi/encode_b/n98_18 ;
wire \hdmi/encode_b/n206_6 ;
wire \hdmi/encode_b/n133_6 ;
wire \hdmi/encode_b/par9_29 ;
wire \hdmi/encode_b/n102_6 ;
wire \hdmi/encode_b/dat3_7_26 ;
wire \hdmi/encode_b/n219_10 ;
wire \hdmi/encode_b/n209_6 ;
wire \hdmi/encode_b/n208_6 ;
wire \hdmi/encode_b/n207_6 ;
wire \hdmi/encode_b/n206_8 ;
wire \hdmi/encode_b/den0 ;
wire \hdmi/encode_b/den1 ;
wire \hdmi/encode_b/eve18 ;
wire \hdmi/encode_b/rst0 ;
wire \hdmi/encode_b/enc11_0_13 ;
wire \hdmi/encode_b/dat3_7_9 ;
wire \hdmi/encode_b/dat3_7_13 ;
wire \hdmi/encode_b/ctl2_0_17 ;
wire \hdmi/encode_b/par9_9 ;
wire \hdmi/encode_b/par9_13 ;
wire \hdmi/encode_b/par9_17 ;
wire \hdmi/encode_b/n98_2_19 ;
wire \hdmi/encode_b/n97_2 ;
wire \hdmi/encode_b/n96_2 ;
wire \hdmi/encode_b/den17 ;
wire \hdmi/encode_b/par17_20 ;
wire \hdmi/encode_b/n98_5 ;
wire \hdmi/encode_b/n98_6 ;
wire \hdmi/encode_b/n97_5 ;
wire \hdmi/encode_b/n97_6 ;
wire \hdmi/encode_b/n96_5 ;
wire \hdmi/encode_b/n96_2_COUT ;
wire \hdmi/encode_b/n165_1 ;
wire \hdmi/encode_b/n165_2 ;
wire \hdmi/encode_b/n164_1 ;
wire \hdmi/encode_b/n164_2 ;
wire \hdmi/encode_b/n163_1 ;
wire \hdmi/encode_b/n163_2 ;
wire \hdmi/encode_b/n162_1 ;
wire \hdmi/encode_b/n162_0_COUT ;
wire \hdmi/encode_b/n181_1 ;
wire \hdmi/encode_b/n181_2 ;
wire \hdmi/encode_b/n180_1 ;
wire \hdmi/encode_b/n180_2 ;
wire \hdmi/encode_b/n179_1 ;
wire \hdmi/encode_b/n179_2 ;
wire \hdmi/encode_b/n178_1 ;
wire \hdmi/encode_b/n178_0_COUT ;
wire \hdmi/encode_b/n176_2 ;
wire \hdmi/encode_b/n176_3 ;
wire \hdmi/encode_b/n175_2 ;
wire \hdmi/encode_b/n175_3 ;
wire \hdmi/encode_b/n174_2 ;
wire \hdmi/encode_b/n174_3 ;
wire \hdmi/encode_b/n173_2 ;
wire \hdmi/encode_b/n173_0_COUT ;
wire \hdmi/encode_b/n212_5 ;
wire \hdmi/encode_b/n213_5 ;
wire \hdmi/encode_b/n214_5 ;
wire \hdmi/encode_b/n215_5 ;
wire \hdmi/encode_b/n216_5 ;
wire \hdmi/encode_b/n217_5 ;
wire \hdmi/encode_b/n218_5 ;
wire \hdmi/encode_b/n219_5 ;
wire \hdmi/encode_b/n51_6 ;
wire \hdmi/encode_b/n135_6 ;
wire \hdmi/encode_b/n140_6 ;
wire \hdmi/encode_b/n150_6 ;
wire \hdmi/encode_b/n151_6 ;
wire \hdmi/encode_b/n152_6 ;
wire \hdmi/encode_b/n153_6 ;
wire \hdmi/encode_b/n154_6 ;
wire \hdmi/encode_b/n155_6 ;
wire \hdmi/encode_b/n156_6 ;
wire \hdmi/encode_b/n157_6 ;
wire \hdmi/encode_b/n23_5 ;
wire \hdmi/encode_b/n27_5 ;
wire \hdmi/encode_b/n31_5 ;
wire \hdmi/encode_b/tpb11_3_7 ;
wire \hdmi/encode_b/tpb11_2_7 ;
wire \hdmi/encode_b/tpb11_1_7 ;
wire \hdmi/encode_b/tpb11_0_7 ;
wire \hdmi/encode_b/n101_7 ;
wire \hdmi/encode_b/tpa12_addr_tmp_22 ;
wire [1:0] \hdmi/encode_b/ctl0 ;
wire [1:0] \hdmi/encode_b/ctl1 ;
wire [7:3] \hdmi/encode_b/dat2_0 ;
wire [6:3] \hdmi/encode_b/dat3 ;
wire [6:4] \hdmi/encode_b/dat4 ;
wire [6:5] \hdmi/encode_b/dat5 ;
wire [6:6] \hdmi/encode_b/dat6 ;
wire [1:1] \hdmi/encode_b/par2 ;
wire [2:1] \hdmi/encode_b/par3 ;
wire [3:1] \hdmi/encode_b/par4 ;
wire [4:1] \hdmi/encode_b/par5 ;
wire [4:2] \hdmi/encode_b/par6 ;
wire [4:3] \hdmi/encode_b/par7 ;
wire [4:4] \hdmi/encode_b/par8_0 ;
wire [7:3] \hdmi/encode_b/enc3 ;
wire [7:1] \hdmi/encode_b/enc4_0 ;
wire [7:1] \hdmi/encode_b/enc5 ;
wire [7:0] \hdmi/encode_b/enc6 ;
wire [7:0] \hdmi/encode_b/enc7 ;
wire [7:0] \hdmi/encode_b/enc8 ;
wire [7:0] \hdmi/encode_b/enc9_0 ;
wire [7:0] \hdmi/encode_b/enc10_0 ;
wire [3:0] \hdmi/encode_b/tpa10 ;
wire [3:0] \hdmi/encode_b/tpa11 ;
wire [3:0] \hdmi/encode_b/tpb11 ;
wire [3:2] \hdmi/encode_b/eon13 ;
wire [3:2] \hdmi/encode_b/eon14 ;
wire [3:2] \hdmi/encode_b/eon15 ;
wire [3:2] \hdmi/encode_b/eon16 ;
wire [3:0] \hdmi/encode_b/eon17_0 ;
wire [3:3] \hdmi/encode_b/eon18 ;
wire [3:0] \hdmi/encode_b/inv18 ;
wire [3:0] \hdmi/encode_b/shr18 ;
wire [3:0] \hdmi/encode_b/shl18 ;
wire [9:7] \hdmi/encode_b/tmds_blank18 ;
wire [9:0] \hdmi/encode_b/tmds_even18 ;
wire [7:0] \hdmi/encode_b/tmds_pos18 ;
wire [7:0] \hdmi/encode_b/tmds_neg18 ;
wire [3:0] \hdmi/encode_b/bias ;
wire [7:0] \hdmi/encode_b/enc17_0 ;
wire [7:7] \hdmi/encode_b/dat7_0 ;
wire [1:0] \hdmi/encode_b/ctl17 ;
wire [3:3] \hdmi/encode_b/DO ;
wire [3:3] \hdmi/encode_b/DO_0 ;
wire [3:3] \hdmi/encode_b/DO_1 ;
wire [3:3] \hdmi/encode_b/DO_2 ;
wire \hdmi/encode_g/n28_3 ;
wire \hdmi/encode_g/n32_3 ;
wire \hdmi/encode_g/n33_3 ;
wire \hdmi/encode_g/n36_3 ;
wire \hdmi/encode_g/n37_3 ;
wire \hdmi/encode_g/n38_3 ;
wire \hdmi/encode_g/n41_3 ;
wire \hdmi/encode_g/n42_3 ;
wire \hdmi/encode_g/n46_3 ;
wire \hdmi/encode_g/n52_3 ;
wire \hdmi/encode_g/n53_3 ;
wire \hdmi/encode_g/n54_3 ;
wire \hdmi/encode_g/n55_3 ;
wire \hdmi/encode_g/n56_3 ;
wire \hdmi/encode_g/n57_3 ;
wire \hdmi/encode_g/n59_3 ;
wire \hdmi/encode_g/n60_3 ;
wire \hdmi/encode_g/n61_3 ;
wire \hdmi/encode_g/n62_3 ;
wire \hdmi/encode_g/n63_3 ;
wire \hdmi/encode_g/n64_3 ;
wire \hdmi/encode_g/n66_3 ;
wire \hdmi/encode_g/n68_3 ;
wire \hdmi/encode_g/n69_3 ;
wire \hdmi/encode_g/n70_3 ;
wire \hdmi/encode_g/n71_3 ;
wire \hdmi/encode_g/n72_3 ;
wire \hdmi/encode_g/n73_3 ;
wire \hdmi/encode_g/n74_3 ;
wire \hdmi/encode_g/n75_3 ;
wire \hdmi/encode_g/n76_3 ;
wire \hdmi/encode_g/n112_3 ;
wire \hdmi/encode_g/n113_3 ;
wire \hdmi/encode_g/n114_3 ;
wire \hdmi/encode_g/n121_3 ;
wire \hdmi/encode_g/n122_3 ;
wire \hdmi/encode_g/n123_3 ;
wire \hdmi/encode_g/n124_4 ;
wire \hdmi/encode_g/n130_3 ;
wire \hdmi/encode_g/n131_3 ;
wire \hdmi/encode_g/n132_3 ;
wire \hdmi/encode_g/n141_3 ;
wire \hdmi/encode_g/n142_3 ;
wire \hdmi/encode_g/n143_3 ;
wire \hdmi/encode_g/n144_3 ;
wire \hdmi/encode_g/n145_3 ;
wire \hdmi/encode_g/n146_3 ;
wire \hdmi/encode_g/n147_3 ;
wire \hdmi/encode_g/n148_3 ;
wire \hdmi/encode_g/n196_3 ;
wire \hdmi/encode_g/n90_8 ;
wire \hdmi/encode_g/n90_10 ;
wire \hdmi/encode_g/n98_16 ;
wire \hdmi/encode_g/n96_10 ;
wire \hdmi/encode_g/n97_12 ;
wire \hdmi/encode_g/n100_12 ;
wire \hdmi/encode_g/n102_4 ;
wire \hdmi/encode_g/n196_4 ;
wire \hdmi/encode_g/n198_4 ;
wire \hdmi/encode_g/n199_4 ;
wire \hdmi/encode_g/n200_4 ;
wire \hdmi/encode_g/n201_4 ;
wire \hdmi/encode_g/n202_4 ;
wire \hdmi/encode_g/n203_4 ;
wire \hdmi/encode_g/n204_4 ;
wire \hdmi/encode_g/n205_4 ;
wire \hdmi/encode_g/n206_4 ;
wire \hdmi/encode_g/n207_4 ;
wire \hdmi/encode_g/n208_4 ;
wire \hdmi/encode_g/n209_4 ;
wire \hdmi/encode_g/n98_17 ;
wire \hdmi/encode_g/n98_18 ;
wire \hdmi/encode_g/n196_5 ;
wire \hdmi/encode_g/n133_6 ;
wire \hdmi/encode_g/n102_6 ;
wire \hdmi/encode_g/n209_6 ;
wire \hdmi/encode_g/n208_6 ;
wire \hdmi/encode_g/n207_6 ;
wire \hdmi/encode_g/n206_6 ;
wire \hdmi/encode_g/n205_6 ;
wire \hdmi/encode_g/n204_6 ;
wire \hdmi/encode_g/n203_6 ;
wire \hdmi/encode_g/n202_6 ;
wire \hdmi/encode_g/n201_6 ;
wire \hdmi/encode_g/n200_6 ;
wire \hdmi/encode_g/n199_6 ;
wire \hdmi/encode_g/n198_6 ;
wire \hdmi/encode_g/eve18 ;
wire \hdmi/encode_g/n97_2 ;
wire \hdmi/encode_g/n96_2 ;
wire \hdmi/encode_g/n98_5 ;
wire \hdmi/encode_g/n98_6 ;
wire \hdmi/encode_g/n97_5 ;
wire \hdmi/encode_g/n97_6 ;
wire \hdmi/encode_g/n96_5 ;
wire \hdmi/encode_g/n96_2_COUT ;
wire \hdmi/encode_g/n165_1 ;
wire \hdmi/encode_g/n165_2 ;
wire \hdmi/encode_g/n164_1 ;
wire \hdmi/encode_g/n164_2 ;
wire \hdmi/encode_g/n163_1 ;
wire \hdmi/encode_g/n163_2 ;
wire \hdmi/encode_g/n162_1 ;
wire \hdmi/encode_g/n162_0_COUT ;
wire \hdmi/encode_g/n181_1 ;
wire \hdmi/encode_g/n181_2 ;
wire \hdmi/encode_g/n180_1 ;
wire \hdmi/encode_g/n180_2 ;
wire \hdmi/encode_g/n179_1 ;
wire \hdmi/encode_g/n179_2 ;
wire \hdmi/encode_g/n178_1 ;
wire \hdmi/encode_g/n178_0_COUT ;
wire \hdmi/encode_g/n176_2 ;
wire \hdmi/encode_g/n176_3 ;
wire \hdmi/encode_g/n175_2 ;
wire \hdmi/encode_g/n175_3 ;
wire \hdmi/encode_g/n174_2 ;
wire \hdmi/encode_g/n174_3 ;
wire \hdmi/encode_g/n173_2 ;
wire \hdmi/encode_g/n173_0_COUT ;
wire \hdmi/encode_g/n140_6 ;
wire \hdmi/encode_g/n150_6 ;
wire \hdmi/encode_g/n151_6 ;
wire \hdmi/encode_g/n152_6 ;
wire \hdmi/encode_g/n153_6 ;
wire \hdmi/encode_g/n154_6 ;
wire \hdmi/encode_g/n155_6 ;
wire \hdmi/encode_g/n156_6 ;
wire \hdmi/encode_g/n157_6 ;
wire \hdmi/encode_g/n23_5 ;
wire \hdmi/encode_g/n27_5 ;
wire \hdmi/encode_g/n31_5 ;
wire \hdmi/encode_g/tpb11_3_7 ;
wire \hdmi/encode_g/tpb11_2_7 ;
wire \hdmi/encode_g/tpb11_1_7 ;
wire \hdmi/encode_g/tpb11_0_7 ;
wire \hdmi/encode_g/n101_7 ;
wire [6:2] \hdmi/encode_g/dat2_0 ;
wire [6:3] \hdmi/encode_g/dat3 ;
wire [6:4] \hdmi/encode_g/dat4 ;
wire [6:5] \hdmi/encode_g/dat5 ;
wire [6:6] \hdmi/encode_g/dat6 ;
wire [1:1] \hdmi/encode_g/par2 ;
wire [2:1] \hdmi/encode_g/par3 ;
wire [3:1] \hdmi/encode_g/par4 ;
wire [4:1] \hdmi/encode_g/par5 ;
wire [4:2] \hdmi/encode_g/par6 ;
wire [4:3] \hdmi/encode_g/par7 ;
wire [7:2] \hdmi/encode_g/enc3 ;
wire [7:1] \hdmi/encode_g/enc4_0 ;
wire [7:1] \hdmi/encode_g/enc5 ;
wire [7:1] \hdmi/encode_g/enc6 ;
wire [7:0] \hdmi/encode_g/enc7 ;
wire [7:0] \hdmi/encode_g/enc8 ;
wire [7:0] \hdmi/encode_g/enc9_0 ;
wire [3:0] \hdmi/encode_g/tpa10 ;
wire [3:0] \hdmi/encode_g/tpa11 ;
wire [3:0] \hdmi/encode_g/tpb11 ;
wire [3:2] \hdmi/encode_g/eon13 ;
wire [3:2] \hdmi/encode_g/eon14 ;
wire [3:2] \hdmi/encode_g/eon15 ;
wire [3:2] \hdmi/encode_g/eon16 ;
wire [3:2] \hdmi/encode_g/eon17_0 ;
wire [3:3] \hdmi/encode_g/eon18 ;
wire [3:0] \hdmi/encode_g/inv18 ;
wire [3:0] \hdmi/encode_g/shr18 ;
wire [3:0] \hdmi/encode_g/shl18 ;
wire [9:0] \hdmi/encode_g/tmds_even18 ;
wire [7:0] \hdmi/encode_g/tmds_pos18 ;
wire [7:0] \hdmi/encode_g/tmds_neg18 ;
wire [3:0] \hdmi/encode_g/bias ;
wire \hdmi/encode_r/n28_3 ;
wire \hdmi/encode_r/n32_3 ;
wire \hdmi/encode_r/n33_3 ;
wire \hdmi/encode_r/n36_3 ;
wire \hdmi/encode_r/n37_3 ;
wire \hdmi/encode_r/n38_3 ;
wire \hdmi/encode_r/n41_3 ;
wire \hdmi/encode_r/n42_3 ;
wire \hdmi/encode_r/n46_3 ;
wire \hdmi/encode_r/n52_3 ;
wire \hdmi/encode_r/n53_3 ;
wire \hdmi/encode_r/n54_3 ;
wire \hdmi/encode_r/n55_3 ;
wire \hdmi/encode_r/n56_3 ;
wire \hdmi/encode_r/n59_3 ;
wire \hdmi/encode_r/n60_3 ;
wire \hdmi/encode_r/n61_3 ;
wire \hdmi/encode_r/n62_3 ;
wire \hdmi/encode_r/n63_3 ;
wire \hdmi/encode_r/n64_3 ;
wire \hdmi/encode_r/n66_3 ;
wire \hdmi/encode_r/n68_3 ;
wire \hdmi/encode_r/n69_3 ;
wire \hdmi/encode_r/n70_3 ;
wire \hdmi/encode_r/n71_3 ;
wire \hdmi/encode_r/n72_3 ;
wire \hdmi/encode_r/n73_3 ;
wire \hdmi/encode_r/n74_3 ;
wire \hdmi/encode_r/n75_3 ;
wire \hdmi/encode_r/n76_3 ;
wire \hdmi/encode_r/n112_3 ;
wire \hdmi/encode_r/n113_3 ;
wire \hdmi/encode_r/n114_3 ;
wire \hdmi/encode_r/n121_3 ;
wire \hdmi/encode_r/n122_3 ;
wire \hdmi/encode_r/n123_3 ;
wire \hdmi/encode_r/n124_4 ;
wire \hdmi/encode_r/n130_3 ;
wire \hdmi/encode_r/n131_3 ;
wire \hdmi/encode_r/n132_3 ;
wire \hdmi/encode_r/n141_3 ;
wire \hdmi/encode_r/n142_3 ;
wire \hdmi/encode_r/n143_3 ;
wire \hdmi/encode_r/n144_3 ;
wire \hdmi/encode_r/n145_3 ;
wire \hdmi/encode_r/n146_3 ;
wire \hdmi/encode_r/n147_3 ;
wire \hdmi/encode_r/n148_3 ;
wire \hdmi/encode_r/n196_3 ;
wire \hdmi/encode_r/n90_8 ;
wire \hdmi/encode_r/n90_10 ;
wire \hdmi/encode_r/n98_16 ;
wire \hdmi/encode_r/n96_10 ;
wire \hdmi/encode_r/n97_12 ;
wire \hdmi/encode_r/n100_12 ;
wire \hdmi/encode_r/n102_4 ;
wire \hdmi/encode_r/n196_4 ;
wire \hdmi/encode_r/n198_4 ;
wire \hdmi/encode_r/n199_4 ;
wire \hdmi/encode_r/n200_4 ;
wire \hdmi/encode_r/n201_4 ;
wire \hdmi/encode_r/n202_4 ;
wire \hdmi/encode_r/n203_4 ;
wire \hdmi/encode_r/n204_4 ;
wire \hdmi/encode_r/n205_4 ;
wire \hdmi/encode_r/n206_4 ;
wire \hdmi/encode_r/n207_4 ;
wire \hdmi/encode_r/n208_4 ;
wire \hdmi/encode_r/n209_4 ;
wire \hdmi/encode_r/n98_17 ;
wire \hdmi/encode_r/n98_18 ;
wire \hdmi/encode_r/n196_5 ;
wire \hdmi/encode_r/n133_6 ;
wire \hdmi/encode_r/n102_6 ;
wire \hdmi/encode_r/n209_6 ;
wire \hdmi/encode_r/n208_6 ;
wire \hdmi/encode_r/n207_6 ;
wire \hdmi/encode_r/n206_6 ;
wire \hdmi/encode_r/n205_6 ;
wire \hdmi/encode_r/n204_6 ;
wire \hdmi/encode_r/n203_6 ;
wire \hdmi/encode_r/n202_6 ;
wire \hdmi/encode_r/n201_6 ;
wire \hdmi/encode_r/n200_6 ;
wire \hdmi/encode_r/n199_6 ;
wire \hdmi/encode_r/n198_6 ;
wire \hdmi/encode_r/eve18 ;
wire \hdmi/encode_r/n97_2 ;
wire \hdmi/encode_r/n96_2 ;
wire \hdmi/encode_r/n98_5 ;
wire \hdmi/encode_r/n98_6 ;
wire \hdmi/encode_r/n97_5 ;
wire \hdmi/encode_r/n97_6 ;
wire \hdmi/encode_r/n96_5 ;
wire \hdmi/encode_r/n96_2_COUT ;
wire \hdmi/encode_r/n165_1 ;
wire \hdmi/encode_r/n165_2 ;
wire \hdmi/encode_r/n164_1 ;
wire \hdmi/encode_r/n164_2 ;
wire \hdmi/encode_r/n163_1 ;
wire \hdmi/encode_r/n163_2 ;
wire \hdmi/encode_r/n162_1 ;
wire \hdmi/encode_r/n162_0_COUT ;
wire \hdmi/encode_r/n181_1 ;
wire \hdmi/encode_r/n181_2 ;
wire \hdmi/encode_r/n180_1 ;
wire \hdmi/encode_r/n180_2 ;
wire \hdmi/encode_r/n179_1 ;
wire \hdmi/encode_r/n179_2 ;
wire \hdmi/encode_r/n178_1 ;
wire \hdmi/encode_r/n178_0_COUT ;
wire \hdmi/encode_r/n176_2 ;
wire \hdmi/encode_r/n176_3 ;
wire \hdmi/encode_r/n175_2 ;
wire \hdmi/encode_r/n175_3 ;
wire \hdmi/encode_r/n174_2 ;
wire \hdmi/encode_r/n174_3 ;
wire \hdmi/encode_r/n173_2 ;
wire \hdmi/encode_r/n173_0_COUT ;
wire \hdmi/encode_r/n140_6 ;
wire \hdmi/encode_r/n150_6 ;
wire \hdmi/encode_r/n151_6 ;
wire \hdmi/encode_r/n152_6 ;
wire \hdmi/encode_r/n153_6 ;
wire \hdmi/encode_r/n154_6 ;
wire \hdmi/encode_r/n155_6 ;
wire \hdmi/encode_r/n156_6 ;
wire \hdmi/encode_r/n157_6 ;
wire \hdmi/encode_r/n23_5 ;
wire \hdmi/encode_r/n27_5 ;
wire \hdmi/encode_r/n31_5 ;
wire \hdmi/encode_r/tpb11_3_7 ;
wire \hdmi/encode_r/tpb11_2_7 ;
wire \hdmi/encode_r/tpb11_1_7 ;
wire \hdmi/encode_r/tpb11_0_7 ;
wire \hdmi/encode_r/n101_7 ;
wire [6:3] \hdmi/encode_r/dat2_0 ;
wire [6:3] \hdmi/encode_r/dat3 ;
wire [6:4] \hdmi/encode_r/dat4 ;
wire [6:5] \hdmi/encode_r/dat5 ;
wire [6:6] \hdmi/encode_r/dat6 ;
wire [1:1] \hdmi/encode_r/par2 ;
wire [2:1] \hdmi/encode_r/par3 ;
wire [3:1] \hdmi/encode_r/par4 ;
wire [4:1] \hdmi/encode_r/par5 ;
wire [4:2] \hdmi/encode_r/par6 ;
wire [4:3] \hdmi/encode_r/par7 ;
wire [7:3] \hdmi/encode_r/enc3 ;
wire [7:1] \hdmi/encode_r/enc4_0 ;
wire [7:1] \hdmi/encode_r/enc5 ;
wire [7:0] \hdmi/encode_r/enc6 ;
wire [7:0] \hdmi/encode_r/enc7 ;
wire [7:0] \hdmi/encode_r/enc8 ;
wire [7:0] \hdmi/encode_r/enc9_0 ;
wire [3:0] \hdmi/encode_r/tpa10 ;
wire [3:0] \hdmi/encode_r/tpa11 ;
wire [3:0] \hdmi/encode_r/tpb11 ;
wire [3:2] \hdmi/encode_r/eon13 ;
wire [3:2] \hdmi/encode_r/eon14 ;
wire [3:2] \hdmi/encode_r/eon15 ;
wire [3:2] \hdmi/encode_r/eon16 ;
wire [3:2] \hdmi/encode_r/eon17_0 ;
wire [3:3] \hdmi/encode_r/eon18 ;
wire [3:0] \hdmi/encode_r/inv18 ;
wire [3:0] \hdmi/encode_r/shr18 ;
wire [3:0] \hdmi/encode_r/shl18 ;
wire [9:0] \hdmi/encode_r/tmds_even18 ;
wire [7:0] \hdmi/encode_r/tmds_pos18 ;
wire [7:0] \hdmi/encode_r/tmds_neg18 ;
wire [3:0] \hdmi/encode_r/bias ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
ELVDS_OBUF \hdmi/OBUFDS_clock  (
	.I(\hdmi/serial_tmds [3]),
	.O(hdmi_tx_p[3]),
	.OB(hdmi_tx_n[3])
);
ELVDS_OBUF \hdmi/OBUFDS_red  (
	.I(\hdmi/serial_tmds [2]),
	.O(hdmi_tx_p[2]),
	.OB(hdmi_tx_n[2])
);
ELVDS_OBUF \hdmi/OBUFDS_green  (
	.I(\hdmi/serial_tmds [1]),
	.O(hdmi_tx_p[1]),
	.OB(hdmi_tx_n[1])
);
ELVDS_OBUF \hdmi/OBUFDS_blue  (
	.I(\hdmi/serial_tmds [0]),
	.O(hdmi_tx_p[0]),
	.OB(hdmi_tx_n[0])
);
LUT2 reset_s0 (
	.I0(lock),
	.I1(was_reset),
	.F(reset)
);
defparam reset_s0.INIT=4'h7;
LUT4 n22_s0 (
	.I0(n22_4),
	.I1(reset_counter[0]),
	.I2(reset_counter[1]),
	.I3(reset_counter[2]),
	.F(n22_3)
);
defparam n22_s0.INIT=16'h8000;
LUT3 data_memory_read_addr_bus_12_s0 (
	.I0(rc_controller_mem_din_addr[12]),
	.I1(data_memory_read_addr_bus_12_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[12])
);
defparam data_memory_read_addr_bus_12_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_11_s0 (
	.I0(rc_controller_mem_din_addr[11]),
	.I1(data_memory_read_addr_bus_11_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[11])
);
defparam data_memory_read_addr_bus_11_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_10_s0 (
	.I0(rc_controller_mem_din_addr[10]),
	.I1(data_memory_read_addr_bus_10_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[10])
);
defparam data_memory_read_addr_bus_10_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_9_s0 (
	.I0(rc_controller_mem_din_addr[9]),
	.I1(data_memory_read_addr_bus_9_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[9])
);
defparam data_memory_read_addr_bus_9_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_8_s0 (
	.I0(rc_controller_mem_din_addr[8]),
	.I1(data_memory_read_addr_bus_8_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[8])
);
defparam data_memory_read_addr_bus_8_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_7_s0 (
	.I0(rc_controller_mem_din_addr[7]),
	.I1(data_memory_read_addr_bus_7_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[7])
);
defparam data_memory_read_addr_bus_7_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_6_s0 (
	.I0(rc_controller_mem_din_addr[6]),
	.I1(data_memory_read_addr_bus_6_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[6])
);
defparam data_memory_read_addr_bus_6_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_5_s0 (
	.I0(rc_controller_mem_din_addr[5]),
	.I1(data_memory_read_addr_bus_5_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[5])
);
defparam data_memory_read_addr_bus_5_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_4_s0 (
	.I0(rc_controller_mem_din_addr[4]),
	.I1(data_memory_read_addr_bus_4_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[4])
);
defparam data_memory_read_addr_bus_4_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_3_s0 (
	.I0(rc_controller_mem_din_addr[3]),
	.I1(data_memory_read_addr_bus_3_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[3])
);
defparam data_memory_read_addr_bus_3_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_2_s0 (
	.I0(rc_controller_mem_din_addr[2]),
	.I1(data_memory_read_addr_bus_2_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[2])
);
defparam data_memory_read_addr_bus_2_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_1_s0 (
	.I0(rc_controller_mem_din_addr[1]),
	.I1(data_memory_read_addr_bus_1_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[1])
);
defparam data_memory_read_addr_bus_1_s0.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_0_s0 (
	.I0(rc_controller_mem_din_addr[0]),
	.I1(data_memory_read_addr_bus_0_4),
	.I2(copy_Z),
	.F(data_memory_read_addr_bus[0])
);
defparam data_memory_read_addr_bus_0_s0.INIT=8'hA3;
LUT4 data_memory_write_addr_bus_0_s2 (
	.I0(cpu_mem_dout_0_3),
	.I1(n197_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[0])
);
defparam data_memory_write_addr_bus_0_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_1_s2 (
	.I0(cpu_mem_dout_1_3),
	.I1(n196_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[1])
);
defparam data_memory_write_addr_bus_1_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_2_s2 (
	.I0(cpu_mem_dout_2_3),
	.I1(n195_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[2])
);
defparam data_memory_write_addr_bus_2_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_3_s2 (
	.I0(cpu_mem_dout_3_3),
	.I1(n194_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[3])
);
defparam data_memory_write_addr_bus_3_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_4_s2 (
	.I0(cpu_mem_dout_4_3),
	.I1(n193_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[4])
);
defparam data_memory_write_addr_bus_4_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_5_s2 (
	.I0(cpu_mem_dout_5_3),
	.I1(n192_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[5])
);
defparam data_memory_write_addr_bus_5_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_6_s2 (
	.I0(cpu_mem_dout_6_3),
	.I1(n191_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[6])
);
defparam data_memory_write_addr_bus_6_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_7_s2 (
	.I0(cpu_mem_dout_7_3),
	.I1(n190_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[7])
);
defparam data_memory_write_addr_bus_7_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_8_s2 (
	.I0(cpu_mem_dout_8_3),
	.I1(n189_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[8])
);
defparam data_memory_write_addr_bus_8_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_9_s2 (
	.I0(cpu_mem_dout_9_3),
	.I1(n188_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[9])
);
defparam data_memory_write_addr_bus_9_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_10_s2 (
	.I0(cpu_mem_dout_10_3),
	.I1(n187_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[10])
);
defparam data_memory_write_addr_bus_10_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_11_s2 (
	.I0(cpu_mem_dout_11_3),
	.I1(n186_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[11])
);
defparam data_memory_write_addr_bus_11_s2.INIT=16'h050C;
LUT4 data_memory_write_addr_bus_12_s2 (
	.I0(cpu_mem_dout_12_4),
	.I1(n185_1),
	.I2(copy_Z),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_addr_bus[12])
);
defparam data_memory_write_addr_bus_12_s2.INIT=16'h050C;
LUT2 data_memory_write_we_bus_s2 (
	.I0(copy_Z),
	.I1(sp_new_4_27),
	.F(data_memory_write_we_bus)
);
defparam data_memory_write_we_bus_s2.INIT=4'h4;
LUT2 n22_s1 (
	.I0(reset_counter[3]),
	.I1(reset_counter[4]),
	.F(n22_4)
);
defparam n22_s1.INIT=4'h8;
LUT3 data_memory_read_addr_bus_12_s1 (
	.I0(cpu_mem_dout_12_4),
	.I1(n185_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_12_4)
);
defparam data_memory_read_addr_bus_12_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_11_s1 (
	.I0(cpu_mem_dout_11_3),
	.I1(n186_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_11_4)
);
defparam data_memory_read_addr_bus_11_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_10_s1 (
	.I0(cpu_mem_dout_10_3),
	.I1(n187_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_10_4)
);
defparam data_memory_read_addr_bus_10_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_9_s1 (
	.I0(cpu_mem_dout_9_3),
	.I1(n188_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_9_4)
);
defparam data_memory_read_addr_bus_9_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_8_s1 (
	.I0(cpu_mem_dout_8_3),
	.I1(n189_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_8_4)
);
defparam data_memory_read_addr_bus_8_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_7_s1 (
	.I0(cpu_mem_dout_7_3),
	.I1(n190_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_7_4)
);
defparam data_memory_read_addr_bus_7_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_6_s1 (
	.I0(cpu_mem_dout_6_3),
	.I1(n191_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_6_4)
);
defparam data_memory_read_addr_bus_6_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_5_s1 (
	.I0(cpu_mem_dout_5_3),
	.I1(n192_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_5_4)
);
defparam data_memory_read_addr_bus_5_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_4_s1 (
	.I0(cpu_mem_dout_4_3),
	.I1(n193_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_4_4)
);
defparam data_memory_read_addr_bus_4_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_3_s1 (
	.I0(cpu_mem_dout_3_3),
	.I1(n194_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_3_4)
);
defparam data_memory_read_addr_bus_3_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_2_s1 (
	.I0(cpu_mem_dout_2_3),
	.I1(n195_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_2_4)
);
defparam data_memory_read_addr_bus_2_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_1_s1 (
	.I0(cpu_mem_dout_1_3),
	.I1(n196_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_1_4)
);
defparam data_memory_read_addr_bus_1_s1.INIT=8'hA3;
LUT3 data_memory_read_addr_bus_0_s1 (
	.I0(cpu_mem_dout_0_3),
	.I1(n197_1),
	.I2(cpu_mem_dout_15_5),
	.F(data_memory_read_addr_bus_0_4)
);
defparam data_memory_read_addr_bus_0_s1.INIT=8'hA3;
LUT4 data_memory_write_data_bus_0_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_0_3),
	.I2(cpu_mem_dout_0_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[0])
);
defparam data_memory_write_data_bus_0_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_14_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_14_3),
	.I2(cpu_mem_dout_14_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[14])
);
defparam data_memory_write_data_bus_14_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_2_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_2_3),
	.I2(cpu_mem_dout_2_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[2])
);
defparam data_memory_write_data_bus_2_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_8_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_8_3),
	.I2(cpu_mem_dout_8_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[8])
);
defparam data_memory_write_data_bus_8_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_10_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_10_3),
	.I2(cpu_mem_dout_10_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[10])
);
defparam data_memory_write_data_bus_10_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_11_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_11_3),
	.I2(cpu_mem_dout_11_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[11])
);
defparam data_memory_write_data_bus_11_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_12_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_12_3),
	.I2(cpu_mem_dout_12_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[12])
);
defparam data_memory_write_data_bus_12_s3.INIT=16'h1105;
LUT4 data_memory_write_data_bus_4_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_4_3),
	.I2(cpu_mem_dout_4_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[4])
);
defparam data_memory_write_data_bus_4_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_6_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_6_3),
	.I2(cpu_mem_dout_6_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[6])
);
defparam data_memory_write_data_bus_6_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_7_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_7_3),
	.I2(cpu_mem_dout_15_5),
	.I3(cpu_mem_dout_7_4),
	.F(data_memory_write_data_bus[7])
);
defparam data_memory_write_data_bus_7_s3.INIT=16'h0051;
LUT4 data_memory_write_data_bus_9_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_9_3),
	.I2(cpu_mem_dout_9_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[9])
);
defparam data_memory_write_data_bus_9_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_13_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_13_3),
	.I2(cpu_mem_dout_13_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[13])
);
defparam data_memory_write_data_bus_13_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_15_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_15_3),
	.I2(cpu_mem_dout_15_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[15])
);
defparam data_memory_write_data_bus_15_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_3_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_3_3),
	.I2(cpu_mem_dout_3_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[3])
);
defparam data_memory_write_data_bus_3_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_5_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_5_3),
	.I2(cpu_mem_dout_5_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[5])
);
defparam data_memory_write_data_bus_5_s3.INIT=16'h0511;
LUT4 data_memory_write_data_bus_1_s3 (
	.I0(copy_Z),
	.I1(cpu_mem_dout_1_3),
	.I2(cpu_mem_dout_1_4),
	.I3(cpu_mem_dout_15_5),
	.F(data_memory_write_data_bus[1])
);
defparam data_memory_write_data_bus_1_s3.INIT=16'h5011;
LUT3 n334_s2 (
	.I0(lock),
	.I1(was_reset),
	.I2(\dvh_delay[4] [2]),
	.F(n334_6)
);
defparam n334_s2.INIT=8'h7F;
DFF reset_counter_3_s0 (
	.D(n13_1),
	.CLK(system_clk),
	.Q(reset_counter[3])
);
defparam reset_counter_3_s0.INIT=1'b0;
DFF reset_counter_2_s0 (
	.D(n14_1),
	.CLK(system_clk),
	.Q(reset_counter[2])
);
defparam reset_counter_2_s0.INIT=1'b0;
DFF reset_counter_1_s0 (
	.D(n15_1),
	.CLK(system_clk),
	.Q(reset_counter[1])
);
defparam reset_counter_1_s0.INIT=1'b0;
DFF reset_counter_0_s0 (
	.D(enc11_0_31),
	.CLK(system_clk),
	.Q(reset_counter[0])
);
defparam reset_counter_0_s0.INIT=1'b0;
DFFR rgb_reg_15_s0 (
	.D(pixel_color[15]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[15])
);
defparam rgb_reg_15_s0.INIT=1'b0;
DFFR rgb_reg_14_s0 (
	.D(pixel_color[14]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[14])
);
defparam rgb_reg_14_s0.INIT=1'b0;
DFFR rgb_reg_13_s0 (
	.D(pixel_color[13]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[13])
);
defparam rgb_reg_13_s0.INIT=1'b0;
DFFR rgb_reg_12_s0 (
	.D(pixel_color[12]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[12])
);
defparam rgb_reg_12_s0.INIT=1'b0;
DFFR rgb_reg_11_s0 (
	.D(pixel_color[11]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[11])
);
defparam rgb_reg_11_s0.INIT=1'b0;
DFFR rgb_reg_10_s0 (
	.D(pixel_color[10]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[10])
);
defparam rgb_reg_10_s0.INIT=1'b0;
DFFR rgb_reg_9_s0 (
	.D(pixel_color[9]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[9])
);
defparam rgb_reg_9_s0.INIT=1'b0;
DFFR rgb_reg_8_s0 (
	.D(pixel_color[8]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[8])
);
defparam rgb_reg_8_s0.INIT=1'b0;
DFFR rgb_reg_7_s0 (
	.D(pixel_color[7]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[7])
);
defparam rgb_reg_7_s0.INIT=1'b0;
DFFR rgb_reg_6_s0 (
	.D(pixel_color[6]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[6])
);
defparam rgb_reg_6_s0.INIT=1'b0;
DFFR rgb_reg_5_s0 (
	.D(pixel_color[5]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[5])
);
defparam rgb_reg_5_s0.INIT=1'b0;
DFFR rgb_reg_4_s0 (
	.D(pixel_color[4]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[4])
);
defparam rgb_reg_4_s0.INIT=1'b0;
DFFR rgb_reg_3_s0 (
	.D(pixel_color[3]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[3])
);
defparam rgb_reg_3_s0.INIT=1'b0;
DFFR rgb_reg_2_s0 (
	.D(pixel_color[2]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[2])
);
defparam rgb_reg_2_s0.INIT=1'b0;
DFFR rgb_reg_1_s0 (
	.D(pixel_color[1]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[1])
);
defparam rgb_reg_1_s0.INIT=1'b0;
DFFR rgb_reg_0_s0 (
	.D(pixel_color[0]),
	.CLK(system_clk),
	.RESET(n334_6),
	.Q(rgb_reg[0])
);
defparam rgb_reg_0_s0.INIT=1'b0;
DFFR dvh_2_s0 (
	.D(display_on_Z),
	.CLK(system_clk),
	.RESET(reset),
	.Q(dvh[2])
);
defparam dvh_2_s0.INIT=1'b0;
DFFR dvh_1_s0 (
	.D(vsync_Z),
	.CLK(system_clk),
	.RESET(reset),
	.Q(dvh[1])
);
defparam dvh_1_s0.INIT=1'b0;
DFFR dvh_0_s0 (
	.D(hsync_Z),
	.CLK(system_clk),
	.RESET(reset),
	.Q(dvh[0])
);
defparam dvh_0_s0.INIT=1'b0;
DFFR \dvh_delay[4]_2_s0  (
	.D(\dvh_delay[3] [2]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[4] [2])
);
defparam \dvh_delay[4]_2_s0 .INIT=1'b0;
DFFR \dvh_delay[4]_1_s0  (
	.D(\dvh_delay[3] [1]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[4] [1])
);
defparam \dvh_delay[4]_1_s0 .INIT=1'b0;
DFFR \dvh_delay[4]_0_s0  (
	.D(\dvh_delay[3] [0]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[4] [0])
);
defparam \dvh_delay[4]_0_s0 .INIT=1'b0;
DFFR \dvh_delay[3]_2_s0  (
	.D(\dvh_delay[2] [2]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[3] [2])
);
defparam \dvh_delay[3]_2_s0 .INIT=1'b0;
DFFR \dvh_delay[3]_1_s0  (
	.D(\dvh_delay[2] [1]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[3] [1])
);
defparam \dvh_delay[3]_1_s0 .INIT=1'b0;
DFFR \dvh_delay[3]_0_s0  (
	.D(\dvh_delay[2] [0]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[3] [0])
);
defparam \dvh_delay[3]_0_s0 .INIT=1'b0;
DFFR \dvh_delay[2]_2_s0  (
	.D(\dvh_delay[1] [2]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[2] [2])
);
defparam \dvh_delay[2]_2_s0 .INIT=1'b0;
DFFR \dvh_delay[2]_1_s0  (
	.D(\dvh_delay[1] [1]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[2] [1])
);
defparam \dvh_delay[2]_1_s0 .INIT=1'b0;
DFFR \dvh_delay[2]_0_s0  (
	.D(\dvh_delay[1] [0]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[2] [0])
);
defparam \dvh_delay[2]_0_s0 .INIT=1'b0;
DFFR \dvh_delay[1]_2_s0  (
	.D(\dvh_delay[0] [2]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[1] [2])
);
defparam \dvh_delay[1]_2_s0 .INIT=1'b0;
DFFR \dvh_delay[1]_1_s0  (
	.D(\dvh_delay[0] [1]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[1] [1])
);
defparam \dvh_delay[1]_1_s0 .INIT=1'b0;
DFFR \dvh_delay[1]_0_s0  (
	.D(\dvh_delay[0] [0]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[1] [0])
);
defparam \dvh_delay[1]_0_s0 .INIT=1'b0;
DFFR \dvh_delay[0]_2_s0  (
	.D(dvh[2]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[0] [2])
);
defparam \dvh_delay[0]_2_s0 .INIT=1'b0;
DFFR \dvh_delay[0]_1_s0  (
	.D(dvh[1]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[0] [1])
);
defparam \dvh_delay[0]_1_s0 .INIT=1'b0;
DFFR \dvh_delay[0]_0_s0  (
	.D(dvh[0]),
	.CLK(system_clk),
	.RESET(reset),
	.Q(\dvh_delay[0] [0])
);
defparam \dvh_delay[0]_0_s0 .INIT=1'b0;
DFF reset_counter_4_s0 (
	.D(n12_1),
	.CLK(system_clk),
	.Q(reset_counter[4])
);
defparam reset_counter_4_s0.INIT=1'b0;
DFFE was_reset_s4 (
	.D(VCC),
	.CLK(system_clk),
	.CE(n22_3),
	.Q(was_reset)
);
defparam was_reset_s4.INIT=1'b0;
ALU n15_s (
	.I0(reset_counter[1]),
	.I1(reset_counter[0]),
	.I3(GND),
	.CIN(GND),
	.COUT(n15_2),
	.SUM(n15_1)
);
defparam n15_s.ALU_MODE=0;
ALU n14_s (
	.I0(GND),
	.I1(reset_counter[2]),
	.I3(GND),
	.CIN(n15_2),
	.COUT(n14_2),
	.SUM(n14_1)
);
defparam n14_s.ALU_MODE=0;
ALU n13_s (
	.I0(GND),
	.I1(reset_counter[3]),
	.I3(GND),
	.CIN(n14_2),
	.COUT(n13_2),
	.SUM(n13_1)
);
defparam n13_s.ALU_MODE=0;
ALU n12_s (
	.I0(GND),
	.I1(reset_counter[4]),
	.I3(GND),
	.CIN(n13_2),
	.COUT(n12_0_COUT),
	.SUM(n12_1)
);
defparam n12_s.ALU_MODE=0;
LUT1 n7_s2 (
	.I0(lock),
	.F(n7_6)
);
defparam n7_s2.INIT=2'h1;
rPLL \rPLL/rpll_inst  (
	.RESET(GND),
	.RESET_P(GND),
	.CLKIN(clk),
	.CLKFB(GND),
	.PSDA({GND, GND, GND, GND}),
	.FDLY({GND, GND, GND, GND}),
	.DUTYDA({GND, GND, GND, GND}),
	.ODSEL({GND, GND, GND, GND, GND, GND}),
	.FBDSEL({GND, GND, GND, GND, GND, GND}),
	.IDSEL({GND, GND, GND, GND, GND, GND}),
	.CLKOUT(vga_x5),
	.LOCK(lock),
	.CLKOUTP(\rPLL/clkoutp_o ),
	.CLKOUTD(\rPLL/clkoutd_o ),
	.CLKOUTD3(\rPLL/clkoutd3_o )
);
defparam \rPLL/rpll_inst .CLKFB_SEL="internal";
defparam \rPLL/rpll_inst .DYN_SDIV_SEL=2;
defparam \rPLL/rpll_inst .DYN_IDIV_SEL="false";
defparam \rPLL/rpll_inst .DYN_ODIV_SEL="false";
defparam \rPLL/rpll_inst .IDIV_SEL=2;
defparam \rPLL/rpll_inst .DYN_FBDIV_SEL="false";
defparam \rPLL/rpll_inst .FBDIV_SEL=13;
defparam \rPLL/rpll_inst .DYN_DA_EN="true";
defparam \rPLL/rpll_inst .PSDA_SEL="0000";
defparam \rPLL/rpll_inst .DUTYDA_SEL="1000";
defparam \rPLL/rpll_inst .CLKOUT_BYPASS="false";
defparam \rPLL/rpll_inst .CLKOUTD_BYPASS="false";
defparam \rPLL/rpll_inst .CLKOUTP_BYPASS="false";
defparam \rPLL/rpll_inst .CLKOUTD_SRC="CLKOUT";
defparam \rPLL/rpll_inst .CLKOUTD3_SRC="CLKOUT";
defparam \rPLL/rpll_inst .CLKOUT_FT_DIR=1'b1;
defparam \rPLL/rpll_inst .CLKOUTP_FT_DIR=1'b1;
defparam \rPLL/rpll_inst .CLKOUT_DLY_STEP=0;
defparam \rPLL/rpll_inst .CLKOUTP_DLY_STEP=0;
defparam \rPLL/rpll_inst .FCLKIN="27";
defparam \rPLL/rpll_inst .ODIV_SEL=4;
defparam \rPLL/rpll_inst .DEVICE="GW1NR-9C";
CLKDIV \clkDIV/clkdiv_inst  (
	.HCLKIN(vga_x5),
	.RESETN(lock),
	.CALIB(VCC),
	.CLKOUT(system_clk)
);
defparam \clkDIV/clkdiv_inst .GSREN="false";
defparam \clkDIV/clkdiv_inst .DIV_MODE="5";
LUT4 \vga_controller/hsync_next_s0  (
	.I0(hpos_Z[8]),
	.I1(hpos_Z[7]),
	.I2(\vga_controller/hsync_next_4 ),
	.I3(hpos_Z[9]),
	.F(\vga_controller/hsync_next )
);
defparam \vga_controller/hsync_next_s0 .INIT=16'h4000;
LUT4 \vga_controller/vsync_next_s0  (
	.I0(vpos_Z[2]),
	.I1(vpos_Z[3]),
	.I2(\vga_controller/vsync_next_4 ),
	.I3(\vga_controller/n88_7 ),
	.F(\vga_controller/vsync_next )
);
defparam \vga_controller/vsync_next_s0 .INIT=16'h1000;
LUT4 \vga_controller/n64_s3  (
	.I0(hpos_Z[5]),
	.I1(hpos_Z[4]),
	.I2(\vga_controller/n64_7 ),
	.I3(\vga_controller/n64_8 ),
	.F(\vga_controller/n64_6 )
);
defparam \vga_controller/n64_s3 .INIT=16'h4000;
LUT4 \vga_controller/display_on_next_s0  (
	.I0(hpos_Z[9]),
	.I1(\vga_controller/display_on_next_4 ),
	.I2(vpos_Z[9]),
	.I3(display_on_next_5),
	.F(\vga_controller/display_on_next )
);
defparam \vga_controller/display_on_next_s0 .INIT=16'h000D;
LUT2 \vga_controller/n89_s3  (
	.I0(vpos_Z[0]),
	.I1(\vga_controller/n89_9 ),
	.F(\vga_controller/n89_8 )
);
defparam \vga_controller/n89_s3 .INIT=4'h1;
LUT2 \vga_controller/n88_s2  (
	.I0(vpos_Z[0]),
	.I1(vpos_Z[1]),
	.F(\vga_controller/n88_7 )
);
defparam \vga_controller/n88_s2 .INIT=4'h6;
LUT4 \vga_controller/n87_s2  (
	.I0(vpos_Z[0]),
	.I1(vpos_Z[1]),
	.I2(\vga_controller/n89_9 ),
	.I3(vpos_Z[2]),
	.F(\vga_controller/n87_7 )
);
defparam \vga_controller/n87_s2 .INIT=16'h0708;
LUT4 \vga_controller/n86_s2  (
	.I0(\vga_controller/vsync_next_4 ),
	.I1(\vga_controller/n86_8 ),
	.I2(vpos_Z[1]),
	.I3(vpos_Z[3]),
	.F(\vga_controller/n86_7 )
);
defparam \vga_controller/n86_s2 .INIT=16'h37C0;
LUT2 \vga_controller/n85_s2  (
	.I0(vpos_Z[4]),
	.I1(copy_time_43),
	.F(\vga_controller/n85_7 )
);
defparam \vga_controller/n85_s2 .INIT=4'h6;
LUT3 \vga_controller/n84_s2  (
	.I0(vpos_Z[4]),
	.I1(copy_time_43),
	.I2(vpos_Z[5]),
	.F(\vga_controller/n84_7 )
);
defparam \vga_controller/n84_s2 .INIT=8'h78;
LUT3 \vga_controller/n82_s2  (
	.I0(vpos_Z[6]),
	.I1(\vga_controller/n83_8 ),
	.I2(vpos_Z[7]),
	.F(\vga_controller/n82_7 )
);
defparam \vga_controller/n82_s2 .INIT=8'h78;
LUT4 \vga_controller/n81_s2  (
	.I0(vpos_Z[6]),
	.I1(vpos_Z[7]),
	.I2(\vga_controller/n83_8 ),
	.I3(vpos_Z[8]),
	.F(\vga_controller/n81_7 )
);
defparam \vga_controller/n81_s2 .INIT=16'h7F80;
LUT3 \vga_controller/n80_s2  (
	.I0(\vga_controller/n89_9 ),
	.I1(\vga_controller/n80_8 ),
	.I2(vpos_Z[9]),
	.F(\vga_controller/n80_7 )
);
defparam \vga_controller/n80_s2 .INIT=8'h14;
LUT3 \vga_controller/hsync_next_s1  (
	.I0(hpos_Z[4]),
	.I1(hpos_Z[5]),
	.I2(hpos_Z[6]),
	.F(\vga_controller/hsync_next_4 )
);
defparam \vga_controller/hsync_next_s1 .INIT=8'h7E;
LUT4 \vga_controller/vsync_next_s1  (
	.I0(vpos_Z[4]),
	.I1(vpos_Z[5]),
	.I2(vpos_Z[6]),
	.I3(\vga_controller/vsync_next_5 ),
	.F(\vga_controller/vsync_next_4 )
);
defparam \vga_controller/vsync_next_s1 .INIT=16'h0100;
LUT4 \vga_controller/n64_s4  (
	.I0(hpos_Z[6]),
	.I1(hpos_Z[7]),
	.I2(hpos_Z[8]),
	.I3(hpos_Z[9]),
	.F(\vga_controller/n64_7 )
);
defparam \vga_controller/n64_s4 .INIT=16'h1000;
LUT4 \vga_controller/n64_s5  (
	.I0(hpos_Z[0]),
	.I1(hpos_Z[1]),
	.I2(hpos_Z[2]),
	.I3(hpos_Z[3]),
	.F(\vga_controller/n64_8 )
);
defparam \vga_controller/n64_s5 .INIT=16'h8000;
LUT2 \vga_controller/display_on_next_s1  (
	.I0(hpos_Z[7]),
	.I1(hpos_Z[8]),
	.F(\vga_controller/display_on_next_4 )
);
defparam \vga_controller/display_on_next_s1 .INIT=4'h1;
LUT4 \vga_controller/display_on_next_s2  (
	.I0(vpos_Z[5]),
	.I1(vpos_Z[6]),
	.I2(vpos_Z[7]),
	.I3(vpos_Z[8]),
	.F(display_on_next_5)
);
defparam \vga_controller/display_on_next_s2 .INIT=16'h8000;
LUT4 \vga_controller/n89_s4  (
	.I0(vpos_Z[0]),
	.I1(vpos_Z[1]),
	.I2(\vga_controller/n89_10 ),
	.I3(\vga_controller/vsync_next_4 ),
	.F(\vga_controller/n89_9 )
);
defparam \vga_controller/n89_s4 .INIT=16'h1000;
LUT3 \vga_controller/n86_s3  (
	.I0(vpos_Z[1]),
	.I1(vpos_Z[0]),
	.I2(vpos_Z[2]),
	.F(\vga_controller/n86_8 )
);
defparam \vga_controller/n86_s3 .INIT=8'h90;
LUT3 \vga_controller/n83_s3  (
	.I0(vpos_Z[4]),
	.I1(vpos_Z[5]),
	.I2(copy_time_43),
	.F(\vga_controller/n83_8 )
);
defparam \vga_controller/n83_s3 .INIT=8'h80;
LUT4 \vga_controller/n80_s3  (
	.I0(vpos_Z[6]),
	.I1(vpos_Z[7]),
	.I2(vpos_Z[8]),
	.I3(\vga_controller/n83_8 ),
	.F(\vga_controller/n80_8 )
);
defparam \vga_controller/n80_s3 .INIT=16'h8000;
LUT3 \vga_controller/vsync_next_s2  (
	.I0(vpos_Z[7]),
	.I1(vpos_Z[8]),
	.I2(vpos_Z[9]),
	.F(\vga_controller/vsync_next_5 )
);
defparam \vga_controller/vsync_next_s2 .INIT=8'h10;
LUT2 \vga_controller/n89_s5  (
	.I0(vpos_Z[2]),
	.I1(vpos_Z[3]),
	.F(\vga_controller/n89_10 )
);
defparam \vga_controller/n89_s5 .INIT=4'h8;
LUT4 \vga_controller/n83_s4  (
	.I0(vpos_Z[6]),
	.I1(vpos_Z[4]),
	.I2(vpos_Z[5]),
	.I3(copy_time_43),
	.F(\vga_controller/n83_10 )
);
defparam \vga_controller/n83_s4 .INIT=16'h6AAA;
LUT3 \vga_controller/n147_s1  (
	.I0(lock),
	.I1(was_reset),
	.I2(\vga_controller/n64_6 ),
	.F(\vga_controller/n147_5 )
);
defparam \vga_controller/n147_s1 .INIT=8'hF7;
DFFR \vga_controller/vsync_s0  (
	.D(\vga_controller/vsync_next ),
	.CLK(system_clk),
	.RESET(reset),
	.Q(vsync_Z)
);
defparam \vga_controller/vsync_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_9_s0  (
	.D(\vga_controller/n91_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[9])
);
defparam \vga_controller/hpos_9_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_8_s0  (
	.D(\vga_controller/n92_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[8])
);
defparam \vga_controller/hpos_8_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_7_s0  (
	.D(\vga_controller/n93_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[7])
);
defparam \vga_controller/hpos_7_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_6_s0  (
	.D(\vga_controller/n94_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[6])
);
defparam \vga_controller/hpos_6_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_5_s0  (
	.D(\vga_controller/n95_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[5])
);
defparam \vga_controller/hpos_5_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_4_s0  (
	.D(\vga_controller/n96_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[4])
);
defparam \vga_controller/hpos_4_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_3_s0  (
	.D(\vga_controller/n97_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[3])
);
defparam \vga_controller/hpos_3_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_2_s0  (
	.D(\vga_controller/n98_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[2])
);
defparam \vga_controller/hpos_2_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_1_s0  (
	.D(\vga_controller/n99_1 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[1])
);
defparam \vga_controller/hpos_1_s0 .INIT=1'b0;
DFFR \vga_controller/hpos_0_s0  (
	.D(\vga_controller/n100_6 ),
	.CLK(system_clk),
	.RESET(\vga_controller/n147_5 ),
	.Q(hpos_Z[0])
);
defparam \vga_controller/hpos_0_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_9_s0  (
	.D(\vga_controller/n80_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[9])
);
defparam \vga_controller/vpos_9_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_8_s0  (
	.D(\vga_controller/n81_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[8])
);
defparam \vga_controller/vpos_8_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_7_s0  (
	.D(\vga_controller/n82_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[7])
);
defparam \vga_controller/vpos_7_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_6_s0  (
	.D(\vga_controller/n83_10 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[6])
);
defparam \vga_controller/vpos_6_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_5_s0  (
	.D(\vga_controller/n84_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[5])
);
defparam \vga_controller/vpos_5_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_4_s0  (
	.D(\vga_controller/n85_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[4])
);
defparam \vga_controller/vpos_4_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_3_s0  (
	.D(\vga_controller/n86_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[3])
);
defparam \vga_controller/vpos_3_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_2_s0  (
	.D(\vga_controller/n87_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[2])
);
defparam \vga_controller/vpos_2_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_1_s0  (
	.D(\vga_controller/n88_7 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[1])
);
defparam \vga_controller/vpos_1_s0 .INIT=1'b0;
DFFRE \vga_controller/vpos_0_s0  (
	.D(\vga_controller/n89_8 ),
	.CLK(system_clk),
	.CE(\vga_controller/n64_6 ),
	.RESET(reset),
	.Q(vpos_Z[0])
);
defparam \vga_controller/vpos_0_s0 .INIT=1'b0;
DFFR \vga_controller/display_on_s0  (
	.D(\vga_controller/display_on_next ),
	.CLK(system_clk),
	.RESET(reset),
	.Q(display_on_Z)
);
defparam \vga_controller/display_on_s0 .INIT=1'b0;
DFFR \vga_controller/hsync_s0  (
	.D(\vga_controller/hsync_next ),
	.CLK(system_clk),
	.RESET(reset),
	.Q(hsync_Z)
);
defparam \vga_controller/hsync_s0 .INIT=1'b0;
ALU \vga_controller/n99_s  (
	.I0(hpos_Z[1]),
	.I1(hpos_Z[0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\vga_controller/n99_2 ),
	.SUM(\vga_controller/n99_1 )
);
defparam \vga_controller/n99_s .ALU_MODE=0;
ALU \vga_controller/n98_s  (
	.I0(GND),
	.I1(hpos_Z[2]),
	.I3(GND),
	.CIN(\vga_controller/n99_2 ),
	.COUT(\vga_controller/n98_2 ),
	.SUM(\vga_controller/n98_1 )
);
defparam \vga_controller/n98_s .ALU_MODE=0;
ALU \vga_controller/n97_s  (
	.I0(GND),
	.I1(hpos_Z[3]),
	.I3(GND),
	.CIN(\vga_controller/n98_2 ),
	.COUT(\vga_controller/n97_2 ),
	.SUM(\vga_controller/n97_1 )
);
defparam \vga_controller/n97_s .ALU_MODE=0;
ALU \vga_controller/n96_s  (
	.I0(GND),
	.I1(hpos_Z[4]),
	.I3(GND),
	.CIN(\vga_controller/n97_2 ),
	.COUT(\vga_controller/n96_2 ),
	.SUM(\vga_controller/n96_1 )
);
defparam \vga_controller/n96_s .ALU_MODE=0;
ALU \vga_controller/n95_s  (
	.I0(GND),
	.I1(hpos_Z[5]),
	.I3(GND),
	.CIN(\vga_controller/n96_2 ),
	.COUT(\vga_controller/n95_2 ),
	.SUM(\vga_controller/n95_1 )
);
defparam \vga_controller/n95_s .ALU_MODE=0;
ALU \vga_controller/n94_s  (
	.I0(GND),
	.I1(hpos_Z[6]),
	.I3(GND),
	.CIN(\vga_controller/n95_2 ),
	.COUT(\vga_controller/n94_2 ),
	.SUM(\vga_controller/n94_1 )
);
defparam \vga_controller/n94_s .ALU_MODE=0;
ALU \vga_controller/n93_s  (
	.I0(GND),
	.I1(hpos_Z[7]),
	.I3(GND),
	.CIN(\vga_controller/n94_2 ),
	.COUT(\vga_controller/n93_2 ),
	.SUM(\vga_controller/n93_1 )
);
defparam \vga_controller/n93_s .ALU_MODE=0;
ALU \vga_controller/n92_s  (
	.I0(GND),
	.I1(hpos_Z[8]),
	.I3(GND),
	.CIN(\vga_controller/n93_2 ),
	.COUT(\vga_controller/n92_2 ),
	.SUM(\vga_controller/n92_1 )
);
defparam \vga_controller/n92_s .ALU_MODE=0;
ALU \vga_controller/n91_s  (
	.I0(GND),
	.I1(hpos_Z[9]),
	.I3(GND),
	.CIN(\vga_controller/n92_2 ),
	.COUT(\vga_controller/n91_0_COUT ),
	.SUM(\vga_controller/n91_1 )
);
defparam \vga_controller/n91_s .ALU_MODE=0;
LUT1 \vga_controller/n100_s2  (
	.I0(hpos_Z[0]),
	.F(\vga_controller/n100_6 )
);
defparam \vga_controller/n100_s2 .INIT=2'h1;
LUT2 \brus16_controller/gpu_reset_Z_s  (
	.I0(copy_Z),
	.I1(copy_time),
	.F(gpu_reset_Z)
);
defparam \brus16_controller/gpu_reset_Z_s .INIT=4'h4;
LUT4 \brus16_controller/copy_time_s29  (
	.I0(vpos_Z[4]),
	.I1(display_on_next_5),
	.I2(copy_time_43),
	.I3(vpos_Z[9]),
	.F(copy_time)
);
defparam \brus16_controller/copy_time_s29 .INIT=16'hFF80;
LUT4 \brus16_controller/copy_time_s30  (
	.I0(vpos_Z[0]),
	.I1(vpos_Z[1]),
	.I2(vpos_Z[2]),
	.I3(vpos_Z[3]),
	.F(copy_time_43)
);
defparam \brus16_controller/copy_time_s30 .INIT=16'h8000;
DFFR \brus16_controller/copy_start_s0  (
	.D(gpu_reset_Z),
	.CLK(system_clk),
	.RESET(reset),
	.Q(copy_start_Z)
);
defparam \brus16_controller/copy_start_s0 .INIT=1'b0;
DFFR \brus16_controller/copy_s0  (
	.D(copy_time),
	.CLK(system_clk),
	.RESET(reset),
	.Q(copy_Z)
);
defparam \brus16_controller/copy_s0 .INIT=1'b0;
LUT3 \cpu/cpu_mem_dout_15_s  (
	.I0(cpu_mem_dout_15_3),
	.I1(cpu_mem_dout_15_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [15])
);
defparam \cpu/cpu_mem_dout_15_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_14_s  (
	.I0(cpu_mem_dout_14_3),
	.I1(cpu_mem_dout_14_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [14])
);
defparam \cpu/cpu_mem_dout_14_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_13_s  (
	.I0(cpu_mem_dout_13_3),
	.I1(cpu_mem_dout_13_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [13])
);
defparam \cpu/cpu_mem_dout_13_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_12_s  (
	.I0(cpu_mem_dout_12_3),
	.I1(cpu_mem_dout_12_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [12])
);
defparam \cpu/cpu_mem_dout_12_s .INIT=8'h53;
LUT3 \cpu/cpu_mem_dout_11_s  (
	.I0(cpu_mem_dout_11_3),
	.I1(cpu_mem_dout_11_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [11])
);
defparam \cpu/cpu_mem_dout_11_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_10_s  (
	.I0(cpu_mem_dout_10_3),
	.I1(cpu_mem_dout_10_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [10])
);
defparam \cpu/cpu_mem_dout_10_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_9_s  (
	.I0(cpu_mem_dout_9_3),
	.I1(cpu_mem_dout_9_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [9])
);
defparam \cpu/cpu_mem_dout_9_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_8_s  (
	.I0(cpu_mem_dout_8_3),
	.I1(cpu_mem_dout_8_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [8])
);
defparam \cpu/cpu_mem_dout_8_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_7_s  (
	.I0(cpu_mem_dout_7_3),
	.I1(cpu_mem_dout_15_5),
	.I2(cpu_mem_dout_7_4),
	.F(\cpu/cpu_mem_dout [7])
);
defparam \cpu/cpu_mem_dout_7_s .INIT=8'h0D;
LUT3 \cpu/cpu_mem_dout_6_s  (
	.I0(cpu_mem_dout_6_3),
	.I1(cpu_mem_dout_6_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [6])
);
defparam \cpu/cpu_mem_dout_6_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_5_s  (
	.I0(cpu_mem_dout_5_3),
	.I1(cpu_mem_dout_5_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [5])
);
defparam \cpu/cpu_mem_dout_5_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_4_s  (
	.I0(cpu_mem_dout_4_3),
	.I1(cpu_mem_dout_4_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [4])
);
defparam \cpu/cpu_mem_dout_4_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_3_s  (
	.I0(cpu_mem_dout_3_3),
	.I1(cpu_mem_dout_3_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [3])
);
defparam \cpu/cpu_mem_dout_3_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_2_s  (
	.I0(cpu_mem_dout_2_3),
	.I1(cpu_mem_dout_2_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [2])
);
defparam \cpu/cpu_mem_dout_2_s .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_1_s  (
	.I0(cpu_mem_dout_1_3),
	.I1(cpu_mem_dout_1_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [1])
);
defparam \cpu/cpu_mem_dout_1_s .INIT=8'hC5;
LUT3 \cpu/cpu_mem_dout_0_s  (
	.I0(cpu_mem_dout_0_3),
	.I1(cpu_mem_dout_0_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/cpu_mem_dout [0])
);
defparam \cpu/cpu_mem_dout_0_s .INIT=8'h35;
LUT3 \cpu/alu_y_15_s0  (
	.I0(cpu_mem_dout_15_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [15])
);
defparam \cpu/alu_y_15_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_14_s0  (
	.I0(cpu_mem_dout_14_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [14])
);
defparam \cpu/alu_y_14_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_13_s0  (
	.I0(cpu_mem_dout_13_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [13])
);
defparam \cpu/alu_y_13_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_12_s0  (
	.I0(cpu_mem_dout_15_5),
	.I1(cpu_mem_dout_12_4),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [12])
);
defparam \cpu/alu_y_12_s0 .INIT=8'hF2;
LUT3 \cpu/alu_y_11_s0  (
	.I0(cpu_mem_dout_11_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [11])
);
defparam \cpu/alu_y_11_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_10_s0  (
	.I0(cpu_mem_dout_10_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [10])
);
defparam \cpu/alu_y_10_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_9_s0  (
	.I0(cpu_mem_dout_9_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [9])
);
defparam \cpu/alu_y_9_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_8_s0  (
	.I0(cpu_mem_dout_8_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/alu_y [8])
);
defparam \cpu/alu_y_8_s0 .INIT=8'hF4;
LUT4 \cpu/alu_y_7_s0  (
	.I0(cpu_mem_dout_7_3),
	.I1(program_memory_data_bus[7]),
	.I2(reset),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y [7])
);
defparam \cpu/alu_y_7_s0 .INIT=16'h0C05;
LUT4 \cpu/alu_y_6_s0  (
	.I0(cpu_mem_dout_6_3),
	.I1(program_memory_data_bus[6]),
	.I2(reset),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y [6])
);
defparam \cpu/alu_y_6_s0 .INIT=16'h0C05;
LUT3 \cpu/alu_y_5_s0  (
	.I0(cpu_mem_dout_5_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_5_4 ),
	.F(\cpu/alu_y [5])
);
defparam \cpu/alu_y_5_s0 .INIT=8'hF4;
LUT4 \cpu/alu_y_4_s0  (
	.I0(cpu_mem_dout_4_3),
	.I1(program_memory_data_bus[4]),
	.I2(reset),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y [4])
);
defparam \cpu/alu_y_4_s0 .INIT=16'h0C05;
LUT3 \cpu/alu_y_3_s0  (
	.I0(cpu_mem_dout_3_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_3_4 ),
	.F(\cpu/alu_y [3])
);
defparam \cpu/alu_y_3_s0 .INIT=8'hF4;
LUT3 \cpu/alu_y_2_s0  (
	.I0(cpu_mem_dout_2_3),
	.I1(program_memory_data_bus[9]),
	.I2(\cpu/alu_y_2_4 ),
	.F(\cpu/alu_y [2])
);
defparam \cpu/alu_y_2_s0 .INIT=8'hD0;
LUT4 \cpu/alu_y_1_s0  (
	.I0(cpu_mem_dout_1_3),
	.I1(program_memory_data_bus[1]),
	.I2(reset),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y [1])
);
defparam \cpu/alu_y_1_s0 .INIT=16'h0C05;
LUT3 \cpu/alu_y_0_s0  (
	.I0(\cpu/instr [0]),
	.I1(cpu_mem_dout_0_3),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/alu_y [0])
);
defparam \cpu/alu_y_0_s0 .INIT=8'h3A;
LUT3 \cpu/write_to_rstack_s2  (
	.I0(program_memory_data_bus[13]),
	.I1(program_memory_data_bus[14]),
	.I2(\cpu/write_to_rstack_8 ),
	.F(\cpu/write_to_rstack )
);
defparam \cpu/write_to_rstack_s2 .INIT=8'h40;
LUT3 \cpu/sp_new_4_s17  (
	.I0(sp_new_4_27),
	.I1(\cpu/sp_new_4_28 ),
	.I2(\cpu/sp_new_4_46 ),
	.F(\cpu/sp_new_4_22 )
);
defparam \cpu/sp_new_4_s17 .INIT=8'hEF;
LUT3 \cpu/program_memory_addr_bus_12_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [12]),
	.I2(\cpu/pc_new_12_24 ),
	.F(program_memory_addr_bus[12])
);
defparam \cpu/program_memory_addr_bus_12_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_11_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [11]),
	.I2(\cpu/pc_new_11_26 ),
	.F(program_memory_addr_bus[11])
);
defparam \cpu/program_memory_addr_bus_11_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_10_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [10]),
	.I2(\cpu/pc_new_10_27 ),
	.F(program_memory_addr_bus[10])
);
defparam \cpu/program_memory_addr_bus_10_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_9_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [9]),
	.I2(\cpu/pc_new_9_24 ),
	.F(program_memory_addr_bus[9])
);
defparam \cpu/program_memory_addr_bus_9_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_8_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [8]),
	.I2(\cpu/pc_new_8_24 ),
	.F(program_memory_addr_bus[8])
);
defparam \cpu/program_memory_addr_bus_8_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_7_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [7]),
	.I2(\cpu/pc_new_7_27 ),
	.F(program_memory_addr_bus[7])
);
defparam \cpu/program_memory_addr_bus_7_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_6_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [6]),
	.I2(\cpu/pc_new_6_24 ),
	.F(program_memory_addr_bus[6])
);
defparam \cpu/program_memory_addr_bus_6_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_5_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [5]),
	.I2(\cpu/pc_new_5_24 ),
	.F(program_memory_addr_bus[5])
);
defparam \cpu/program_memory_addr_bus_5_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_4_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [4]),
	.I2(\cpu/pc_new_4_27 ),
	.F(program_memory_addr_bus[4])
);
defparam \cpu/program_memory_addr_bus_4_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_3_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [3]),
	.I2(\cpu/pc_new_3_24 ),
	.F(program_memory_addr_bus[3])
);
defparam \cpu/program_memory_addr_bus_3_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_2_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [2]),
	.I2(\cpu/pc_new_2_24 ),
	.F(program_memory_addr_bus[2])
);
defparam \cpu/program_memory_addr_bus_2_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_1_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [1]),
	.I2(\cpu/pc_new_1_27 ),
	.F(program_memory_addr_bus[1])
);
defparam \cpu/program_memory_addr_bus_1_s .INIT=8'hF4;
LUT3 \cpu/program_memory_addr_bus_0_s  (
	.I0(\cpu/pc_new_11_43 ),
	.I1(\cpu/pc [0]),
	.I2(\cpu/pc_new_0_25 ),
	.F(program_memory_addr_bus[0])
);
defparam \cpu/program_memory_addr_bus_0_s .INIT=8'hF4;
LUT3 \cpu/rsp_new_3_s12  (
	.I0(\cpu/n508_13 ),
	.I1(\cpu/rsp [3]),
	.I2(\cpu/rsp_new_3_20 ),
	.F(\cpu/rsp_new [3])
);
defparam \cpu/rsp_new_3_s12 .INIT=8'hF4;
LUT2 \cpu/rsp_new_2_s12  (
	.I0(\cpu/rsp_new_2_21 ),
	.I1(\cpu/rsp [2]),
	.F(\cpu/rsp_new [2])
);
defparam \cpu/rsp_new_2_s12 .INIT=4'h9;
LUT3 \cpu/rsp_new_1_s12  (
	.I0(\cpu/n508_13 ),
	.I1(\cpu/rsp [1]),
	.I2(\cpu/rsp_new_1_20 ),
	.F(\cpu/rsp_new [1])
);
defparam \cpu/rsp_new_1_s12 .INIT=8'hF4;
LUT2 \cpu/rsp_new_0_s14  (
	.I0(\cpu/rsp [0]),
	.I1(\cpu/n508_13 ),
	.F(\cpu/rsp_new [0])
);
defparam \cpu/rsp_new_0_s14 .INIT=4'h6;
LUT3 \cpu/sp_new_4_s18  (
	.I0(\cpu/sp_new_4_22 ),
	.I1(\cpu/sp [4]),
	.I2(\cpu/sp_new_4_26 ),
	.F(\cpu/sp_new [4])
);
defparam \cpu/sp_new_4_s18 .INIT=8'hF4;
LUT3 \cpu/sp_new_3_s17  (
	.I0(\cpu/sp_new_4_22 ),
	.I1(\cpu/sp [3]),
	.I2(\cpu/sp_new_3_24 ),
	.F(\cpu/sp_new [3])
);
defparam \cpu/sp_new_3_s17 .INIT=8'hF4;
LUT3 \cpu/sp_new_2_s17  (
	.I0(\cpu/sp_new_4_22 ),
	.I1(\cpu/sp [2]),
	.I2(\cpu/sp_new_2_24 ),
	.F(\cpu/sp_new [2])
);
defparam \cpu/sp_new_2_s17 .INIT=8'hF4;
LUT3 \cpu/sp_new_1_s17  (
	.I0(\cpu/sp_new_4_22 ),
	.I1(\cpu/sp [1]),
	.I2(\cpu/sp_new_1_24 ),
	.F(\cpu/sp_new [1])
);
defparam \cpu/sp_new_1_s17 .INIT=8'hF4;
LUT2 \cpu/sp_new_0_s19  (
	.I0(\cpu/sp_new_0_27 ),
	.I1(\cpu/sp [0]),
	.F(\cpu/sp_new [0])
);
defparam \cpu/sp_new_0_s19 .INIT=4'h6;
LUT4 \cpu/stack_top_new_15_s6  (
	.I0(\cpu/stack_top_new_15_11 ),
	.I1(\cpu/stack_top_new_15_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_15_14 ),
	.F(\cpu/stack_top_new [15])
);
defparam \cpu/stack_top_new_15_s6 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_14_s6  (
	.I0(\cpu/stack_top_new_15_12 ),
	.I1(\cpu/stack_top_new_14_11 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_14_12 ),
	.F(\cpu/stack_top_new [14])
);
defparam \cpu/stack_top_new_14_s6 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_13_s6  (
	.I0(\cpu/stack_top_new_13_11 ),
	.I1(\cpu/stack_top_new_13_12 ),
	.I2(\cpu/stack_top_new_13_13 ),
	.I3(program_memory_data_bus[15]),
	.F(\cpu/stack_top_new [13])
);
defparam \cpu/stack_top_new_13_s6 .INIT=16'h00BF;
LUT4 \cpu/stack_top_new_12_s6  (
	.I0(\cpu/stack_top_new_13_12 ),
	.I1(\cpu/stack_top_new_12_11 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_12_12 ),
	.F(\cpu/stack_top_new [12])
);
defparam \cpu/stack_top_new_12_s6 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_11_s6  (
	.I0(\cpu/stack_top_new_15_12 ),
	.I1(\cpu/stack_top_new_11_11 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_11_12 ),
	.F(\cpu/stack_top_new [11])
);
defparam \cpu/stack_top_new_11_s6 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_10_s6  (
	.I0(\cpu/stack_top_new_10_11 ),
	.I1(\cpu/stack_top_new_13_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_10_12 ),
	.F(\cpu/stack_top_new [10])
);
defparam \cpu/stack_top_new_10_s6 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_9_s6  (
	.I0(\cpu/stack_top_new_13_12 ),
	.I1(\cpu/stack_top_new_9_11 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_9_12 ),
	.F(\cpu/stack_top_new [9])
);
defparam \cpu/stack_top_new_9_s6 .INIT=16'h70FF;
LUT3 \cpu/pc_new_11_s18  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [11]),
	.I2(\cpu/pc_new_11_28 ),
	.F(\cpu/pc_new_11_26 )
);
defparam \cpu/pc_new_11_s18 .INIT=8'h4F;
LUT3 \cpu/pc_new_9_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [9]),
	.I2(\cpu/pc_new_9_25 ),
	.F(\cpu/pc_new_9_24 )
);
defparam \cpu/pc_new_9_s17 .INIT=8'h4F;
LUT3 \cpu/pc_new_8_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [8]),
	.I2(\cpu/pc_new_8_25 ),
	.F(\cpu/pc_new_8_24 )
);
defparam \cpu/pc_new_8_s17 .INIT=8'h4F;
LUT3 \cpu/pc_new_6_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [6]),
	.I2(\cpu/pc_new_6_25 ),
	.F(\cpu/pc_new_6_24 )
);
defparam \cpu/pc_new_6_s17 .INIT=8'h4F;
LUT3 \cpu/pc_new_5_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [5]),
	.I2(\cpu/pc_new_5_25 ),
	.F(\cpu/pc_new_5_24 )
);
defparam \cpu/pc_new_5_s17 .INIT=8'h4F;
LUT3 \cpu/pc_new_3_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [3]),
	.I2(\cpu/pc_new_3_25 ),
	.F(\cpu/pc_new_3_24 )
);
defparam \cpu/pc_new_3_s17 .INIT=8'h4F;
LUT3 \cpu/pc_new_2_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [2]),
	.I2(\cpu/pc_new_2_25 ),
	.F(\cpu/pc_new_2_24 )
);
defparam \cpu/pc_new_2_s17 .INIT=8'h4F;
LUT3 \cpu/pc_new_0_s18  (
	.I0(\cpu/pc [0]),
	.I1(\cpu/pc_new_11_41 ),
	.I2(\cpu/pc_new_0_26 ),
	.F(\cpu/pc_new_0_25 )
);
defparam \cpu/pc_new_0_s18 .INIT=8'h1F;
LUT4 \cpu/sp_new_4_s19  (
	.I0(\cpu/sp_new_4_44 ),
	.I1(\cpu/sp_new_4_31 ),
	.I2(\cpu/sp_new_4_32 ),
	.I3(\cpu/sp_new_4_33 ),
	.F(\cpu/sp_new_4_26 )
);
defparam \cpu/sp_new_4_s19 .INIT=16'hFFF4;
LUT4 \cpu/sp_new_3_s18  (
	.I0(\cpu/sp_new_3_25 ),
	.I1(\cpu/sp_new_4_44 ),
	.I2(\cpu/sp [3]),
	.I3(\cpu/sp_new_3_26 ),
	.F(\cpu/sp_new_3_24 )
);
defparam \cpu/sp_new_3_s18 .INIT=16'h5775;
LUT4 \cpu/sp_new_2_s18  (
	.I0(\cpu/sp_new_2_25 ),
	.I1(sp_new_4_27),
	.I2(\cpu/sp_new_2_26 ),
	.I3(\cpu/sp_new_2_27 ),
	.F(\cpu/sp_new_2_24 )
);
defparam \cpu/sp_new_2_s18 .INIT=16'hFFF4;
LUT4 \cpu/sp_new_1_s18  (
	.I0(\cpu/sp_new_1_25 ),
	.I1(\cpu/sp_new_1_26 ),
	.I2(\cpu/sp [1]),
	.I3(\cpu/sp_new_1_27 ),
	.F(\cpu/sp_new_1_24 )
);
defparam \cpu/sp_new_1_s18 .INIT=16'hF53F;
LUT3 \cpu/sp_new_0_s20  (
	.I0(\cpu/sp_new_4_46 ),
	.I1(\cpu/sp [0]),
	.I2(\cpu/sp_new_0_28 ),
	.F(\cpu/sp_new_0_26 )
);
defparam \cpu/sp_new_0_s20 .INIT=8'hD3;
LUT4 \cpu/pc_new_12_s17  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc_plus_1 [12]),
	.I2(\cpu/pc_new_12_25 ),
	.I3(program_memory_data_bus[12]),
	.F(\cpu/pc_new_12_24 )
);
defparam \cpu/pc_new_12_s17 .INIT=16'h4F44;
LUT4 \cpu/stack_top_new_8_s7  (
	.I0(\cpu/stack_top_new_8_12 ),
	.I1(\cpu/stack_top_new_15_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_8_13 ),
	.F(\cpu/stack_top_new_8_11 )
);
defparam \cpu/stack_top_new_8_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_7_s7  (
	.I0(\cpu/stack_top_new_7_12 ),
	.I1(\cpu/stack_top_new_15_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_7_13 ),
	.F(\cpu/stack_top_new_7_11 )
);
defparam \cpu/stack_top_new_7_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_6_s7  (
	.I0(\cpu/stack_top_new_15_12 ),
	.I1(\cpu/stack_top_new_6_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_6_13 ),
	.F(\cpu/stack_top_new_6_11 )
);
defparam \cpu/stack_top_new_6_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_5_s7  (
	.I0(\cpu/stack_top_new_5_12 ),
	.I1(\cpu/stack_top_new_15_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_5_13 ),
	.F(\cpu/stack_top_new_5_11 )
);
defparam \cpu/stack_top_new_5_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_4_s7  (
	.I0(\cpu/stack_top_new_13_12 ),
	.I1(\cpu/stack_top_new_4_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_4_13 ),
	.F(\cpu/stack_top_new_4_11 )
);
defparam \cpu/stack_top_new_4_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_3_s7  (
	.I0(\cpu/stack_top_new_3_12 ),
	.I1(\cpu/stack_top_new_13_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_3_13 ),
	.F(\cpu/stack_top_new_3_11 )
);
defparam \cpu/stack_top_new_3_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_2_s7  (
	.I0(\cpu/stack_top_new_2_12 ),
	.I1(\cpu/stack_top_new_15_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_2_13 ),
	.F(\cpu/stack_top_new_2_11 )
);
defparam \cpu/stack_top_new_2_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_1_s7  (
	.I0(\cpu/stack_top_new_1_12 ),
	.I1(\cpu/stack_top_new_15_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_1_13 ),
	.F(\cpu/stack_top_new_1_11 )
);
defparam \cpu/stack_top_new_1_s7 .INIT=16'h70FF;
LUT4 \cpu/stack_top_new_0_s7  (
	.I0(\cpu/stack_top_new_13_12 ),
	.I1(\cpu/stack_top_new_0_12 ),
	.I2(\cpu/stack_top_new_15_117 ),
	.I3(\cpu/stack_top_new_0_13 ),
	.F(\cpu/stack_top_new_0_11 )
);
defparam \cpu/stack_top_new_0_s7 .INIT=16'h70FF;
LUT4 \cpu/rsp_new_3_s13  (
	.I0(\cpu/rsp_new_3_21 ),
	.I1(\cpu/rsp_new_3_22 ),
	.I2(\cpu/write_to_rstack ),
	.I3(\cpu/rsp [3]),
	.F(\cpu/rsp_new_3_20 )
);
defparam \cpu/rsp_new_3_s13 .INIT=16'hBAD5;
LUT4 \cpu/rsp_new_2_s13  (
	.I0(\cpu/write_to_rstack ),
	.I1(\cpu/n508_10 ),
	.I2(\cpu/rsp_new_2_22 ),
	.I3(\cpu/rsp [2]),
	.F(\cpu/rsp_new_2_20 )
);
defparam \cpu/rsp_new_2_s13 .INIT=16'h2CC2;
LUT4 \cpu/rsp_new_1_s13  (
	.I0(\cpu/write_to_rstack ),
	.I1(\cpu/n508_10 ),
	.I2(\cpu/rsp [1]),
	.I3(\cpu/rsp [0]),
	.F(\cpu/rsp_new_1_20 )
);
defparam \cpu/rsp_new_1_s13 .INIT=16'hCAAC;
LUT2 \cpu/rsp_new_0_s15  (
	.I0(\cpu/rsp [0]),
	.I1(\cpu/n508_13 ),
	.F(\cpu/rsp_new_0_22 )
);
defparam \cpu/rsp_new_0_s15 .INIT=4'h4;
LUT2 \cpu/pc_plus_1_1_s3  (
	.I0(\cpu/pc [0]),
	.I1(\cpu/pc [1]),
	.F(\cpu/pc_plus_1 [1])
);
defparam \cpu/pc_plus_1_1_s3 .INIT=4'h6;
LUT3 \cpu/pc_plus_1_2_s3  (
	.I0(\cpu/pc [0]),
	.I1(\cpu/pc [1]),
	.I2(\cpu/pc [2]),
	.F(\cpu/pc_plus_1 [2])
);
defparam \cpu/pc_plus_1_2_s3 .INIT=8'h78;
LUT4 \cpu/pc_plus_1_3_s3  (
	.I0(\cpu/pc [0]),
	.I1(\cpu/pc [2]),
	.I2(\cpu/pc [1]),
	.I3(\cpu/pc [3]),
	.F(\cpu/pc_plus_1 [3])
);
defparam \cpu/pc_plus_1_3_s3 .INIT=16'h7F80;
LUT2 \cpu/pc_plus_1_4_s3  (
	.I0(\cpu/pc [4]),
	.I1(\cpu/pc_plus_1_4_8 ),
	.F(\cpu/pc_plus_1 [4])
);
defparam \cpu/pc_plus_1_4_s3 .INIT=4'h6;
LUT3 \cpu/pc_plus_1_5_s3  (
	.I0(\cpu/pc [4]),
	.I1(\cpu/pc_plus_1_4_8 ),
	.I2(\cpu/pc [5]),
	.F(\cpu/pc_plus_1 [5])
);
defparam \cpu/pc_plus_1_5_s3 .INIT=8'h78;
LUT4 \cpu/pc_plus_1_6_s3  (
	.I0(\cpu/pc [5]),
	.I1(\cpu/pc [4]),
	.I2(\cpu/pc_plus_1_4_8 ),
	.I3(\cpu/pc [6]),
	.F(\cpu/pc_plus_1 [6])
);
defparam \cpu/pc_plus_1_6_s3 .INIT=16'h7F80;
LUT2 \cpu/pc_plus_1_7_s3  (
	.I0(\cpu/pc [7]),
	.I1(\cpu/pc_plus_1_7_8 ),
	.F(\cpu/pc_plus_1 [7])
);
defparam \cpu/pc_plus_1_7_s3 .INIT=4'h6;
LUT3 \cpu/pc_plus_1_8_s3  (
	.I0(\cpu/pc [7]),
	.I1(\cpu/pc_plus_1_7_8 ),
	.I2(\cpu/pc [8]),
	.F(\cpu/pc_plus_1 [8])
);
defparam \cpu/pc_plus_1_8_s3 .INIT=8'h78;
LUT4 \cpu/pc_plus_1_9_s3  (
	.I0(\cpu/pc [8]),
	.I1(\cpu/pc [7]),
	.I2(\cpu/pc_plus_1_7_8 ),
	.I3(\cpu/pc [9]),
	.F(\cpu/pc_plus_1 [9])
);
defparam \cpu/pc_plus_1_9_s3 .INIT=16'h7F80;
LUT2 \cpu/pc_plus_1_10_s3  (
	.I0(\cpu/pc [10]),
	.I1(\cpu/pc_plus_1_10_8 ),
	.F(\cpu/pc_plus_1 [10])
);
defparam \cpu/pc_plus_1_10_s3 .INIT=4'h6;
LUT3 \cpu/pc_plus_1_11_s3  (
	.I0(\cpu/pc [10]),
	.I1(\cpu/pc_plus_1_10_8 ),
	.I2(\cpu/pc [11]),
	.F(\cpu/pc_plus_1 [11])
);
defparam \cpu/pc_plus_1_11_s3 .INIT=8'h78;
LUT4 \cpu/pc_plus_1_12_s2  (
	.I0(\cpu/pc [11]),
	.I1(\cpu/pc [10]),
	.I2(\cpu/pc_plus_1_10_8 ),
	.I3(\cpu/pc [12]),
	.F(\cpu/pc_plus_1 [12])
);
defparam \cpu/pc_plus_1_12_s2 .INIT=16'h7F80;
LUT3 \cpu/instr_0_s2  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[0]),
	.F(\cpu/instr [0])
);
defparam \cpu/instr_0_s2 .INIT=8'h80;
LUT3 \cpu/instr_7_s2  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[7]),
	.F(\cpu/instr [7])
);
defparam \cpu/instr_7_s2 .INIT=8'h80;
LUT3 \cpu/instr_8_s2  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[8]),
	.F(\cpu/instr [8])
);
defparam \cpu/instr_8_s2 .INIT=8'h80;
LUT2 \cpu/sp_minus_1_4_s4  (
	.I0(\cpu/sp [4]),
	.I1(\cpu/sp_minus_1_4_12 ),
	.F(\cpu/sp_minus_1 [4])
);
defparam \cpu/sp_minus_1_4_s4 .INIT=4'h6;
LUT2 \cpu/sp_minus_1_1_s6  (
	.I0(\cpu/sp [1]),
	.I1(\cpu/sp [0]),
	.F(\cpu/sp_minus_1 [1])
);
defparam \cpu/sp_minus_1_1_s6 .INIT=4'h9;
LUT3 \cpu/cpu_mem_dout_15_s0  (
	.I0(\cpu/data_57 ),
	.I1(\cpu/data_73 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_15_3)
);
defparam \cpu/cpu_mem_dout_15_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_15_s1  (
	.I0(\cpu/data_129 ),
	.I1(\cpu/data_145 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_15_4)
);
defparam \cpu/cpu_mem_dout_15_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_15_s2  (
	.I0(program_memory_data_bus[9]),
	.I1(was_reset),
	.I2(lock),
	.F(cpu_mem_dout_15_5)
);
defparam \cpu/cpu_mem_dout_15_s2 .INIT=8'h40;
LUT3 \cpu/cpu_mem_dout_14_s0  (
	.I0(\cpu/data_56 ),
	.I1(\cpu/data_72 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_14_3)
);
defparam \cpu/cpu_mem_dout_14_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_14_s1  (
	.I0(\cpu/data_128 ),
	.I1(\cpu/data_144 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_14_4)
);
defparam \cpu/cpu_mem_dout_14_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_13_s0  (
	.I0(\cpu/data_55 ),
	.I1(\cpu/data_71 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_13_3)
);
defparam \cpu/cpu_mem_dout_13_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_13_s1  (
	.I0(\cpu/data_127 ),
	.I1(\cpu/data_143 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_13_4)
);
defparam \cpu/cpu_mem_dout_13_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_12_s0  (
	.I0(\cpu/data_126 ),
	.I1(\cpu/data_142 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_12_3)
);
defparam \cpu/cpu_mem_dout_12_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_12_s1  (
	.I0(\cpu/data_54 ),
	.I1(\cpu/data_70 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_12_4)
);
defparam \cpu/cpu_mem_dout_12_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_11_s0  (
	.I0(\cpu/data_53 ),
	.I1(\cpu/data_69 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_11_3)
);
defparam \cpu/cpu_mem_dout_11_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_11_s1  (
	.I0(\cpu/data_125 ),
	.I1(\cpu/data_141 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_11_4)
);
defparam \cpu/cpu_mem_dout_11_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_10_s0  (
	.I0(\cpu/data_52 ),
	.I1(\cpu/data_68 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_10_3)
);
defparam \cpu/cpu_mem_dout_10_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_10_s1  (
	.I0(\cpu/data_124 ),
	.I1(\cpu/data_140 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_10_4)
);
defparam \cpu/cpu_mem_dout_10_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_9_s0  (
	.I0(\cpu/data_51 ),
	.I1(\cpu/data_67 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_9_3)
);
defparam \cpu/cpu_mem_dout_9_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_9_s1  (
	.I0(\cpu/data_123 ),
	.I1(\cpu/data_139 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_9_4)
);
defparam \cpu/cpu_mem_dout_9_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_8_s0  (
	.I0(\cpu/data_50 ),
	.I1(\cpu/data_66 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_8_3)
);
defparam \cpu/cpu_mem_dout_8_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_8_s1  (
	.I0(\cpu/data_122 ),
	.I1(\cpu/data_138 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_8_4)
);
defparam \cpu/cpu_mem_dout_8_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_7_s0  (
	.I0(\cpu/data_49 ),
	.I1(\cpu/data_65 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_7_3)
);
defparam \cpu/cpu_mem_dout_7_s0 .INIT=8'h35;
LUT4 \cpu/cpu_mem_dout_7_s1  (
	.I0(\cpu/data_121 ),
	.I1(\cpu/data_137 ),
	.I2(\cpu/sp_minus_1 [4]),
	.I3(cpu_mem_dout_15_5),
	.F(cpu_mem_dout_7_4)
);
defparam \cpu/cpu_mem_dout_7_s1 .INIT=16'h3500;
LUT3 \cpu/cpu_mem_dout_6_s0  (
	.I0(\cpu/data_48 ),
	.I1(\cpu/data_64 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_6_3)
);
defparam \cpu/cpu_mem_dout_6_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_6_s1  (
	.I0(\cpu/data_120 ),
	.I1(\cpu/data_136 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_6_4)
);
defparam \cpu/cpu_mem_dout_6_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_5_s0  (
	.I0(\cpu/data_47 ),
	.I1(\cpu/data_63 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_5_3)
);
defparam \cpu/cpu_mem_dout_5_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_5_s1  (
	.I0(\cpu/data_119 ),
	.I1(\cpu/data_135 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_5_4)
);
defparam \cpu/cpu_mem_dout_5_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_4_s0  (
	.I0(\cpu/data_46 ),
	.I1(\cpu/data_62 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_4_3)
);
defparam \cpu/cpu_mem_dout_4_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_4_s1  (
	.I0(\cpu/data_118 ),
	.I1(\cpu/data_134 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_4_4)
);
defparam \cpu/cpu_mem_dout_4_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_3_s0  (
	.I0(\cpu/data_45 ),
	.I1(\cpu/data_61 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_3_3)
);
defparam \cpu/cpu_mem_dout_3_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_3_s1  (
	.I0(\cpu/data_117 ),
	.I1(\cpu/data_133 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_3_4)
);
defparam \cpu/cpu_mem_dout_3_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_2_s0  (
	.I0(\cpu/data_44 ),
	.I1(\cpu/data_60 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_2_3)
);
defparam \cpu/cpu_mem_dout_2_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_2_s1  (
	.I0(\cpu/data_116 ),
	.I1(\cpu/data_132 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_2_4)
);
defparam \cpu/cpu_mem_dout_2_s1 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_1_s0  (
	.I0(\cpu/data_43 ),
	.I1(\cpu/data_59 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_1_3)
);
defparam \cpu/cpu_mem_dout_1_s0 .INIT=8'h35;
LUT3 \cpu/cpu_mem_dout_1_s1  (
	.I0(\cpu/data_115 ),
	.I1(\cpu/data_131 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_1_4)
);
defparam \cpu/cpu_mem_dout_1_s1 .INIT=8'hCA;
LUT3 \cpu/cpu_mem_dout_0_s0  (
	.I0(\cpu/data_58 ),
	.I1(\cpu/data_42 ),
	.I2(\cpu/sp [4]),
	.F(cpu_mem_dout_0_3)
);
defparam \cpu/cpu_mem_dout_0_s0 .INIT=8'h53;
LUT3 \cpu/cpu_mem_dout_0_s1  (
	.I0(\cpu/data_130 ),
	.I1(\cpu/data_114 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(cpu_mem_dout_0_4)
);
defparam \cpu/cpu_mem_dout_0_s1 .INIT=8'h53;
LUT4 \cpu/alu_y_15_s1  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[8]),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y_15_4 )
);
defparam \cpu/alu_y_15_s1 .INIT=16'h8000;
LUT4 \cpu/alu_y_5_s1  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[5]),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y_5_4 )
);
defparam \cpu/alu_y_5_s1 .INIT=16'h8000;
LUT4 \cpu/alu_y_3_s1  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[3]),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/alu_y_3_4 )
);
defparam \cpu/alu_y_3_s1 .INIT=16'h8000;
LUT4 \cpu/alu_y_2_s1  (
	.I0(program_memory_data_bus[9]),
	.I1(program_memory_data_bus[2]),
	.I2(lock),
	.I3(was_reset),
	.F(\cpu/alu_y_2_4 )
);
defparam \cpu/alu_y_2_s1 .INIT=16'hD000;
LUT3 \cpu/n508_s6  (
	.I0(program_memory_data_bus[12]),
	.I1(\cpu/n508_11 ),
	.I2(\cpu/n685_10 ),
	.F(\cpu/n508_10 )
);
defparam \cpu/n508_s6 .INIT=8'h08;
LUT4 \cpu/sp_new_4_s20  (
	.I0(program_memory_data_bus[12]),
	.I1(\cpu/n685_10 ),
	.I2(program_memory_data_bus[10]),
	.I3(\cpu/sp_new_4_34 ),
	.F(sp_new_4_27)
);
defparam \cpu/sp_new_4_s20 .INIT=16'h1000;
LUT4 \cpu/sp_new_4_s21  (
	.I0(program_memory_data_bus[14]),
	.I1(\cpu/sp_new_4_35 ),
	.I2(program_memory_data_bus[15]),
	.I3(reset),
	.F(\cpu/sp_new_4_28 )
);
defparam \cpu/sp_new_4_s21 .INIT=16'h000D;
LUT4 \cpu/rsp_new_2_s14  (
	.I0(\cpu/write_to_rstack ),
	.I1(\cpu/n508_10 ),
	.I2(\cpu/rsp [1]),
	.I3(\cpu/rsp [0]),
	.F(\cpu/rsp_new_2_21 )
);
defparam \cpu/rsp_new_2_s14 .INIT=16'hDFF3;
LUT4 \cpu/sp_new_0_s21  (
	.I0(\cpu/sp_new_4_46 ),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/sp_new_4_28 ),
	.I3(sp_new_4_27),
	.F(\cpu/sp_new_0_27 )
);
defparam \cpu/sp_new_0_s21 .INIT=16'h03C5;
LUT4 \cpu/stack_top_new_15_s7  (
	.I0(\cpu/stack_top_new_15_15 ),
	.I1(\cpu/stack_top_new_15_16 ),
	.I2(\cpu/stack_top_new_15_17 ),
	.I3(\cpu/stack_top_new_15_18 ),
	.F(\cpu/stack_top_new_15_11 )
);
defparam \cpu/stack_top_new_15_s7 .INIT=16'hB000;
LUT2 \cpu/stack_top_new_15_s8  (
	.I0(\cpu/stack_top_new_15_19 ),
	.I1(\cpu/stack_top_new_15_20 ),
	.F(\cpu/stack_top_new_15_12 )
);
defparam \cpu/stack_top_new_15_s8 .INIT=4'h4;
LUT4 \cpu/stack_top_new_15_s10  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_22 ),
	.I3(\cpu/stack_top_new_15_113 ),
	.F(\cpu/stack_top_new_15_14 )
);
defparam \cpu/stack_top_new_15_s10 .INIT=16'hDF00;
LUT4 \cpu/stack_top_new_14_s7  (
	.I0(\cpu/stack_top_new_14_13 ),
	.I1(\cpu/stack_top_new_14_14 ),
	.I2(\cpu/stack_top_new_15_16 ),
	.I3(\cpu/stack_top_new_14_15 ),
	.F(\cpu/stack_top_new_14_11 )
);
defparam \cpu/stack_top_new_14_s7 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_14_s8  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_22 ),
	.I3(\cpu/stack_top_new_14_24 ),
	.F(\cpu/stack_top_new_14_12 )
);
defparam \cpu/stack_top_new_14_s8 .INIT=16'hDF00;
LUT4 \cpu/stack_top_new_13_s7  (
	.I0(\cpu/stack_top_new_13_14 ),
	.I1(\cpu/stack_top_new_13_32 ),
	.I2(\cpu/stack_top_new_13_16 ),
	.I3(\cpu/stack_top_new_15_16 ),
	.F(\cpu/stack_top_new_13_11 )
);
defparam \cpu/stack_top_new_13_s7 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_13_s8  (
	.I0(\cpu/stack_top_new_15_22 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_19 ),
	.I3(\cpu/stack_top_new_15_20 ),
	.F(\cpu/stack_top_new_13_12 )
);
defparam \cpu/stack_top_new_13_s8 .INIT=16'h0D00;
LUT4 \cpu/stack_top_new_13_s9  (
	.I0(\cpu/stack_top_new_13_17 ),
	.I1(\cpu/stack_top_new_13_18 ),
	.I2(\cpu/stack_top_new_13_19 ),
	.I3(\cpu/stack_top_new_13_20 ),
	.F(\cpu/stack_top_new_13_13 )
);
defparam \cpu/stack_top_new_13_s9 .INIT=16'h4000;
LUT4 \cpu/stack_top_new_12_s7  (
	.I0(\cpu/stack_top_new_12_13 ),
	.I1(\cpu/stack_top_new_12_14 ),
	.I2(\cpu/stack_top_new_15_16 ),
	.I3(\cpu/stack_top_new_12_15 ),
	.F(\cpu/stack_top_new_12_11 )
);
defparam \cpu/stack_top_new_12_s7 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_12_s8  (
	.I0(\cpu/stack_top_new_12_16 ),
	.I1(data_memory_read_data_bus[12]),
	.I2(\cpu/stack_top_new_12_17 ),
	.I3(\cpu/stack_top_new_13_17 ),
	.F(\cpu/stack_top_new_12_12 )
);
defparam \cpu/stack_top_new_12_s8 .INIT=16'h0007;
LUT2 \cpu/stack_top_new_11_s7  (
	.I0(\cpu/stack_top_new_11_13 ),
	.I1(\cpu/stack_top_new_11_14 ),
	.F(\cpu/stack_top_new_11_11 )
);
defparam \cpu/stack_top_new_11_s7 .INIT=4'h4;
LUT4 \cpu/stack_top_new_11_s8  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_22 ),
	.I3(\cpu/stack_top_new_11_15 ),
	.F(\cpu/stack_top_new_11_12 )
);
defparam \cpu/stack_top_new_11_s8 .INIT=16'hDF00;
LUT4 \cpu/stack_top_new_10_s7  (
	.I0(\cpu/stack_top_new_10_13 ),
	.I1(\cpu/stack_top_new_15_16 ),
	.I2(\cpu/stack_top_new_10_14 ),
	.I3(\cpu/stack_top_new_10_15 ),
	.F(\cpu/stack_top_new_10_11 )
);
defparam \cpu/stack_top_new_10_s7 .INIT=16'h0B00;
LUT4 \cpu/stack_top_new_10_s8  (
	.I0(\cpu/stack_top_new_12_16 ),
	.I1(data_memory_read_data_bus[10]),
	.I2(\cpu/stack_top_new_10_16 ),
	.I3(\cpu/stack_top_new_13_17 ),
	.F(\cpu/stack_top_new_10_12 )
);
defparam \cpu/stack_top_new_10_s8 .INIT=16'h0007;
LUT4 \cpu/stack_top_new_9_s7  (
	.I0(\cpu/stack_top_new_9_13 ),
	.I1(\cpu/stack_top_new_9_14 ),
	.I2(\cpu/stack_top_new_15_16 ),
	.I3(\cpu/stack_top_new_9_15 ),
	.F(\cpu/stack_top_new_9_11 )
);
defparam \cpu/stack_top_new_9_s7 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_9_s8  (
	.I0(\cpu/stack_top_new_12_16 ),
	.I1(data_memory_read_data_bus[9]),
	.I2(\cpu/stack_top_new_9_16 ),
	.I3(\cpu/stack_top_new_13_17 ),
	.F(\cpu/stack_top_new_9_12 )
);
defparam \cpu/stack_top_new_9_s8 .INIT=16'h0007;
LUT4 \cpu/pc_new_11_s20  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(program_memory_data_bus[11]),
	.I2(\cpu/rstack_top [11]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_11_28 )
);
defparam \cpu/pc_new_11_s20 .INIT=16'h0777;
LUT4 \cpu/pc_new_10_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(program_memory_data_bus[10]),
	.I2(\cpu/rstack_top [10]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_10_25 )
);
defparam \cpu/pc_new_10_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_9_s18  (
	.I0(cpu_mem_dout_15_5),
	.I1(\cpu/pc_new_11_39 ),
	.I2(\cpu/rstack_top [9]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_9_25 )
);
defparam \cpu/pc_new_9_s18 .INIT=16'h0BBB;
LUT4 \cpu/pc_new_8_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [8]),
	.I2(\cpu/rstack_top [8]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_8_25 )
);
defparam \cpu/pc_new_8_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_7_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [7]),
	.I2(\cpu/rstack_top [7]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_7_25 )
);
defparam \cpu/pc_new_7_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_6_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [6]),
	.I2(\cpu/rstack_top [6]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_6_25 )
);
defparam \cpu/pc_new_6_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_5_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [5]),
	.I2(\cpu/rstack_top [5]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_5_25 )
);
defparam \cpu/pc_new_5_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_4_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [4]),
	.I2(\cpu/rstack_top [4]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_4_25 )
);
defparam \cpu/pc_new_4_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_3_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [3]),
	.I2(\cpu/rstack_top [3]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_3_25 )
);
defparam \cpu/pc_new_3_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_2_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [2]),
	.I2(\cpu/rstack_top [2]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_2_25 )
);
defparam \cpu/pc_new_2_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_1_s18  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [1]),
	.I2(\cpu/rstack_top [1]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_1_25 )
);
defparam \cpu/pc_new_1_s18 .INIT=16'h0777;
LUT4 \cpu/pc_new_0_s19  (
	.I0(\cpu/pc_new_11_39 ),
	.I1(\cpu/instr [0]),
	.I2(\cpu/rstack_top [0]),
	.I3(\cpu/pc_new_11_37 ),
	.F(\cpu/pc_new_0_26 )
);
defparam \cpu/pc_new_0_s19 .INIT=16'h0777;
LUT3 \cpu/sp_new_4_s24  (
	.I0(\cpu/sp [3]),
	.I1(\cpu/sp_new_3_26 ),
	.I2(\cpu/sp [4]),
	.F(\cpu/sp_new_4_31 )
);
defparam \cpu/sp_new_4_s24 .INIT=8'h78;
LUT4 \cpu/sp_new_4_s25  (
	.I0(\cpu/sp [3]),
	.I1(\cpu/sp_new_4_38 ),
	.I2(\cpu/sp [4]),
	.I3(sp_new_4_27),
	.F(\cpu/sp_new_4_32 )
);
defparam \cpu/sp_new_4_s25 .INIT=16'hB400;
LUT4 \cpu/sp_new_4_s26  (
	.I0(\cpu/sp_new_4_42 ),
	.I1(\cpu/sp_new_4_39 ),
	.I2(\cpu/sp [4]),
	.I3(\cpu/sp_minus_1_4_12 ),
	.F(\cpu/sp_new_4_33 )
);
defparam \cpu/sp_new_4_s26 .INIT=16'hC771;
LUT4 \cpu/sp_new_3_s19  (
	.I0(sp_new_4_27),
	.I1(\cpu/sp_new_4_38 ),
	.I2(\cpu/sp_new_3_27 ),
	.I3(\cpu/sp_new_3_28 ),
	.F(\cpu/sp_new_3_25 )
);
defparam \cpu/sp_new_3_s19 .INIT=16'h7D00;
LUT3 \cpu/sp_new_3_s20  (
	.I0(\cpu/sp [2]),
	.I1(\cpu/sp [1]),
	.I2(\cpu/sp [0]),
	.F(\cpu/sp_new_3_26 )
);
defparam \cpu/sp_new_3_s20 .INIT=8'h80;
LUT4 \cpu/sp_new_2_s19  (
	.I0(\cpu/sp [0]),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/sp [1]),
	.I3(\cpu/sp [2]),
	.F(\cpu/sp_new_2_25 )
);
defparam \cpu/sp_new_2_s19 .INIT=16'h0DF2;
LUT4 \cpu/sp_new_2_s20  (
	.I0(\cpu/sp [1]),
	.I1(\cpu/sp [0]),
	.I2(\cpu/sp_new_4_44 ),
	.I3(\cpu/sp [2]),
	.F(\cpu/sp_new_2_26 )
);
defparam \cpu/sp_new_2_s20 .INIT=16'h0708;
LUT4 \cpu/sp_new_2_s21  (
	.I0(\cpu/sp [2]),
	.I1(\cpu/sp_new_4_42 ),
	.I2(\cpu/sp_new_2_28 ),
	.I3(\cpu/sp_minus_1_2_12 ),
	.F(\cpu/sp_new_2_27 )
);
defparam \cpu/sp_new_2_s21 .INIT=16'h1FA2;
LUT4 \cpu/sp_new_1_s19  (
	.I0(\cpu/sp_new_4_28 ),
	.I1(sp_new_4_27),
	.I2(\cpu/sp [0]),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/sp_new_1_25 )
);
defparam \cpu/sp_new_1_s19 .INIT=16'h31F3;
LUT4 \cpu/sp_new_1_s20  (
	.I0(sp_new_4_27),
	.I1(\cpu/sp_new_4_28 ),
	.I2(cpu_mem_dout_15_5),
	.I3(\cpu/sp [0]),
	.F(\cpu/sp_new_1_26 )
);
defparam \cpu/sp_new_1_s20 .INIT=16'h31F3;
LUT4 \cpu/sp_new_1_s21  (
	.I0(\cpu/sp [1]),
	.I1(\cpu/sp [0]),
	.I2(\cpu/sp_new_4_42 ),
	.I3(\cpu/sp_new_4_44 ),
	.F(\cpu/sp_new_1_27 )
);
defparam \cpu/sp_new_1_s21 .INIT=16'h5C3A;
LUT4 \cpu/sp_new_0_s22  (
	.I0(\cpu/sp [0]),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/sp_new_4_28 ),
	.I3(sp_new_4_27),
	.F(\cpu/sp_new_0_28 )
);
defparam \cpu/sp_new_0_s22 .INIT=16'hAC35;
LUT4 \cpu/fp_new_12_s11  (
	.I0(\cpu/n396_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n185_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_12_16 )
);
defparam \cpu/fp_new_12_s11 .INIT=16'h0777;
LUT4 \cpu/fp_new_11_s8  (
	.I0(\cpu/n397_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n186_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_11_12 )
);
defparam \cpu/fp_new_11_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_10_s8  (
	.I0(\cpu/n398_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n187_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_10_12 )
);
defparam \cpu/fp_new_10_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_9_s8  (
	.I0(\cpu/n399_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n188_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_9_12 )
);
defparam \cpu/fp_new_9_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_8_s8  (
	.I0(\cpu/n400_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n189_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_8_12 )
);
defparam \cpu/fp_new_8_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_7_s8  (
	.I0(\cpu/n401_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n190_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_7_12 )
);
defparam \cpu/fp_new_7_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_6_s8  (
	.I0(\cpu/n402_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n191_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_6_12 )
);
defparam \cpu/fp_new_6_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_5_s8  (
	.I0(\cpu/n403_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n192_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_5_12 )
);
defparam \cpu/fp_new_5_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_4_s8  (
	.I0(\cpu/n404_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n193_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_4_12 )
);
defparam \cpu/fp_new_4_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_3_s8  (
	.I0(\cpu/n405_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n194_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_3_12 )
);
defparam \cpu/fp_new_3_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_2_s8  (
	.I0(\cpu/n406_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n195_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_2_12 )
);
defparam \cpu/fp_new_2_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_1_s8  (
	.I0(\cpu/n407_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n196_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_1_12 )
);
defparam \cpu/fp_new_1_s8 .INIT=16'h0777;
LUT4 \cpu/fp_new_0_s8  (
	.I0(\cpu/n408_2 ),
	.I1(\cpu/fp_new_12_24 ),
	.I2(n197_1),
	.I3(\cpu/n508_10 ),
	.F(\cpu/fp_new_0_12 )
);
defparam \cpu/fp_new_0_s8 .INIT=16'h0777;
LUT3 \cpu/pc_new_12_s18  (
	.I0(\cpu/pc_new_11_37 ),
	.I1(\cpu/rstack_top [12]),
	.I2(\cpu/pc_new_11_39 ),
	.F(\cpu/pc_new_12_25 )
);
defparam \cpu/pc_new_12_s18 .INIT=8'h07;
LUT4 \cpu/stack_top_new_8_s8  (
	.I0(\cpu/stack_top_new_15_22 ),
	.I1(\cpu/stack_top_new_8_14 ),
	.I2(program_memory_data_bus[10]),
	.I3(\cpu/stack_top_new_8_15 ),
	.F(\cpu/stack_top_new_8_12 )
);
defparam \cpu/stack_top_new_8_s8 .INIT=16'hD700;
LUT4 \cpu/stack_top_new_8_s9  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [8]),
	.I2(data_memory_read_data_bus[8]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_8_13 )
);
defparam \cpu/stack_top_new_8_s9 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_7_s8  (
	.I0(\cpu/stack_top_new_15_22 ),
	.I1(\cpu/stack_top_new_8_14 ),
	.I2(program_memory_data_bus[10]),
	.I3(\cpu/stack_top_new_7_14 ),
	.F(\cpu/stack_top_new_7_12 )
);
defparam \cpu/stack_top_new_7_s8 .INIT=16'hD700;
LUT4 \cpu/stack_top_new_7_s9  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [7]),
	.I2(data_memory_read_data_bus[7]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_7_13 )
);
defparam \cpu/stack_top_new_7_s9 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_6_s8  (
	.I0(\cpu/stack_top_new_6_14 ),
	.I1(\cpu/stack_top_new_6_15 ),
	.I2(\cpu/stack_top_new_6_16 ),
	.I3(\cpu/stack_top_new_6_17 ),
	.F(\cpu/stack_top_new_6_12 )
);
defparam \cpu/stack_top_new_6_s8 .INIT=16'h0B00;
LUT4 \cpu/stack_top_new_6_s9  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_22 ),
	.I3(\cpu/stack_top_new_6_18 ),
	.F(\cpu/stack_top_new_6_13 )
);
defparam \cpu/stack_top_new_6_s9 .INIT=16'hDF00;
LUT4 \cpu/stack_top_new_5_s8  (
	.I0(\cpu/stack_top_new_5_14 ),
	.I1(\cpu/stack_top_new_13_14 ),
	.I2(\cpu/stack_top_new_5_15 ),
	.I3(\cpu/stack_top_new_5_16 ),
	.F(\cpu/stack_top_new_5_12 )
);
defparam \cpu/stack_top_new_5_s8 .INIT=16'h0D00;
LUT4 \cpu/stack_top_new_5_s9  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_22 ),
	.I3(\cpu/stack_top_new_5_17 ),
	.F(\cpu/stack_top_new_5_13 )
);
defparam \cpu/stack_top_new_5_s9 .INIT=16'hDF00;
LUT4 \cpu/stack_top_new_4_s8  (
	.I0(\cpu/stack_top_new_5_14 ),
	.I1(\cpu/stack_top_new_4_22 ),
	.I2(\cpu/stack_top_new_4_15 ),
	.I3(\cpu/stack_top_new_4_16 ),
	.F(\cpu/stack_top_new_4_12 )
);
defparam \cpu/stack_top_new_4_s8 .INIT=16'h0700;
LUT4 \cpu/stack_top_new_4_s9  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [4]),
	.I2(data_memory_read_data_bus[4]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_4_13 )
);
defparam \cpu/stack_top_new_4_s9 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_3_s8  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/stack_top_new_5_14 ),
	.I2(\cpu/n29_11 ),
	.I3(\cpu/stack_top_new_3_22 ),
	.F(\cpu/stack_top_new_3_12 )
);
defparam \cpu/stack_top_new_3_s8 .INIT=16'hBF00;
LUT4 \cpu/stack_top_new_3_s9  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [3]),
	.I2(data_memory_read_data_bus[3]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_3_13 )
);
defparam \cpu/stack_top_new_3_s9 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_2_s8  (
	.I0(\cpu/stack_top_new_15_22 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_2_14 ),
	.I3(\cpu/stack_top_new_2_15 ),
	.F(\cpu/stack_top_new_2_12 )
);
defparam \cpu/stack_top_new_2_s8 .INIT=16'h0D00;
LUT4 \cpu/stack_top_new_2_s9  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [2]),
	.I2(data_memory_read_data_bus[2]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_2_13 )
);
defparam \cpu/stack_top_new_2_s9 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_1_s8  (
	.I0(\cpu/stack_top_new_5_14 ),
	.I1(\cpu/stack_top_new_1_14 ),
	.I2(\cpu/stack_top_new_1_15 ),
	.I3(\cpu/stack_top_new_1_16 ),
	.F(\cpu/stack_top_new_1_12 )
);
defparam \cpu/stack_top_new_1_s8 .INIT=16'h0700;
LUT4 \cpu/stack_top_new_1_s9  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/stack_top_new_15_21 ),
	.I2(\cpu/stack_top_new_15_22 ),
	.I3(\cpu/stack_top_new_1_17 ),
	.F(\cpu/stack_top_new_1_13 )
);
defparam \cpu/stack_top_new_1_s9 .INIT=16'hDF00;
LUT4 \cpu/stack_top_new_0_s8  (
	.I0(\cpu/stack_top_new_0_14 ),
	.I1(\cpu/stack_top_new_6_15 ),
	.I2(\cpu/stack_top_new_0_22 ),
	.I3(\cpu/stack_top_new_0_16 ),
	.F(\cpu/stack_top_new_0_12 )
);
defparam \cpu/stack_top_new_0_s8 .INIT=16'h0B00;
LUT4 \cpu/stack_top_new_0_s9  (
	.I0(\cpu/instr [0]),
	.I1(\cpu/sp_new_4_37 ),
	.I2(data_memory_read_data_bus[0]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_0_13 )
);
defparam \cpu/stack_top_new_0_s9 .INIT=16'h0777;
LUT4 \cpu/rsp_new_3_s14  (
	.I0(\cpu/rsp [2]),
	.I1(\cpu/rsp [3]),
	.I2(\cpu/n508_10 ),
	.I3(\cpu/rsp_new_2_22 ),
	.F(\cpu/rsp_new_3_21 )
);
defparam \cpu/rsp_new_3_s14 .INIT=16'hA3F3;
LUT3 \cpu/rsp_new_3_s15  (
	.I0(\cpu/rsp [2]),
	.I1(\cpu/rsp [1]),
	.I2(\cpu/rsp [0]),
	.F(\cpu/rsp_new_3_22 )
);
defparam \cpu/rsp_new_3_s15 .INIT=8'h80;
LUT3 \cpu/rsp_new_2_s15  (
	.I0(\cpu/n508_10 ),
	.I1(\cpu/rsp [1]),
	.I2(\cpu/rsp [0]),
	.F(\cpu/rsp_new_2_22 )
);
defparam \cpu/rsp_new_2_s15 .INIT=8'h17;
LUT4 \cpu/pc_plus_1_4_s4  (
	.I0(\cpu/pc [0]),
	.I1(\cpu/pc [3]),
	.I2(\cpu/pc [2]),
	.I3(\cpu/pc [1]),
	.F(\cpu/pc_plus_1_4_8 )
);
defparam \cpu/pc_plus_1_4_s4 .INIT=16'h8000;
LUT4 \cpu/pc_plus_1_7_s4  (
	.I0(\cpu/pc [6]),
	.I1(\cpu/pc [5]),
	.I2(\cpu/pc [4]),
	.I3(\cpu/pc_plus_1_4_8 ),
	.F(\cpu/pc_plus_1_7_8 )
);
defparam \cpu/pc_plus_1_7_s4 .INIT=16'h8000;
LUT4 \cpu/pc_plus_1_10_s4  (
	.I0(\cpu/pc [9]),
	.I1(\cpu/pc [8]),
	.I2(\cpu/pc [7]),
	.I3(\cpu/pc_plus_1_7_8 ),
	.F(\cpu/pc_plus_1_10_8 )
);
defparam \cpu/pc_plus_1_10_s4 .INIT=16'h8000;
LUT2 \cpu/sp_minus_1_2_s6  (
	.I0(\cpu/sp [1]),
	.I1(\cpu/sp [0]),
	.F(\cpu/sp_minus_1_2_12 )
);
defparam \cpu/sp_minus_1_2_s6 .INIT=4'h1;
LUT3 \cpu/sp_minus_1_3_s6  (
	.I0(\cpu/sp [2]),
	.I1(\cpu/sp [1]),
	.I2(\cpu/sp [0]),
	.F(\cpu/sp_minus_1_3_12 )
);
defparam \cpu/sp_minus_1_3_s6 .INIT=8'h01;
LUT4 \cpu/n685_s7  (
	.I0(program_memory_data_bus[15]),
	.I1(program_memory_data_bus[13]),
	.I2(program_memory_data_bus[14]),
	.I3(reset),
	.F(\cpu/n685_10 )
);
defparam \cpu/n685_s7 .INIT=16'h00EF;
LUT3 \cpu/n685_s8  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[12]),
	.I2(\cpu/n685_16 ),
	.F(\cpu/n685_11 )
);
defparam \cpu/n685_s8 .INIT=8'h80;
LUT4 \cpu/n508_s7  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[11]),
	.I2(lock),
	.I3(was_reset),
	.F(\cpu/n508_11 )
);
defparam \cpu/n508_s7 .INIT=16'h1000;
LUT3 \cpu/sp_new_4_s27  (
	.I0(program_memory_data_bus[11]),
	.I1(was_reset),
	.I2(lock),
	.F(\cpu/sp_new_4_34 )
);
defparam \cpu/sp_new_4_s27 .INIT=8'h40;
LUT4 \cpu/sp_new_4_s28  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[12]),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[11]),
	.F(\cpu/sp_new_4_35 )
);
defparam \cpu/sp_new_4_s28 .INIT=16'h0001;
LUT4 \cpu/fp_new_12_s12  (
	.I0(program_memory_data_bus[12]),
	.I1(reset),
	.I2(program_memory_data_bus[11]),
	.I3(program_memory_data_bus[10]),
	.F(\cpu/fp_new_12_17 )
);
defparam \cpu/fp_new_12_s12 .INIT=16'h1000;
LUT3 \cpu/fp_new_12_s13  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[12]),
	.I2(program_memory_data_bus[11]),
	.F(\cpu/fp_new_12_18 )
);
defparam \cpu/fp_new_12_s13 .INIT=8'h10;
LUT3 \cpu/stack_top_new_15_s11  (
	.I0(\cpu/stack_top_new_15_24 ),
	.I1(\cpu/stack_top_new_15_25 ),
	.I2(\cpu/stack_top_new_15_26 ),
	.F(\cpu/stack_top_new_15_15 )
);
defparam \cpu/stack_top_new_15_s11 .INIT=8'h01;
LUT4 \cpu/stack_top_new_15_s12  (
	.I0(\cpu/stack_top_new_15_27 ),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.I3(\cpu/stack_top_new_15_28 ),
	.F(\cpu/stack_top_new_15_16 )
);
defparam \cpu/stack_top_new_15_s12 .INIT=16'h0B00;
LUT4 \cpu/stack_top_new_15_s13  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_30 ),
	.I2(\cpu/cpu_mem_dout [15]),
	.I3(\cpu/alu_y [15]),
	.F(\cpu/stack_top_new_15_17 )
);
defparam \cpu/stack_top_new_15_s13 .INIT=16'h133F;
LUT3 \cpu/stack_top_new_15_s14  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n70_2 ),
	.I2(\cpu/stack_top_new_15_32 ),
	.F(\cpu/stack_top_new_15_18 )
);
defparam \cpu/stack_top_new_15_s14 .INIT=8'h70;
LUT4 \cpu/stack_top_new_15_s15  (
	.I0(\cpu/stack_top_new_15_33 ),
	.I1(\cpu/stack_top_new_15_34 ),
	.I2(\cpu/stack_top_new_15_35 ),
	.I3(\cpu/stack_top_new_15_36 ),
	.F(\cpu/stack_top_new_15_19 )
);
defparam \cpu/stack_top_new_15_s15 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_15_s16  (
	.I0(\cpu/stack_top_new_15_37 ),
	.I1(\cpu/stack_top_new_15_38 ),
	.I2(\cpu/stack_top_new_15_33 ),
	.I3(\cpu/stack_top_new_15_34 ),
	.F(\cpu/stack_top_new_15_20 )
);
defparam \cpu/stack_top_new_15_s16 .INIT=16'h1311;
LUT4 \cpu/stack_top_new_15_s17  (
	.I0(\cpu/stack_top_new_15_34 ),
	.I1(\cpu/stack_top_new_15_39 ),
	.I2(\cpu/stack_top_new_15_35 ),
	.I3(program_memory_data_bus[10]),
	.F(\cpu/stack_top_new_15_21 )
);
defparam \cpu/stack_top_new_15_s17 .INIT=16'hD02F;
LUT3 \cpu/stack_top_new_15_s18  (
	.I0(program_memory_data_bus[11]),
	.I1(program_memory_data_bus[12]),
	.I2(\cpu/sp_new_4_40 ),
	.F(\cpu/stack_top_new_15_22 )
);
defparam \cpu/stack_top_new_15_s18 .INIT=8'h40;
LUT4 \cpu/stack_top_new_14_s9  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/alu_y [1]),
	.I2(\cpu/n15_8 ),
	.I3(\cpu/stack_top_new_14_26 ),
	.F(\cpu/stack_top_new_14_13 )
);
defparam \cpu/stack_top_new_14_s9 .INIT=16'h1000;
LUT3 \cpu/stack_top_new_14_s10  (
	.I0(\cpu/stack_top_new_13_32 ),
	.I1(\cpu/stack_top_new_14_18 ),
	.I2(\cpu/stack_top_new_14_19 ),
	.F(\cpu/stack_top_new_14_14 )
);
defparam \cpu/stack_top_new_14_s10 .INIT=8'h0D;
LUT4 \cpu/stack_top_new_14_s11  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n71_2 ),
	.I2(\cpu/stack_top_new_14_20 ),
	.I3(\cpu/stack_top_new_14_21 ),
	.F(\cpu/stack_top_new_14_15 )
);
defparam \cpu/stack_top_new_14_s11 .INIT=16'h7000;
LUT4 \cpu/stack_top_new_13_s10  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/n15_10 ),
	.I2(\cpu/n27_11 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_13_14 )
);
defparam \cpu/stack_top_new_13_s10 .INIT=16'hBB0F;
LUT4 \cpu/stack_top_new_13_s12  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/stack_top_new_13_23 ),
	.I2(\cpu/stack_top_new_14_26 ),
	.I3(\cpu/stack_top_new_13_24 ),
	.F(\cpu/stack_top_new_13_16 )
);
defparam \cpu/stack_top_new_13_s12 .INIT=16'h00EF;
LUT3 \cpu/stack_top_new_13_s13  (
	.I0(\cpu/n685_10 ),
	.I1(program_memory_data_bus[8]),
	.I2(\cpu/stack_top_new_13_25 ),
	.F(\cpu/stack_top_new_13_17 )
);
defparam \cpu/stack_top_new_13_s13 .INIT=8'h40;
LUT4 \cpu/stack_top_new_13_s14  (
	.I0(\cpu/n72_2 ),
	.I1(\cpu/stack_top_new_15_31 ),
	.I2(data_memory_read_data_bus[13]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_13_18 )
);
defparam \cpu/stack_top_new_13_s14 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_13_s15  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n7_5 ),
	.I2(\cpu/n40_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_13_19 )
);
defparam \cpu/stack_top_new_13_s15 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_13_s16  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_13_28 ),
	.I2(\cpu/cpu_mem_dout [13]),
	.I3(\cpu/alu_y [13]),
	.F(\cpu/stack_top_new_13_20 )
);
defparam \cpu/stack_top_new_13_s16 .INIT=16'h133F;
LUT4 \cpu/stack_top_new_12_s9  (
	.I0(\cpu/stack_top_new_12_18 ),
	.I1(\cpu/n28_11 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_13_32 ),
	.F(\cpu/stack_top_new_12_13 )
);
defparam \cpu/stack_top_new_12_s9 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_12_s10  (
	.I0(\cpu/stack_top_new_12_29 ),
	.I1(\cpu/n24_11 ),
	.I2(\cpu/stack_top_new_12_20 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_12_14 )
);
defparam \cpu/stack_top_new_12_s10 .INIT=16'h77F0;
LUT4 \cpu/stack_top_new_12_s11  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [12]),
	.I2(\cpu/stack_top_new_12_22 ),
	.I3(\cpu/stack_top_new_12_23 ),
	.F(\cpu/stack_top_new_12_15 )
);
defparam \cpu/stack_top_new_12_s11 .INIT=16'h7000;
LUT2 \cpu/stack_top_new_12_s12  (
	.I0(\cpu/n685_10 ),
	.I1(\cpu/stack_top_new_13_21 ),
	.F(\cpu/stack_top_new_12_16 )
);
defparam \cpu/stack_top_new_12_s12 .INIT=4'h4;
LUT4 \cpu/stack_top_new_12_s13  (
	.I0(program_memory_data_bus[12]),
	.I1(program_memory_data_bus[13]),
	.I2(program_memory_data_bus[14]),
	.I3(\cpu/write_to_rstack_8 ),
	.F(\cpu/stack_top_new_12_17 )
);
defparam \cpu/stack_top_new_12_s13 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_11_s9  (
	.I0(\cpu/stack_top_new_11_16 ),
	.I1(\cpu/stack_top_new_14_26 ),
	.I2(\cpu/stack_top_new_11_17 ),
	.I3(\cpu/stack_top_new_15_16 ),
	.F(\cpu/stack_top_new_11_13 )
);
defparam \cpu/stack_top_new_11_s9 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_11_s10  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [11]),
	.I2(\cpu/stack_top_new_11_18 ),
	.I3(\cpu/stack_top_new_11_19 ),
	.F(\cpu/stack_top_new_11_14 )
);
defparam \cpu/stack_top_new_11_s10 .INIT=16'h7000;
LUT4 \cpu/stack_top_new_11_s11  (
	.I0(\cpu/stack_top_new_12_16 ),
	.I1(data_memory_read_data_bus[11]),
	.I2(\cpu/stack_top_new_13_17 ),
	.I3(\cpu/stack_top_new_11_20 ),
	.F(\cpu/stack_top_new_11_15 )
);
defparam \cpu/stack_top_new_11_s11 .INIT=16'h0007;
LUT3 \cpu/stack_top_new_10_s9  (
	.I0(\cpu/stack_top_new_10_17 ),
	.I1(\cpu/stack_top_new_14_26 ),
	.I2(\cpu/stack_top_new_10_18 ),
	.F(\cpu/stack_top_new_10_13 )
);
defparam \cpu/stack_top_new_10_s9 .INIT=8'hB0;
LUT4 \cpu/stack_top_new_10_s10  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_10_19 ),
	.I2(\cpu/cpu_mem_dout [10]),
	.I3(\cpu/alu_y [10]),
	.F(\cpu/stack_top_new_10_14 )
);
defparam \cpu/stack_top_new_10_s10 .INIT=16'hBCC8;
LUT3 \cpu/stack_top_new_10_s11  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n75_2 ),
	.I2(\cpu/stack_top_new_10_20 ),
	.F(\cpu/stack_top_new_10_15 )
);
defparam \cpu/stack_top_new_10_s11 .INIT=8'h70;
LUT4 \cpu/stack_top_new_10_s12  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[13]),
	.I2(program_memory_data_bus[14]),
	.I3(\cpu/write_to_rstack_8 ),
	.F(\cpu/stack_top_new_10_16 )
);
defparam \cpu/stack_top_new_10_s12 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_9_s9  (
	.I0(\cpu/n27_11 ),
	.I1(\cpu/n23_9 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_9_13 )
);
defparam \cpu/stack_top_new_9_s9 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_9_s10  (
	.I0(\cpu/stack_top_new_14_26 ),
	.I1(\cpu/stack_top_new_9_17 ),
	.I2(\cpu/stack_top_new_13_32 ),
	.I3(\cpu/stack_top_new_1_14 ),
	.F(\cpu/stack_top_new_9_14 )
);
defparam \cpu/stack_top_new_9_s10 .INIT=16'h0DDD;
LUT4 \cpu/stack_top_new_9_s11  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [9]),
	.I2(\cpu/stack_top_new_9_18 ),
	.I3(\cpu/stack_top_new_9_19 ),
	.F(\cpu/stack_top_new_9_15 )
);
defparam \cpu/stack_top_new_9_s11 .INIT=16'h7000;
LUT4 \cpu/stack_top_new_9_s12  (
	.I0(program_memory_data_bus[13]),
	.I1(program_memory_data_bus[9]),
	.I2(program_memory_data_bus[14]),
	.I3(\cpu/write_to_rstack_8 ),
	.F(\cpu/stack_top_new_9_16 )
);
defparam \cpu/stack_top_new_9_s12 .INIT=16'h8000;
LUT3 \cpu/pc_new_11_s21  (
	.I0(\cpu/wait_flag ),
	.I1(\cpu/n685_23 ),
	.I2(\cpu/n508_10 ),
	.F(\cpu/pc_new_11_29 )
);
defparam \cpu/pc_new_11_s21 .INIT=8'h01;
LUT4 \cpu/sp_new_4_s30  (
	.I0(\cpu/stack_top_new_13_25 ),
	.I1(\cpu/write_to_rstack_8 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/sp_new_4_37 )
);
defparam \cpu/sp_new_4_s30 .INIT=16'hC200;
LUT4 \cpu/sp_new_4_s31  (
	.I0(cpu_mem_dout_15_5),
	.I1(\cpu/sp [0]),
	.I2(\cpu/sp [2]),
	.I3(\cpu/sp [1]),
	.F(\cpu/sp_new_4_38 )
);
defparam \cpu/sp_new_4_s31 .INIT=16'h000B;
LUT4 \cpu/sp_new_4_s32  (
	.I0(cpu_mem_dout_15_5),
	.I1(\cpu/sp [4]),
	.I2(\cpu/sp_minus_1_4_12 ),
	.I3(\cpu/sp_new_4_28 ),
	.F(\cpu/sp_new_4_39 )
);
defparam \cpu/sp_new_4_s32 .INIT=16'h533F;
LUT4 \cpu/sp_new_3_s21  (
	.I0(cpu_mem_dout_15_5),
	.I1(\cpu/sp_minus_1_3_12 ),
	.I2(\cpu/sp [3]),
	.I3(\cpu/sp_new_4_28 ),
	.F(\cpu/sp_new_3_27 )
);
defparam \cpu/sp_new_3_s21 .INIT=16'h770F;
LUT4 \cpu/sp_new_3_s22  (
	.I0(\cpu/sp_new_4_42 ),
	.I1(\cpu/sp_minus_1_3_12 ),
	.I2(\cpu/sp [3]),
	.I3(\cpu/sp_new_3_27 ),
	.F(\cpu/sp_new_3_28 )
);
defparam \cpu/sp_new_3_s22 .INIT=16'h0BE0;
LUT4 \cpu/sp_new_2_s22  (
	.I0(cpu_mem_dout_15_5),
	.I1(\cpu/sp_minus_1_2_12 ),
	.I2(\cpu/sp [2]),
	.I3(\cpu/sp_new_4_28 ),
	.F(\cpu/sp_new_2_28 )
);
defparam \cpu/sp_new_2_s22 .INIT=16'hB5CF;
LUT3 \cpu/stack_top_new_8_s10  (
	.I0(\cpu/stack_top_new_15_39 ),
	.I1(\cpu/stack_top_new_15_34 ),
	.I2(\cpu/stack_top_new_15_35 ),
	.F(\cpu/stack_top_new_8_14 )
);
defparam \cpu/stack_top_new_8_s10 .INIT=8'hB0;
LUT4 \cpu/stack_top_new_8_s11  (
	.I0(\cpu/stack_top_new_8_16 ),
	.I1(\cpu/stack_top_new_8_17 ),
	.I2(\cpu/stack_top_new_15_16 ),
	.I3(\cpu/stack_top_new_8_18 ),
	.F(\cpu/stack_top_new_8_15 )
);
defparam \cpu/stack_top_new_8_s11 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_7_s10  (
	.I0(\cpu/stack_top_new_7_15 ),
	.I1(\cpu/stack_top_new_6_15 ),
	.I2(\cpu/stack_top_new_7_16 ),
	.I3(\cpu/stack_top_new_7_17 ),
	.F(\cpu/stack_top_new_7_14 )
);
defparam \cpu/stack_top_new_7_s10 .INIT=16'h0700;
LUT4 \cpu/stack_top_new_6_s10  (
	.I0(\cpu/n23_11 ),
	.I1(\cpu/stack_top_new_6_19 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/alu_y [3]),
	.F(\cpu/stack_top_new_6_14 )
);
defparam \cpu/stack_top_new_6_s10 .INIT=16'hFCC5;
LUT2 \cpu/stack_top_new_6_s11  (
	.I0(\cpu/stack_top_new_15_16 ),
	.I1(\cpu/stack_top_new_6_27 ),
	.F(\cpu/stack_top_new_6_15 )
);
defparam \cpu/stack_top_new_6_s11 .INIT=4'h8;
LUT4 \cpu/stack_top_new_6_s12  (
	.I0(\cpu/stack_top_new_6_21 ),
	.I1(\cpu/n26_11 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_5_14 ),
	.F(\cpu/stack_top_new_6_16 )
);
defparam \cpu/stack_top_new_6_s12 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_6_s13  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [6]),
	.I2(\cpu/stack_top_new_6_22 ),
	.I3(\cpu/stack_top_new_6_23 ),
	.F(\cpu/stack_top_new_6_17 )
);
defparam \cpu/stack_top_new_6_s13 .INIT=16'h7000;
LUT4 \cpu/stack_top_new_6_s14  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [6]),
	.I2(data_memory_read_data_bus[6]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_6_18 )
);
defparam \cpu/stack_top_new_6_s14 .INIT=16'h0777;
LUT2 \cpu/stack_top_new_5_s10  (
	.I0(\cpu/stack_top_new_15_16 ),
	.I1(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_5_14 )
);
defparam \cpu/stack_top_new_5_s10 .INIT=4'h8;
LUT4 \cpu/stack_top_new_5_s11  (
	.I0(\cpu/n26_9 ),
	.I1(\cpu/alu_y [2]),
	.I2(\cpu/stack_top_new_5_18 ),
	.I3(\cpu/stack_top_new_6_15 ),
	.F(\cpu/stack_top_new_5_15 )
);
defparam \cpu/stack_top_new_5_s11 .INIT=16'h3800;
LUT4 \cpu/stack_top_new_5_s12  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [5]),
	.I2(\cpu/stack_top_new_5_19 ),
	.I3(\cpu/stack_top_new_5_20 ),
	.F(\cpu/stack_top_new_5_16 )
);
defparam \cpu/stack_top_new_5_s12 .INIT=16'h7000;
LUT4 \cpu/stack_top_new_5_s13  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [5]),
	.I2(data_memory_read_data_bus[5]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_5_17 )
);
defparam \cpu/stack_top_new_5_s13 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_4_s11  (
	.I0(\cpu/n29_9 ),
	.I1(\cpu/stack_top_new_4_17 ),
	.I2(\cpu/alu_y [3]),
	.I3(\cpu/stack_top_new_6_15 ),
	.F(\cpu/stack_top_new_4_15 )
);
defparam \cpu/stack_top_new_4_s11 .INIT=16'h8300;
LUT4 \cpu/stack_top_new_4_s12  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [4]),
	.I2(\cpu/stack_top_new_4_18 ),
	.I3(\cpu/stack_top_new_4_19 ),
	.F(\cpu/stack_top_new_4_16 )
);
defparam \cpu/stack_top_new_4_s12 .INIT=16'h7000;
LUT4 \cpu/stack_top_new_2_s10  (
	.I0(\cpu/stack_top_new_10_17 ),
	.I1(\cpu/stack_top_new_2_16 ),
	.I2(\cpu/alu_y [3]),
	.I3(\cpu/stack_top_new_6_15 ),
	.F(\cpu/stack_top_new_2_14 )
);
defparam \cpu/stack_top_new_2_s10 .INIT=16'h5C00;
LUT4 \cpu/stack_top_new_2_s11  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/stack_top_new_6_21 ),
	.I2(\cpu/stack_top_new_5_14 ),
	.I3(\cpu/stack_top_new_2_17 ),
	.F(\cpu/stack_top_new_2_15 )
);
defparam \cpu/stack_top_new_2_s11 .INIT=16'hBF00;
LUT3 \cpu/stack_top_new_1_s10  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/alu_y [1]),
	.I2(\cpu/n15_10 ),
	.F(\cpu/stack_top_new_1_14 )
);
defparam \cpu/stack_top_new_1_s10 .INIT=8'h10;
LUT4 \cpu/stack_top_new_1_s11  (
	.I0(\cpu/stack_top_new_9_17 ),
	.I1(\cpu/stack_top_new_1_18 ),
	.I2(\cpu/alu_y [3]),
	.I3(\cpu/stack_top_new_6_15 ),
	.F(\cpu/stack_top_new_1_15 )
);
defparam \cpu/stack_top_new_1_s11 .INIT=16'h5300;
LUT4 \cpu/stack_top_new_1_s12  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n84_2 ),
	.I2(\cpu/stack_top_new_1_19 ),
	.I3(\cpu/stack_top_new_1_20 ),
	.F(\cpu/stack_top_new_1_16 )
);
defparam \cpu/stack_top_new_1_s12 .INIT=16'h0070;
LUT4 \cpu/stack_top_new_1_s13  (
	.I0(\cpu/sp_new_4_37 ),
	.I1(\cpu/instr [1]),
	.I2(data_memory_read_data_bus[1]),
	.I3(\cpu/stack_top_new_12_16 ),
	.F(\cpu/stack_top_new_1_17 )
);
defparam \cpu/stack_top_new_1_s13 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_0_s10  (
	.I0(\cpu/n21_11 ),
	.I1(\cpu/n29_9 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_0_17 ),
	.F(\cpu/stack_top_new_0_14 )
);
defparam \cpu/stack_top_new_0_s10 .INIT=16'h5F30;
LUT4 \cpu/stack_top_new_0_s12  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [0]),
	.I2(\cpu/stack_top_new_0_18 ),
	.I3(\cpu/stack_top_new_0_19 ),
	.F(\cpu/stack_top_new_0_16 )
);
defparam \cpu/stack_top_new_0_s12 .INIT=16'h7000;
LUT4 \cpu/sp_new_4_s33  (
	.I0(program_memory_data_bus[14]),
	.I1(was_reset),
	.I2(program_memory_data_bus[13]),
	.I3(lock),
	.F(\cpu/sp_new_4_40 )
);
defparam \cpu/sp_new_4_s33 .INIT=16'h4000;
LUT4 \cpu/stack_top_new_15_s20  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/alu_y [1]),
	.I2(\cpu/stack_top_new_14_26 ),
	.I3(\cpu/stack_top_new_15_111 ),
	.F(\cpu/stack_top_new_15_24 )
);
defparam \cpu/stack_top_new_15_s20 .INIT=16'h1000;
LUT4 \cpu/stack_top_new_15_s21  (
	.I0(\cpu/n29_11 ),
	.I1(\cpu/n25_11 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_13_32 ),
	.F(\cpu/stack_top_new_15_25 )
);
defparam \cpu/stack_top_new_15_s21 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_15_s22  (
	.I0(\cpu/n21_9 ),
	.I1(\cpu/n17_11 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_15_26 )
);
defparam \cpu/stack_top_new_15_s22 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_15_s23  (
	.I0(cpu_mem_dout_8_3),
	.I1(cpu_mem_dout_15_3),
	.I2(\cpu/stack_top_new_15_103 ),
	.I3(\cpu/stack_top_new_15_42 ),
	.F(\cpu/stack_top_new_15_27 )
);
defparam \cpu/stack_top_new_15_s23 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_15_s24  (
	.I0(\cpu/alu_y [7]),
	.I1(\cpu/alu_y [6]),
	.I2(\cpu/alu_y [5]),
	.I3(\cpu/alu_y [4]),
	.F(\cpu/stack_top_new_15_28 )
);
defparam \cpu/stack_top_new_15_s24 .INIT=16'h0001;
LUT4 \cpu/stack_top_new_15_s26  (
	.I0(\cpu/cpu_mem_dout [15]),
	.I1(\cpu/alu_y [15]),
	.I2(\cpu/stack_top_new_12_27 ),
	.I3(\cpu/stack_top_new_15_107 ),
	.F(\cpu/stack_top_new_15_30 )
);
defparam \cpu/stack_top_new_15_s26 .INIT=16'hE7B0;
LUT4 \cpu/stack_top_new_15_s27  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[12]),
	.I2(\cpu/n685_16 ),
	.I3(\cpu/stack_top_new_13_22 ),
	.F(\cpu/stack_top_new_15_31 )
);
defparam \cpu/stack_top_new_15_s27 .INIT=16'h1000;
LUT4 \cpu/stack_top_new_15_s28  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n5_5 ),
	.I2(\cpu/n38_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_15_32 )
);
defparam \cpu/stack_top_new_15_s28 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_15_s29  (
	.I0(\cpu/stack_top_new_15_44 ),
	.I1(\cpu/stack_top_new_15_45 ),
	.I2(\cpu/stack_top_new_15_46 ),
	.I3(\cpu/stack_top_new_15_47 ),
	.F(\cpu/stack_top_new_15_33 )
);
defparam \cpu/stack_top_new_15_s29 .INIT=16'h0100;
LUT4 \cpu/stack_top_new_15_s30  (
	.I0(\cpu/stack_top_new_15_48 ),
	.I1(\cpu/stack_top_new_15_46 ),
	.I2(\cpu/stack_top_new_15_49 ),
	.I3(\cpu/stack_top_new_15_50 ),
	.F(\cpu/stack_top_new_15_34 )
);
defparam \cpu/stack_top_new_15_s30 .INIT=16'hD000;
LUT4 \cpu/stack_top_new_15_s31  (
	.I0(\cpu/stack_top_new_15_51 ),
	.I1(\cpu/stack_top_new_15_52 ),
	.I2(\cpu/stack_top_new_15_49 ),
	.I3(\cpu/stack_top_new_15_53 ),
	.F(\cpu/stack_top_new_15_35 )
);
defparam \cpu/stack_top_new_15_s31 .INIT=16'h1F00;
LUT2 \cpu/stack_top_new_15_s32  (
	.I0(\cpu/stack_top_new_13_21 ),
	.I1(\cpu/sp_new_4_40 ),
	.F(\cpu/stack_top_new_15_36 )
);
defparam \cpu/stack_top_new_15_s32 .INIT=4'h8;
LUT4 \cpu/stack_top_new_15_s33  (
	.I0(\cpu/stack_top_new_15_51 ),
	.I1(\cpu/stack_top_new_15_52 ),
	.I2(\cpu/stack_top_new_15_55 ),
	.I3(\cpu/stack_top_new_15_56 ),
	.F(\cpu/stack_top_new_15_37 )
);
defparam \cpu/stack_top_new_15_s33 .INIT=16'h0100;
LUT4 \cpu/stack_top_new_15_s34  (
	.I0(\cpu/stack_top_new_15_49 ),
	.I1(\cpu/fp_new_12_17 ),
	.I2(\cpu/stack_top_new_15_57 ),
	.I3(\cpu/sp_new_4_40 ),
	.F(\cpu/stack_top_new_15_38 )
);
defparam \cpu/stack_top_new_15_s34 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_15_s35  (
	.I0(\cpu/stack_top_new_15_58 ),
	.I1(\cpu/stack_top_new_15_44 ),
	.I2(\cpu/stack_top_new_15_47 ),
	.I3(\cpu/stack_top_new_15_46 ),
	.F(\cpu/stack_top_new_15_39 )
);
defparam \cpu/stack_top_new_15_s35 .INIT=16'h0010;
LUT3 \cpu/stack_top_new_14_s14  (
	.I0(\cpu/stack_top_new_6_21 ),
	.I1(\cpu/n26_11 ),
	.I2(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_14_18 )
);
defparam \cpu/stack_top_new_14_s14 .INIT=8'h53;
LUT4 \cpu/stack_top_new_14_s15  (
	.I0(\cpu/n22_9 ),
	.I1(\cpu/n18_8 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_14_19 )
);
defparam \cpu/stack_top_new_14_s15 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_14_s16  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n6_5 ),
	.I2(\cpu/n39_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_14_20 )
);
defparam \cpu/stack_top_new_14_s16 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_14_s17  (
	.I0(\cpu/stack_top_new_14_28 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [14]),
	.I3(\cpu/alu_y [14]),
	.F(\cpu/stack_top_new_14_21 )
);
defparam \cpu/stack_top_new_14_s17 .INIT=16'hA33F;
LUT4 \cpu/stack_top_new_13_s17  (
	.I0(program_memory_data_bus[10]),
	.I1(reset),
	.I2(program_memory_data_bus[11]),
	.I3(program_memory_data_bus[12]),
	.F(\cpu/stack_top_new_13_21 )
);
defparam \cpu/stack_top_new_13_s17 .INIT=16'h1000;
LUT2 \cpu/stack_top_new_13_s18  (
	.I0(program_memory_data_bus[13]),
	.I1(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_13_22 )
);
defparam \cpu/stack_top_new_13_s18 .INIT=4'h1;
LUT3 \cpu/stack_top_new_13_s19  (
	.I0(\cpu/stack_top_new_15_111 ),
	.I1(\cpu/n14_8 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/stack_top_new_13_23 )
);
defparam \cpu/stack_top_new_13_s19 .INIT=8'h53;
LUT4 \cpu/stack_top_new_13_s20  (
	.I0(\cpu/n23_9 ),
	.I1(\cpu/n19_8 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_13_24 )
);
defparam \cpu/stack_top_new_13_s20 .INIT=16'hAC00;
LUT3 \cpu/stack_top_new_13_s21  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[12]),
	.I2(\cpu/sp_new_4_34 ),
	.F(\cpu/stack_top_new_13_25 )
);
defparam \cpu/stack_top_new_13_s21 .INIT=8'h80;
LUT4 \cpu/stack_top_new_13_s23  (
	.I0(program_memory_data_bus[12]),
	.I1(program_memory_data_bus[10]),
	.I2(\cpu/sp_new_4_34 ),
	.I3(\cpu/stack_top_new_13_22 ),
	.F(\cpu/stack_top_new_13_27 )
);
defparam \cpu/stack_top_new_13_s23 .INIT=16'h4000;
LUT4 \cpu/stack_top_new_13_s24  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/alu_y [13]),
	.I2(\cpu/stack_top_new_15_107 ),
	.I3(\cpu/stack_top_new_12_27 ),
	.F(\cpu/stack_top_new_13_28 )
);
defparam \cpu/stack_top_new_13_s24 .INIT=16'hEF71;
LUT2 \cpu/stack_top_new_12_s14  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/stack_top_new_12_24 ),
	.F(\cpu/stack_top_new_12_18 )
);
defparam \cpu/stack_top_new_12_s14 .INIT=4'h1;
LUT4 \cpu/stack_top_new_12_s16  (
	.I0(\cpu/n29_9 ),
	.I1(\cpu/stack_top_new_14_26 ),
	.I2(\cpu/n20_8 ),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_12_20 )
);
defparam \cpu/stack_top_new_12_s16 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_12_s18  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [12]),
	.I3(\cpu/alu_y [12]),
	.F(\cpu/stack_top_new_12_22 )
);
defparam \cpu/stack_top_new_12_s18 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_12_s19  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n73_2 ),
	.I2(\cpu/stack_top_new_12_25 ),
	.F(\cpu/stack_top_new_12_23 )
);
defparam \cpu/stack_top_new_12_s19 .INIT=8'h70;
LUT4 \cpu/stack_top_new_11_s12  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/stack_top_new_15_111 ),
	.I2(\cpu/n28_9 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_11_16 )
);
defparam \cpu/stack_top_new_11_s12 .INIT=16'hBB0F;
LUT4 \cpu/stack_top_new_11_s13  (
	.I0(\cpu/stack_top_new_12_29 ),
	.I1(\cpu/n25_11 ),
	.I2(\cpu/stack_top_new_11_21 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_11_17 )
);
defparam \cpu/stack_top_new_11_s13 .INIT=16'h77F0;
LUT4 \cpu/stack_top_new_11_s14  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [11]),
	.I3(\cpu/alu_y [11]),
	.F(\cpu/stack_top_new_11_18 )
);
defparam \cpu/stack_top_new_11_s14 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_11_s15  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n74_2 ),
	.I2(\cpu/stack_top_new_11_22 ),
	.F(\cpu/stack_top_new_11_19 )
);
defparam \cpu/stack_top_new_11_s15 .INIT=8'h70;
LUT4 \cpu/stack_top_new_11_s16  (
	.I0(program_memory_data_bus[13]),
	.I1(program_memory_data_bus[11]),
	.I2(program_memory_data_bus[14]),
	.I3(\cpu/write_to_rstack_8 ),
	.F(\cpu/stack_top_new_11_20 )
);
defparam \cpu/stack_top_new_11_s16 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_10_s13  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/n15_8 ),
	.I2(\cpu/n27_9 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_10_17 )
);
defparam \cpu/stack_top_new_10_s13 .INIT=16'hBB0F;
LUT4 \cpu/stack_top_new_10_s14  (
	.I0(\cpu/stack_top_new_12_29 ),
	.I1(\cpu/n26_11 ),
	.I2(\cpu/stack_top_new_10_21 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_10_18 )
);
defparam \cpu/stack_top_new_10_s14 .INIT=16'h77F0;
LUT4 \cpu/stack_top_new_10_s15  (
	.I0(\cpu/stack_top_new_15_107 ),
	.I1(\cpu/stack_top_new_12_27 ),
	.I2(\cpu/alu_y [10]),
	.I3(\cpu/cpu_mem_dout [10]),
	.F(\cpu/stack_top_new_10_19 )
);
defparam \cpu/stack_top_new_10_s15 .INIT=16'h3EA0;
LUT4 \cpu/stack_top_new_10_s16  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n10_5 ),
	.I2(\cpu/n43_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_10_20 )
);
defparam \cpu/stack_top_new_10_s16 .INIT=16'h0777;
LUT3 \cpu/stack_top_new_9_s13  (
	.I0(\cpu/stack_top_new_13_23 ),
	.I1(\cpu/n26_9 ),
	.I2(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_9_17 )
);
defparam \cpu/stack_top_new_9_s13 .INIT=8'hA3;
LUT4 \cpu/stack_top_new_9_s14  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [9]),
	.I3(\cpu/alu_y [9]),
	.F(\cpu/stack_top_new_9_18 )
);
defparam \cpu/stack_top_new_9_s14 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_9_s15  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n76_2 ),
	.I2(\cpu/stack_top_new_9_20 ),
	.F(\cpu/stack_top_new_9_19 )
);
defparam \cpu/stack_top_new_9_s15 .INIT=8'h70;
LUT4 \cpu/pc_new_11_s24  (
	.I0(\cpu/stack_top_new_15_27 ),
	.I1(\cpu/pc_new_11_33 ),
	.I2(program_memory_data_bus[13]),
	.I3(\cpu/write_to_rstack_8 ),
	.F(\cpu/pc_new_11_32 )
);
defparam \cpu/pc_new_11_s24 .INIT=16'h7077;
LUT4 \cpu/stack_top_new_8_s12  (
	.I0(\cpu/n28_11 ),
	.I1(\cpu/n24_11 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_8_16 )
);
defparam \cpu/stack_top_new_8_s12 .INIT=16'hAC00;
LUT4 \cpu/stack_top_new_8_s13  (
	.I0(\cpu/n25_9 ),
	.I1(\cpu/stack_top_new_8_19 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/stack_top_new_14_26 ),
	.F(\cpu/stack_top_new_8_17 )
);
defparam \cpu/stack_top_new_8_s13 .INIT=16'hC4FC;
LUT4 \cpu/stack_top_new_8_s14  (
	.I0(\cpu/stack_top_new_15_107 ),
	.I1(\cpu/stack_top_new_8_20 ),
	.I2(\cpu/stack_top_new_8_21 ),
	.I3(\cpu/stack_top_new_8_22 ),
	.F(\cpu/stack_top_new_8_18 )
);
defparam \cpu/stack_top_new_8_s14 .INIT=16'h0700;
LUT4 \cpu/stack_top_new_7_s11  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/stack_top_new_15_111 ),
	.I2(\cpu/alu_y [3]),
	.I3(\cpu/stack_top_new_7_18 ),
	.F(\cpu/stack_top_new_7_15 )
);
defparam \cpu/stack_top_new_7_s11 .INIT=16'h004F;
LUT3 \cpu/stack_top_new_7_s12  (
	.I0(\cpu/stack_top_new_7_19 ),
	.I1(\cpu/stack_top_new_15_16 ),
	.I2(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_7_16 )
);
defparam \cpu/stack_top_new_7_s12 .INIT=8'h40;
LUT4 \cpu/stack_top_new_7_s13  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n78_2 ),
	.I2(\cpu/stack_top_new_7_20 ),
	.I3(\cpu/stack_top_new_7_21 ),
	.F(\cpu/stack_top_new_7_17 )
);
defparam \cpu/stack_top_new_7_s13 .INIT=16'h0700;
LUT4 \cpu/stack_top_new_6_s15  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/n15_8 ),
	.I2(\cpu/n27_9 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_6_19 )
);
defparam \cpu/stack_top_new_6_s15 .INIT=16'h0FBB;
LUT3 \cpu/stack_top_new_6_s17  (
	.I0(\cpu/stack_top_new_12_24 ),
	.I1(\cpu/n14_10 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/stack_top_new_6_21 )
);
defparam \cpu/stack_top_new_6_s17 .INIT=8'h5C;
LUT4 \cpu/stack_top_new_6_s18  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [6]),
	.I3(\cpu/alu_y [6]),
	.F(\cpu/stack_top_new_6_22 )
);
defparam \cpu/stack_top_new_6_s18 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_6_s19  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n79_2 ),
	.I2(\cpu/stack_top_new_6_25 ),
	.F(\cpu/stack_top_new_6_23 )
);
defparam \cpu/stack_top_new_6_s19 .INIT=8'h70;
LUT4 \cpu/stack_top_new_5_s14  (
	.I0(\cpu/stack_top_new_13_23 ),
	.I1(\cpu/n22_11 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/alu_y [3]),
	.F(\cpu/stack_top_new_5_18 )
);
defparam \cpu/stack_top_new_5_s14 .INIT=16'hF50C;
LUT4 \cpu/stack_top_new_5_s15  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [5]),
	.I3(\cpu/alu_y [5]),
	.F(\cpu/stack_top_new_5_19 )
);
defparam \cpu/stack_top_new_5_s15 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_5_s16  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n80_2 ),
	.I2(\cpu/stack_top_new_5_21 ),
	.F(\cpu/stack_top_new_5_20 )
);
defparam \cpu/stack_top_new_5_s16 .INIT=8'h70;
LUT4 \cpu/stack_top_new_4_s13  (
	.I0(\cpu/n21_11 ),
	.I1(\cpu/n25_9 ),
	.I2(\cpu/alu_y [3]),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_4_17 )
);
defparam \cpu/stack_top_new_4_s13 .INIT=16'h03F5;
LUT4 \cpu/stack_top_new_4_s14  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [4]),
	.I3(\cpu/alu_y [4]),
	.F(\cpu/stack_top_new_4_18 )
);
defparam \cpu/stack_top_new_4_s14 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_4_s15  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n81_2 ),
	.I2(\cpu/stack_top_new_4_20 ),
	.F(\cpu/stack_top_new_4_19 )
);
defparam \cpu/stack_top_new_4_s15 .INIT=8'h70;
LUT3 \cpu/stack_top_new_3_s11  (
	.I0(\cpu/stack_top_new_11_16 ),
	.I1(\cpu/stack_top_new_3_17 ),
	.I2(\cpu/alu_y [3]),
	.F(\cpu/stack_top_new_3_15 )
);
defparam \cpu/stack_top_new_3_s11 .INIT=8'hAC;
LUT4 \cpu/stack_top_new_3_s12  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/cpu_mem_dout [3]),
	.I2(\cpu/stack_top_new_3_18 ),
	.I3(\cpu/stack_top_new_3_19 ),
	.F(\cpu/stack_top_new_3_16 )
);
defparam \cpu/stack_top_new_3_s12 .INIT=16'h7000;
LUT3 \cpu/stack_top_new_2_s12  (
	.I0(\cpu/n23_11 ),
	.I1(\cpu/n19_10 ),
	.I2(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_2_16 )
);
defparam \cpu/stack_top_new_2_s12 .INIT=8'hAC;
LUT3 \cpu/stack_top_new_2_s13  (
	.I0(\cpu/stack_top_new_2_18 ),
	.I1(\cpu/stack_top_new_2_19 ),
	.I2(\cpu/stack_top_new_2_20 ),
	.F(\cpu/stack_top_new_2_17 )
);
defparam \cpu/stack_top_new_2_s13 .INIT=8'h10;
LUT3 \cpu/stack_top_new_1_s14  (
	.I0(\cpu/n22_11 ),
	.I1(\cpu/n18_10 ),
	.I2(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_1_18 )
);
defparam \cpu/stack_top_new_1_s14 .INIT=8'h53;
LUT4 \cpu/stack_top_new_1_s15  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n19_5 ),
	.I2(\cpu/n52_2 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_1_19 )
);
defparam \cpu/stack_top_new_1_s15 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_1_s16  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/stack_top_new_1_21 ),
	.I2(\cpu/alu_y [1]),
	.I3(\cpu/stack_top_new_15_109 ),
	.F(\cpu/stack_top_new_1_20 )
);
defparam \cpu/stack_top_new_1_s16 .INIT=16'hA333;
LUT4 \cpu/stack_top_new_0_s13  (
	.I0(\cpu/n17_10 ),
	.I1(\cpu/n25_9 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/alu_y [3]),
	.F(\cpu/stack_top_new_0_17 )
);
defparam \cpu/stack_top_new_0_s13 .INIT=16'h03F5;
LUT4 \cpu/stack_top_new_0_s14  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [0]),
	.I3(\cpu/alu_y [0]),
	.F(\cpu/stack_top_new_0_18 )
);
defparam \cpu/stack_top_new_0_s14 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_0_s15  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n85_2 ),
	.I2(\cpu/stack_top_new_0_20 ),
	.F(\cpu/stack_top_new_0_19 )
);
defparam \cpu/stack_top_new_0_s15 .INIT=8'h70;
LUT4 \cpu/stack_top_new_15_s38  (
	.I0(cpu_mem_dout_12_4),
	.I1(cpu_mem_dout_11_3),
	.I2(cpu_mem_dout_10_3),
	.I3(cpu_mem_dout_9_3),
	.F(\cpu/stack_top_new_15_42 )
);
defparam \cpu/stack_top_new_15_s38 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_15_s40  (
	.I0(\cpu/stack_top_new_15_59 ),
	.I1(\cpu/stack_top_new_15_60 ),
	.I2(\cpu/stack_top_new_15_61 ),
	.I3(\cpu/stack_top_new_15_62 ),
	.F(\cpu/stack_top_new_15_44 )
);
defparam \cpu/stack_top_new_15_s40 .INIT=16'h4F00;
LUT4 \cpu/stack_top_new_15_s41  (
	.I0(\cpu/stack_top_new_15_63 ),
	.I1(\cpu/stack_top_new_15_64 ),
	.I2(\cpu/stack_top_new_15_60 ),
	.I3(\cpu/stack_top_new_15_65 ),
	.F(\cpu/stack_top_new_15_45 )
);
defparam \cpu/stack_top_new_15_s41 .INIT=16'hB000;
LUT4 \cpu/stack_top_new_15_s42  (
	.I0(cpu_mem_dout_15_5),
	.I1(cpu_mem_dout_11_4),
	.I2(\cpu/alu_y_15_4 ),
	.I3(cpu_mem_dout_11_3),
	.F(\cpu/stack_top_new_15_46 )
);
defparam \cpu/stack_top_new_15_s42 .INIT=16'hF20D;
LUT4 \cpu/stack_top_new_15_s43  (
	.I0(\cpu/stack_top_new_15_66 ),
	.I1(\cpu/stack_top_new_15_67 ),
	.I2(cpu_mem_dout_15_5),
	.I3(\cpu/stack_top_new_8_20 ),
	.F(\cpu/stack_top_new_15_47 )
);
defparam \cpu/stack_top_new_15_s43 .INIT=16'h00A3;
LUT4 \cpu/stack_top_new_15_s44  (
	.I0(\cpu/stack_top_new_15_68 ),
	.I1(\cpu/stack_top_new_15_69 ),
	.I2(cpu_mem_dout_15_5),
	.I3(cpu_mem_dout_10_3),
	.F(\cpu/stack_top_new_15_48 )
);
defparam \cpu/stack_top_new_15_s44 .INIT=16'h8EE8;
LUT4 \cpu/stack_top_new_15_s45  (
	.I0(\cpu/instr [8]),
	.I1(cpu_mem_dout_15_4),
	.I2(cpu_mem_dout_15_5),
	.I3(cpu_mem_dout_15_3),
	.F(\cpu/stack_top_new_15_49 )
);
defparam \cpu/stack_top_new_15_s45 .INIT=16'hCFFA;
LUT4 \cpu/stack_top_new_15_s46  (
	.I0(cpu_mem_dout_15_5),
	.I1(\cpu/stack_top_new_15_70 ),
	.I2(\cpu/stack_top_new_15_71 ),
	.I3(\cpu/stack_top_new_15_72 ),
	.F(\cpu/stack_top_new_15_50 )
);
defparam \cpu/stack_top_new_15_s46 .INIT=16'h00F1;
LUT4 \cpu/stack_top_new_15_s47  (
	.I0(cpu_mem_dout_14_4),
	.I1(\cpu/alu_y_15_4 ),
	.I2(cpu_mem_dout_14_3),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_51 )
);
defparam \cpu/stack_top_new_15_s47 .INIT=16'h1003;
LUT4 \cpu/stack_top_new_15_s48  (
	.I0(\cpu/alu_y_15_4 ),
	.I1(\cpu/stack_top_new_15_73 ),
	.I2(\cpu/stack_top_new_15_74 ),
	.I3(\cpu/stack_top_new_15_101 ),
	.F(\cpu/stack_top_new_15_52 )
);
defparam \cpu/stack_top_new_15_s48 .INIT=16'h00F1;
LUT4 \cpu/stack_top_new_15_s49  (
	.I0(cpu_mem_dout_15_4),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_15_4 ),
	.I3(cpu_mem_dout_15_3),
	.F(\cpu/stack_top_new_15_53 )
);
defparam \cpu/stack_top_new_15_s49 .INIT=16'h0F77;
LUT3 \cpu/stack_top_new_15_s51  (
	.I0(\cpu/stack_top_new_15_71 ),
	.I1(\cpu/stack_top_new_15_115 ),
	.I2(\cpu/stack_top_new_15_46 ),
	.F(\cpu/stack_top_new_15_55 )
);
defparam \cpu/stack_top_new_15_s51 .INIT=8'hE0;
LUT4 \cpu/stack_top_new_15_s52  (
	.I0(\cpu/n685_11 ),
	.I1(\cpu/stack_top_new_15_49 ),
	.I2(\cpu/stack_top_new_15_77 ),
	.I3(\cpu/sp_new_4_40 ),
	.F(\cpu/stack_top_new_15_56 )
);
defparam \cpu/stack_top_new_15_s52 .INIT=16'hF800;
LUT4 \cpu/stack_top_new_15_s53  (
	.I0(\cpu/stack_top_new_15_53 ),
	.I1(\cpu/n685_11 ),
	.I2(\cpu/stack_top_new_15_78 ),
	.I3(program_memory_data_bus[12]),
	.F(\cpu/stack_top_new_15_57 )
);
defparam \cpu/stack_top_new_15_s53 .INIT=16'hBBB0;
LUT4 \cpu/stack_top_new_15_s54  (
	.I0(\cpu/stack_top_new_15_79 ),
	.I1(\cpu/stack_top_new_15_64 ),
	.I2(\cpu/stack_top_new_15_60 ),
	.I3(\cpu/stack_top_new_15_65 ),
	.F(\cpu/stack_top_new_15_58 )
);
defparam \cpu/stack_top_new_15_s54 .INIT=16'hB000;
LUT4 \cpu/stack_top_new_12_s20  (
	.I0(\cpu/instr [0]),
	.I1(cpu_mem_dout_0_4),
	.I2(cpu_mem_dout_15_5),
	.I3(cpu_mem_dout_0_3),
	.F(\cpu/stack_top_new_12_24 )
);
defparam \cpu/stack_top_new_12_s20 .INIT=16'hCFFA;
LUT4 \cpu/stack_top_new_12_s21  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n8_5 ),
	.I2(\cpu/n41_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_12_25 )
);
defparam \cpu/stack_top_new_12_s21 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_11_s17  (
	.I0(\cpu/stack_top_new_13_32 ),
	.I1(\cpu/n29_11 ),
	.I2(\cpu/n21_9 ),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_11_21 )
);
defparam \cpu/stack_top_new_11_s17 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_11_s18  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n9_5 ),
	.I2(\cpu/n42_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_11_22 )
);
defparam \cpu/stack_top_new_11_s18 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_10_s17  (
	.I0(\cpu/stack_top_new_6_21 ),
	.I1(\cpu/stack_top_new_13_32 ),
	.I2(\cpu/n22_9 ),
	.I3(\cpu/stack_top_new_12_29 ),
	.F(\cpu/stack_top_new_10_21 )
);
defparam \cpu/stack_top_new_10_s17 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_9_s16  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n11_5 ),
	.I2(\cpu/n44_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_9_20 )
);
defparam \cpu/stack_top_new_9_s16 .INIT=16'h0777;
LUT4 \cpu/pc_new_11_s25  (
	.I0(cpu_mem_dout_3_3),
	.I1(program_memory_data_bus[15]),
	.I2(\cpu/pc_new_11_34 ),
	.I3(\cpu/pc_new_11_35 ),
	.F(\cpu/pc_new_11_33 )
);
defparam \cpu/pc_new_11_s25 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_8_s15  (
	.I0(\cpu/stack_top_new_12_18 ),
	.I1(\cpu/stack_top_new_13_32 ),
	.I2(\cpu/n29_9 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_8_19 )
);
defparam \cpu/stack_top_new_8_s15 .INIT=16'h0F77;
LUT4 \cpu/stack_top_new_8_s16  (
	.I0(cpu_mem_dout_15_5),
	.I1(cpu_mem_dout_8_4),
	.I2(\cpu/alu_y_15_4 ),
	.I3(cpu_mem_dout_8_3),
	.F(\cpu/stack_top_new_8_20 )
);
defparam \cpu/stack_top_new_8_s16 .INIT=16'hF20D;
LUT4 \cpu/stack_top_new_8_s17  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/stack_top_new_15_109 ),
	.I2(\cpu/stack_top_new_12_27 ),
	.I3(\cpu/alu_y [8]),
	.F(\cpu/stack_top_new_8_21 )
);
defparam \cpu/stack_top_new_8_s17 .INIT=16'hF800;
LUT3 \cpu/stack_top_new_8_s18  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n77_2 ),
	.I2(\cpu/stack_top_new_8_23 ),
	.F(\cpu/stack_top_new_8_22 )
);
defparam \cpu/stack_top_new_8_s18 .INIT=8'h70;
LUT4 \cpu/stack_top_new_7_s14  (
	.I0(\cpu/n28_9 ),
	.I1(\cpu/n24_9 ),
	.I2(\cpu/alu_y [3]),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_7_18 )
);
defparam \cpu/stack_top_new_7_s14 .INIT=16'hF503;
LUT3 \cpu/stack_top_new_7_s15  (
	.I0(\cpu/n29_11 ),
	.I1(\cpu/n25_11 ),
	.I2(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_7_19 )
);
defparam \cpu/stack_top_new_7_s15 .INIT=8'h53;
LUT4 \cpu/stack_top_new_7_s16  (
	.I0(\cpu/stack_top_new_15_107 ),
	.I1(\cpu/stack_top_new_12_27 ),
	.I2(\cpu/alu_y [7]),
	.I3(\cpu/cpu_mem_dout [7]),
	.F(\cpu/stack_top_new_7_20 )
);
defparam \cpu/stack_top_new_7_s16 .INIT=16'hCEE0;
LUT4 \cpu/stack_top_new_7_s17  (
	.I0(\cpu/alu_y [7]),
	.I1(\cpu/stack_top_new_15_109 ),
	.I2(\cpu/cpu_mem_dout [7]),
	.I3(\cpu/stack_top_new_7_22 ),
	.F(\cpu/stack_top_new_7_21 )
);
defparam \cpu/stack_top_new_7_s17 .INIT=16'h7F00;
LUT4 \cpu/stack_top_new_6_s20  (
	.I0(program_memory_data_bus[10]),
	.I1(program_memory_data_bus[12]),
	.I2(program_memory_data_bus[11]),
	.I3(program_memory_data_bus[13]),
	.F(\cpu/stack_top_new_6_24 )
);
defparam \cpu/stack_top_new_6_s20 .INIT=16'hFE7F;
LUT4 \cpu/stack_top_new_6_s21  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n14_5 ),
	.I2(\cpu/n47_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_6_25 )
);
defparam \cpu/stack_top_new_6_s21 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_5_s17  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n15_5 ),
	.I2(\cpu/n48_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_5_21 )
);
defparam \cpu/stack_top_new_5_s17 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_4_s16  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n16_5 ),
	.I2(\cpu/n49_2 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_4_20 )
);
defparam \cpu/stack_top_new_4_s16 .INIT=16'h0777;
LUT3 \cpu/stack_top_new_3_s13  (
	.I0(\cpu/n24_9 ),
	.I1(\cpu/n20_10 ),
	.I2(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_3_17 )
);
defparam \cpu/stack_top_new_3_s13 .INIT=8'h53;
LUT4 \cpu/stack_top_new_3_s14  (
	.I0(\cpu/stack_top_new_15_109 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [3]),
	.I3(\cpu/alu_y [3]),
	.F(\cpu/stack_top_new_3_18 )
);
defparam \cpu/stack_top_new_3_s14 .INIT=16'h533F;
LUT3 \cpu/stack_top_new_3_s15  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n82_2 ),
	.I2(\cpu/stack_top_new_3_20 ),
	.F(\cpu/stack_top_new_3_19 )
);
defparam \cpu/stack_top_new_3_s15 .INIT=8'h70;
LUT3 \cpu/stack_top_new_2_s14  (
	.I0(\cpu/stack_top_new_2_21 ),
	.I1(cpu_mem_dout_2_3),
	.I2(\cpu/stack_top_new_15_109 ),
	.F(\cpu/stack_top_new_2_18 )
);
defparam \cpu/stack_top_new_2_s14 .INIT=8'h20;
LUT4 \cpu/stack_top_new_2_s15  (
	.I0(\cpu/stack_top_new_15_107 ),
	.I1(\cpu/stack_top_new_12_27 ),
	.I2(\cpu/alu_y [2]),
	.I3(\cpu/cpu_mem_dout [2]),
	.F(\cpu/stack_top_new_2_19 )
);
defparam \cpu/stack_top_new_2_s15 .INIT=16'hCEE0;
LUT3 \cpu/stack_top_new_2_s16  (
	.I0(\cpu/stack_top_new_15_31 ),
	.I1(\cpu/n83_2 ),
	.I2(\cpu/stack_top_new_2_22 ),
	.F(\cpu/stack_top_new_2_20 )
);
defparam \cpu/stack_top_new_2_s16 .INIT=8'h70;
LUT4 \cpu/stack_top_new_1_s17  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/stack_top_new_15_107 ),
	.I2(\cpu/cpu_mem_dout [1]),
	.I3(\cpu/alu_y [1]),
	.F(\cpu/stack_top_new_1_21 )
);
defparam \cpu/stack_top_new_1_s17 .INIT=16'h533F;
LUT4 \cpu/stack_top_new_0_s16  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n20_5 ),
	.I2(\cpu/n53_2 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_0_20 )
);
defparam \cpu/stack_top_new_0_s16 .INIT=16'h0777;
LUT3 \cpu/stack_top_new_15_s55  (
	.I0(\cpu/stack_top_new_15_80 ),
	.I1(\cpu/stack_top_new_15_81 ),
	.I2(cpu_mem_dout_4_3),
	.F(\cpu/stack_top_new_15_59 )
);
defparam \cpu/stack_top_new_15_s55 .INIT=8'h21;
LUT4 \cpu/stack_top_new_15_s56  (
	.I0(cpu_mem_dout_5_3),
	.I1(\cpu/alu_y_5_4 ),
	.I2(\cpu/cpu_mem_dout [5]),
	.I3(\cpu/stack_top_new_15_82 ),
	.F(\cpu/stack_top_new_15_60 )
);
defparam \cpu/stack_top_new_15_s56 .INIT=16'hF200;
LUT3 \cpu/stack_top_new_15_s57  (
	.I0(cpu_mem_dout_7_4),
	.I1(\cpu/stack_top_new_15_83 ),
	.I2(\cpu/stack_top_new_15_84 ),
	.F(\cpu/stack_top_new_15_61 )
);
defparam \cpu/stack_top_new_15_s57 .INIT=8'hE0;
LUT4 \cpu/stack_top_new_15_s58  (
	.I0(\cpu/instr [7]),
	.I1(\cpu/stack_top_new_15_85 ),
	.I2(cpu_mem_dout_7_3),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_62 )
);
defparam \cpu/stack_top_new_15_s58 .INIT=16'hFC5F;
LUT4 \cpu/stack_top_new_15_s59  (
	.I0(\cpu/stack_top_new_15_86 ),
	.I1(\cpu/alu_y [1]),
	.I2(\cpu/cpu_mem_dout [1]),
	.I3(\cpu/stack_top_new_15_87 ),
	.F(\cpu/stack_top_new_15_63 )
);
defparam \cpu/stack_top_new_15_s59 .INIT=16'hB200;
LUT3 \cpu/stack_top_new_15_s60  (
	.I0(\cpu/alu_y_3_4 ),
	.I1(\cpu/stack_top_new_15_88 ),
	.I2(\cpu/stack_top_new_15_89 ),
	.F(\cpu/stack_top_new_15_64 )
);
defparam \cpu/stack_top_new_15_s60 .INIT=8'hE0;
LUT4 \cpu/stack_top_new_15_s61  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/stack_top_new_15_105 ),
	.I2(\cpu/stack_top_new_15_62 ),
	.I3(\cpu/stack_top_new_15_91 ),
	.F(\cpu/stack_top_new_15_65 )
);
defparam \cpu/stack_top_new_15_s61 .INIT=16'hE000;
LUT4 \cpu/stack_top_new_15_s62  (
	.I0(cpu_mem_dout_9_3),
	.I1(cpu_mem_dout_9_4),
	.I2(cpu_mem_dout_10_3),
	.I3(cpu_mem_dout_10_4),
	.F(\cpu/stack_top_new_15_66 )
);
defparam \cpu/stack_top_new_15_s62 .INIT=16'hDD0D;
LUT3 \cpu/stack_top_new_15_s63  (
	.I0(cpu_mem_dout_9_3),
	.I1(cpu_mem_dout_10_3),
	.I2(\cpu/instr [8]),
	.F(\cpu/stack_top_new_15_67 )
);
defparam \cpu/stack_top_new_15_s63 .INIT=8'h07;
LUT3 \cpu/stack_top_new_15_s64  (
	.I0(\cpu/instr [8]),
	.I1(cpu_mem_dout_10_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_68 )
);
defparam \cpu/stack_top_new_15_s64 .INIT=8'hCA;
LUT4 \cpu/stack_top_new_15_s65  (
	.I0(\cpu/stack_top_new_15_92 ),
	.I1(\cpu/stack_top_new_15_93 ),
	.I2(\cpu/stack_top_new_15_94 ),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_69 )
);
defparam \cpu/stack_top_new_15_s65 .INIT=16'h070C;
LUT3 \cpu/stack_top_new_15_s66  (
	.I0(cpu_mem_dout_11_3),
	.I1(cpu_mem_dout_12_4),
	.I2(\cpu/instr [8]),
	.F(\cpu/stack_top_new_15_70 )
);
defparam \cpu/stack_top_new_15_s66 .INIT=8'hE0;
LUT4 \cpu/stack_top_new_15_s67  (
	.I0(cpu_mem_dout_14_4),
	.I1(cpu_mem_dout_14_3),
	.I2(\cpu/stack_top_new_15_95 ),
	.I3(\cpu/stack_top_new_15_96 ),
	.F(\cpu/stack_top_new_15_71 )
);
defparam \cpu/stack_top_new_15_s67 .INIT=16'hD000;
LUT3 \cpu/stack_top_new_15_s68  (
	.I0(cpu_mem_dout_13_3),
	.I1(cpu_mem_dout_14_3),
	.I2(\cpu/alu_y_15_4 ),
	.F(\cpu/stack_top_new_15_72 )
);
defparam \cpu/stack_top_new_15_s68 .INIT=8'hE0;
LUT3 \cpu/stack_top_new_15_s69  (
	.I0(cpu_mem_dout_13_4),
	.I1(cpu_mem_dout_13_3),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_73 )
);
defparam \cpu/stack_top_new_15_s69 .INIT=8'hBC;
LUT3 \cpu/stack_top_new_15_s70  (
	.I0(cpu_mem_dout_13_3),
	.I1(\cpu/cpu_mem_dout [13]),
	.I2(\cpu/stack_top_new_15_97 ),
	.F(\cpu/stack_top_new_15_74 )
);
defparam \cpu/stack_top_new_15_s70 .INIT=8'h0E;
LUT2 \cpu/stack_top_new_15_s73  (
	.I0(\cpu/fp_new_12_17 ),
	.I1(\cpu/stack_top_new_15_53 ),
	.F(\cpu/stack_top_new_15_77 )
);
defparam \cpu/stack_top_new_15_s73 .INIT=4'h8;
LUT4 \cpu/stack_top_new_15_s74  (
	.I0(\cpu/n133_3 ),
	.I1(\cpu/n266_2 ),
	.I2(program_memory_data_bus[11]),
	.I3(program_memory_data_bus[10]),
	.F(\cpu/stack_top_new_15_78 )
);
defparam \cpu/stack_top_new_15_s74 .INIT=16'hFA3F;
LUT4 \cpu/stack_top_new_15_s75  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/alu_y [1]),
	.I2(\cpu/stack_top_new_12_24 ),
	.I3(\cpu/stack_top_new_15_87 ),
	.F(\cpu/stack_top_new_15_79 )
);
defparam \cpu/stack_top_new_15_s75 .INIT=16'h2B00;
LUT4 \cpu/pc_new_11_s26  (
	.I0(cpu_mem_dout_2_3),
	.I1(cpu_mem_dout_1_3),
	.I2(cpu_mem_dout_0_3),
	.I3(\cpu/sp_new_4_40 ),
	.F(\cpu/pc_new_11_34 )
);
defparam \cpu/pc_new_11_s26 .INIT=16'h8000;
LUT4 \cpu/pc_new_11_s27  (
	.I0(cpu_mem_dout_7_3),
	.I1(cpu_mem_dout_6_3),
	.I2(cpu_mem_dout_5_3),
	.I3(cpu_mem_dout_4_3),
	.F(\cpu/pc_new_11_35 )
);
defparam \cpu/pc_new_11_s27 .INIT=16'h8000;
LUT4 \cpu/stack_top_new_8_s19  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n12_5 ),
	.I2(\cpu/n45_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_8_23 )
);
defparam \cpu/stack_top_new_8_s19 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_7_s18  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n13_5 ),
	.I2(\cpu/n46_6 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_7_22 )
);
defparam \cpu/stack_top_new_7_s18 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_3_s16  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n17_5 ),
	.I2(\cpu/n50_2 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_3_20 )
);
defparam \cpu/stack_top_new_3_s16 .INIT=16'h0777;
LUT3 \cpu/stack_top_new_2_s17  (
	.I0(cpu_mem_dout_2_4),
	.I1(program_memory_data_bus[2]),
	.I2(program_memory_data_bus[9]),
	.F(\cpu/stack_top_new_2_21 )
);
defparam \cpu/stack_top_new_2_s17 .INIT=8'hC5;
LUT4 \cpu/stack_top_new_2_s18  (
	.I0(\cpu/stack_top_new_13_30 ),
	.I1(\cpu/n18_5 ),
	.I2(\cpu/n51_2 ),
	.I3(\cpu/stack_top_new_13_27 ),
	.F(\cpu/stack_top_new_2_22 )
);
defparam \cpu/stack_top_new_2_s18 .INIT=16'h0777;
LUT4 \cpu/stack_top_new_15_s76  (
	.I0(cpu_mem_dout_4_4),
	.I1(program_memory_data_bus[4]),
	.I2(cpu_mem_dout_4_3),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/stack_top_new_15_80 )
);
defparam \cpu/stack_top_new_15_s76 .INIT=16'hF3A0;
LUT4 \cpu/stack_top_new_15_s77  (
	.I0(cpu_mem_dout_5_4),
	.I1(cpu_mem_dout_5_3),
	.I2(cpu_mem_dout_15_5),
	.I3(\cpu/alu_y_5_4 ),
	.F(\cpu/stack_top_new_15_81 )
);
defparam \cpu/stack_top_new_15_s77 .INIT=16'hAC63;
LUT4 \cpu/stack_top_new_15_s78  (
	.I0(program_memory_data_bus[6]),
	.I1(\cpu/stack_top_new_15_98 ),
	.I2(cpu_mem_dout_6_4),
	.I3(cpu_mem_dout_6_3),
	.F(\cpu/stack_top_new_15_82 )
);
defparam \cpu/stack_top_new_15_s78 .INIT=16'h778F;
LUT4 \cpu/stack_top_new_15_s79  (
	.I0(program_memory_data_bus[7]),
	.I1(reset),
	.I2(program_memory_data_bus[9]),
	.I3(cpu_mem_dout_7_3),
	.F(\cpu/stack_top_new_15_83 )
);
defparam \cpu/stack_top_new_15_s79 .INIT=16'hFC23;
LUT4 \cpu/stack_top_new_15_s80  (
	.I0(cpu_mem_dout_6_4),
	.I1(program_memory_data_bus[9]),
	.I2(cpu_mem_dout_6_3),
	.I3(\cpu/stack_top_new_15_99 ),
	.F(\cpu/stack_top_new_15_84 )
);
defparam \cpu/stack_top_new_15_s80 .INIT=16'hE3FC;
LUT3 \cpu/stack_top_new_15_s81  (
	.I0(\cpu/data_121 ),
	.I1(\cpu/data_137 ),
	.I2(\cpu/sp_minus_1 [4]),
	.F(\cpu/stack_top_new_15_85 )
);
defparam \cpu/stack_top_new_15_s81 .INIT=8'hCA;
LUT4 \cpu/stack_top_new_15_s82  (
	.I0(\cpu/instr [0]),
	.I1(cpu_mem_dout_0_4),
	.I2(cpu_mem_dout_15_5),
	.I3(cpu_mem_dout_0_3),
	.F(\cpu/stack_top_new_15_86 )
);
defparam \cpu/stack_top_new_15_s82 .INIT=16'hF53F;
LUT4 \cpu/stack_top_new_15_s83  (
	.I0(program_memory_data_bus[2]),
	.I1(\cpu/stack_top_new_15_98 ),
	.I2(cpu_mem_dout_2_4),
	.I3(cpu_mem_dout_2_3),
	.F(\cpu/stack_top_new_15_87 )
);
defparam \cpu/stack_top_new_15_s83 .INIT=16'h778F;
LUT3 \cpu/stack_top_new_15_s84  (
	.I0(cpu_mem_dout_3_4),
	.I1(cpu_mem_dout_3_3),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_88 )
);
defparam \cpu/stack_top_new_15_s84 .INIT=8'hBC;
LUT4 \cpu/stack_top_new_15_s85  (
	.I0(cpu_mem_dout_2_4),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_2_4 ),
	.I3(cpu_mem_dout_2_3),
	.F(\cpu/stack_top_new_15_89 )
);
defparam \cpu/stack_top_new_15_s85 .INIT=16'hBBF0;
LUT4 \cpu/stack_top_new_15_s87  (
	.I0(program_memory_data_bus[4]),
	.I1(\cpu/stack_top_new_15_98 ),
	.I2(cpu_mem_dout_4_4),
	.I3(cpu_mem_dout_4_3),
	.F(\cpu/stack_top_new_15_91 )
);
defparam \cpu/stack_top_new_15_s87 .INIT=16'h778F;
LUT4 \cpu/stack_top_new_15_s88  (
	.I0(cpu_mem_dout_8_4),
	.I1(cpu_mem_dout_9_3),
	.I2(cpu_mem_dout_9_4),
	.I3(cpu_mem_dout_8_3),
	.F(\cpu/stack_top_new_15_92 )
);
defparam \cpu/stack_top_new_15_s88 .INIT=16'hCF4C;
LUT4 \cpu/stack_top_new_15_s89  (
	.I0(cpu_mem_dout_8_3),
	.I1(cpu_mem_dout_9_3),
	.I2(cpu_mem_dout_15_5),
	.I3(\cpu/alu_y_15_4 ),
	.F(\cpu/stack_top_new_15_93 )
);
defparam \cpu/stack_top_new_15_s89 .INIT=16'h0EF0;
LUT3 \cpu/stack_top_new_15_s90  (
	.I0(cpu_mem_dout_15_5),
	.I1(cpu_mem_dout_9_4),
	.I2(cpu_mem_dout_8_4),
	.F(\cpu/stack_top_new_15_94 )
);
defparam \cpu/stack_top_new_15_s90 .INIT=8'h02;
LUT3 \cpu/stack_top_new_15_s91  (
	.I0(cpu_mem_dout_13_3),
	.I1(cpu_mem_dout_13_4),
	.I2(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_95 )
);
defparam \cpu/stack_top_new_15_s91 .INIT=8'hB0;
LUT4 \cpu/stack_top_new_15_s92  (
	.I0(cpu_mem_dout_11_4),
	.I1(cpu_mem_dout_11_3),
	.I2(cpu_mem_dout_12_3),
	.I3(cpu_mem_dout_12_4),
	.F(\cpu/stack_top_new_15_96 )
);
defparam \cpu/stack_top_new_15_s92 .INIT=16'hDD0D;
LUT4 \cpu/stack_top_new_15_s93  (
	.I0(cpu_mem_dout_12_3),
	.I1(\cpu/instr [8]),
	.I2(cpu_mem_dout_12_4),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_97 )
);
defparam \cpu/stack_top_new_15_s93 .INIT=16'hAFFC;
LUT3 \cpu/stack_top_new_15_s94  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[9]),
	.F(\cpu/stack_top_new_15_98 )
);
defparam \cpu/stack_top_new_15_s94 .INIT=8'h80;
LUT4 \cpu/stack_top_new_15_s95  (
	.I0(program_memory_data_bus[6]),
	.I1(lock),
	.I2(was_reset),
	.I3(program_memory_data_bus[9]),
	.F(\cpu/stack_top_new_15_99 )
);
defparam \cpu/stack_top_new_15_s95 .INIT=16'h7FC0;
LUT4 \cpu/pc_new_10_s19  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc [10]),
	.I2(\cpu/pc_plus_1_10_8 ),
	.I3(\cpu/pc_new_10_25 ),
	.F(\cpu/pc_new_10_27 )
);
defparam \cpu/pc_new_10_s19 .INIT=16'h14FF;
LUT4 \cpu/pc_new_1_s19  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc [0]),
	.I2(\cpu/pc [1]),
	.I3(\cpu/pc_new_1_25 ),
	.F(\cpu/pc_new_1_27 )
);
defparam \cpu/pc_new_1_s19 .INIT=16'h14FF;
LUT4 \cpu/pc_new_4_s19  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc [4]),
	.I2(\cpu/pc_plus_1_4_8 ),
	.I3(\cpu/pc_new_4_25 ),
	.F(\cpu/pc_new_4_27 )
);
defparam \cpu/pc_new_4_s19 .INIT=16'h14FF;
LUT4 \cpu/pc_new_7_s19  (
	.I0(\cpu/pc_new_11_41 ),
	.I1(\cpu/pc [7]),
	.I2(\cpu/pc_plus_1_7_8 ),
	.I3(\cpu/pc_new_7_25 ),
	.F(\cpu/pc_new_7_27 )
);
defparam \cpu/pc_new_7_s19 .INIT=16'h14FF;
LUT3 \cpu/sp_minus_1_2_s7  (
	.I0(\cpu/sp [2]),
	.I1(\cpu/sp [1]),
	.I2(\cpu/sp [0]),
	.F(\cpu/sp_minus_1 [2])
);
defparam \cpu/sp_minus_1_2_s7 .INIT=8'hA9;
LUT4 \cpu/sp_minus_1_4_s6  (
	.I0(\cpu/sp [3]),
	.I1(\cpu/sp [2]),
	.I2(\cpu/sp [1]),
	.I3(\cpu/sp [0]),
	.F(\cpu/sp_minus_1_4_12 )
);
defparam \cpu/sp_minus_1_4_s6 .INIT=16'h0001;
LUT4 \cpu/sp_minus_1_3_s7  (
	.I0(\cpu/sp [3]),
	.I1(\cpu/sp [2]),
	.I2(\cpu/sp [1]),
	.I3(\cpu/sp [0]),
	.F(\cpu/sp_minus_1 [3])
);
defparam \cpu/sp_minus_1_3_s7 .INIT=16'hAAA9;
LUT4 \cpu/stack_top_new_0_s17  (
	.I0(\cpu/alu_y [2]),
	.I1(\cpu/alu_y [1]),
	.I2(\cpu/stack_top_new_12_24 ),
	.I3(\cpu/stack_top_new_5_14 ),
	.F(\cpu/stack_top_new_0_22 )
);
defparam \cpu/stack_top_new_0_s17 .INIT=16'h0100;
LUT4 \cpu/stack_top_new_4_s17  (
	.I0(\cpu/alu_y [1]),
	.I1(\cpu/stack_top_new_12_24 ),
	.I2(\cpu/n28_11 ),
	.I3(\cpu/alu_y [2]),
	.F(\cpu/stack_top_new_4_22 )
);
defparam \cpu/stack_top_new_4_s17 .INIT=16'h11F0;
LUT4 \cpu/stack_top_new_15_s96  (
	.I0(\cpu/data_128 ),
	.I1(\cpu/data_144 ),
	.I2(\cpu/sp_minus_1 [4]),
	.I3(cpu_mem_dout_14_3),
	.F(\cpu/stack_top_new_15_101 )
);
defparam \cpu/stack_top_new_15_s96 .INIT=16'h0035;
LUT4 \cpu/pc_new_11_s28  (
	.I0(\cpu/wait_flag ),
	.I1(copy_time),
	.I2(copy_Z),
	.I3(\cpu/n508_10 ),
	.F(\cpu/pc_new_11_37 )
);
defparam \cpu/pc_new_11_s28 .INIT=16'h4500;
LUT4 \cpu/pc_new_11_s29  (
	.I0(\cpu/pc_new_11_32 ),
	.I1(\cpu/wait_flag ),
	.I2(copy_time),
	.I3(copy_Z),
	.F(\cpu/pc_new_11_39 )
);
defparam \cpu/pc_new_11_s29 .INIT=16'h1011;
LUT4 \cpu/pc_new_11_s30  (
	.I0(\cpu/pc_new_11_29 ),
	.I1(\cpu/pc_new_11_39 ),
	.I2(copy_time),
	.I3(copy_Z),
	.F(\cpu/pc_new_11_41 )
);
defparam \cpu/pc_new_11_s30 .INIT=16'hD0DD;
LUT4 \cpu/pc_new_11_s31  (
	.I0(\cpu/wait_flag ),
	.I1(\cpu/n685_23 ),
	.I2(copy_time),
	.I3(copy_Z),
	.F(\cpu/pc_new_11_43 )
);
defparam \cpu/pc_new_11_s31 .INIT=16'h1F11;
LUT4 \cpu/stack_top_new_15_s97  (
	.I0(cpu_mem_dout_14_3),
	.I1(\cpu/data_55 ),
	.I2(\cpu/data_71 ),
	.I3(\cpu/sp [4]),
	.F(\cpu/stack_top_new_15_103 )
);
defparam \cpu/stack_top_new_15_s97 .INIT=16'h0A22;
LUT4 \cpu/stack_top_new_15_s98  (
	.I0(\cpu/data_45 ),
	.I1(\cpu/data_61 ),
	.I2(\cpu/sp [4]),
	.I3(\cpu/alu_y_3_4 ),
	.F(\cpu/stack_top_new_15_105 )
);
defparam \cpu/stack_top_new_15_s98 .INIT=16'h0035;
LUT4 \cpu/stack_top_new_15_s99  (
	.I0(program_memory_data_bus[12]),
	.I1(\cpu/sp_new_4_34 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_15_107 )
);
defparam \cpu/stack_top_new_15_s99 .INIT=16'h0008;
LUT4 \cpu/stack_top_new_12_s22  (
	.I0(program_memory_data_bus[12]),
	.I1(\cpu/n508_11 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_12_27 )
);
defparam \cpu/stack_top_new_12_s22 .INIT=16'h0008;
LUT4 \cpu/stack_top_new_12_s23  (
	.I0(\cpu/alu_y [3]),
	.I1(\cpu/stack_top_new_13_21 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_12_29 )
);
defparam \cpu/stack_top_new_12_s23 .INIT=16'h0004;
LUT4 \cpu/stack_top_new_13_s25  (
	.I0(program_memory_data_bus[12]),
	.I1(\cpu/n508_11 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_13_30 )
);
defparam \cpu/stack_top_new_13_s25 .INIT=16'h0004;
LUT3 \cpu/stack_top_new_15_s100  (
	.I0(\cpu/fp_new_12_17 ),
	.I1(program_memory_data_bus[13]),
	.I2(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_15_109 )
);
defparam \cpu/stack_top_new_15_s100 .INIT=8'h02;
LUT4 \cpu/stack_top_new_13_s26  (
	.I0(\cpu/alu_y [3]),
	.I1(\cpu/stack_top_new_13_21 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_13_32 )
);
defparam \cpu/stack_top_new_13_s26 .INIT=16'h0008;
LUT4 \cpu/stack_top_new_15_s101  (
	.I0(\cpu/alu_y [0]),
	.I1(cpu_mem_dout_15_3),
	.I2(cpu_mem_dout_15_4),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_111 )
);
defparam \cpu/stack_top_new_15_s101 .INIT=16'h0511;
LUT4 \cpu/sp_new_4_s34  (
	.I0(\cpu/sp_new_4_40 ),
	.I1(program_memory_data_bus[15]),
	.I2(\cpu/n685_10 ),
	.I3(\cpu/fp_new_12_17 ),
	.F(\cpu/sp_new_4_42 )
);
defparam \cpu/sp_new_4_s34 .INIT=16'h7077;
LUT4 \cpu/fp_new_0_s9  (
	.I0(cpu_mem_dout_0_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_0_12 ),
	.F(\cpu/fp_new_0_14 )
);
defparam \cpu/fp_new_0_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_1_s9  (
	.I0(cpu_mem_dout_1_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_1_12 ),
	.F(\cpu/fp_new_1_14 )
);
defparam \cpu/fp_new_1_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_2_s9  (
	.I0(cpu_mem_dout_2_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_2_12 ),
	.F(\cpu/fp_new_2_14 )
);
defparam \cpu/fp_new_2_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_3_s9  (
	.I0(cpu_mem_dout_3_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_3_12 ),
	.F(\cpu/fp_new_3_14 )
);
defparam \cpu/fp_new_3_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_4_s9  (
	.I0(cpu_mem_dout_4_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_4_12 ),
	.F(\cpu/fp_new_4_14 )
);
defparam \cpu/fp_new_4_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_5_s9  (
	.I0(cpu_mem_dout_5_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_5_12 ),
	.F(\cpu/fp_new_5_14 )
);
defparam \cpu/fp_new_5_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_6_s9  (
	.I0(cpu_mem_dout_6_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_6_12 ),
	.F(\cpu/fp_new_6_14 )
);
defparam \cpu/fp_new_6_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_7_s9  (
	.I0(cpu_mem_dout_7_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_7_12 ),
	.F(\cpu/fp_new_7_14 )
);
defparam \cpu/fp_new_7_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_8_s9  (
	.I0(cpu_mem_dout_8_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_8_12 ),
	.F(\cpu/fp_new_8_14 )
);
defparam \cpu/fp_new_8_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_9_s9  (
	.I0(cpu_mem_dout_9_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_9_12 ),
	.F(\cpu/fp_new_9_14 )
);
defparam \cpu/fp_new_9_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_10_s9  (
	.I0(cpu_mem_dout_10_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_10_12 ),
	.F(\cpu/fp_new_10_14 )
);
defparam \cpu/fp_new_10_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_11_s9  (
	.I0(cpu_mem_dout_11_3),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_11_12 ),
	.F(\cpu/fp_new_11_14 )
);
defparam \cpu/fp_new_11_s9 .INIT=16'h10FF;
LUT4 \cpu/fp_new_12_s14  (
	.I0(cpu_mem_dout_12_4),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_12_16 ),
	.F(\cpu/fp_new_12_20 )
);
defparam \cpu/fp_new_12_s14 .INIT=16'h10FF;
LUT4 \cpu/fp_new_12_s15  (
	.I0(\cpu/n508_10 ),
	.I1(\cpu/n685_10 ),
	.I2(\cpu/fp_new_12_17 ),
	.I3(\cpu/fp_new_12_24 ),
	.F(\cpu/fp_new_12_22 )
);
defparam \cpu/fp_new_12_s15 .INIT=16'hFFBA;
LUT4 \cpu/stack_top_new_14_s19  (
	.I0(\cpu/n685_10 ),
	.I1(\cpu/stack_top_new_13_21 ),
	.I2(data_memory_read_data_bus[14]),
	.I3(\cpu/stack_top_new_13_17 ),
	.F(\cpu/stack_top_new_14_24 )
);
defparam \cpu/stack_top_new_14_s19 .INIT=16'h00BF;
LUT4 \cpu/stack_top_new_15_s102  (
	.I0(\cpu/n685_10 ),
	.I1(\cpu/stack_top_new_13_21 ),
	.I2(data_memory_read_data_bus[15]),
	.I3(\cpu/stack_top_new_13_17 ),
	.F(\cpu/stack_top_new_15_113 )
);
defparam \cpu/stack_top_new_15_s102 .INIT=16'h00BF;
LUT3 \cpu/sp_new_4_s35  (
	.I0(\cpu/n685_10 ),
	.I1(\cpu/stack_top_new_13_21 ),
	.I2(\cpu/sp_new_4_37 ),
	.F(\cpu/sp_new_4_44 )
);
defparam \cpu/sp_new_4_s35 .INIT=8'h0B;
LUT4 \cpu/stack_top_new_15_s103  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[8]),
	.I3(cpu_mem_dout_15_5),
	.F(\cpu/stack_top_new_15_115 )
);
defparam \cpu/stack_top_new_15_s103 .INIT=16'h007F;
LUT4 \cpu/stack_top_new_14_s20  (
	.I0(cpu_mem_dout_3_3),
	.I1(cpu_mem_dout_15_5),
	.I2(\cpu/alu_y_3_4 ),
	.I3(\cpu/stack_top_new_6_27 ),
	.F(\cpu/stack_top_new_14_26 )
);
defparam \cpu/stack_top_new_14_s20 .INIT=16'h0B00;
LUT4 \cpu/n508_s8  (
	.I0(\cpu/write_to_rstack ),
	.I1(program_memory_data_bus[12]),
	.I2(\cpu/n508_11 ),
	.I3(\cpu/n685_10 ),
	.F(\cpu/n508_13 )
);
defparam \cpu/n508_s8 .INIT=16'hAAEA;
LUT4 \cpu/stack_top_new_6_s22  (
	.I0(\cpu/stack_top_new_6_24 ),
	.I1(program_memory_data_bus[14]),
	.I2(lock),
	.I3(was_reset),
	.F(\cpu/stack_top_new_6_27 )
);
defparam \cpu/stack_top_new_6_s22 .INIT=16'h1000;
LUT3 \cpu/n685_s11  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[11]),
	.F(\cpu/n685_16 )
);
defparam \cpu/n685_s11 .INIT=8'h80;
LUT4 \cpu/stack_top_new_15_s104  (
	.I0(program_memory_data_bus[15]),
	.I1(program_memory_data_bus[14]),
	.I2(lock),
	.I3(was_reset),
	.F(\cpu/stack_top_new_15_117 )
);
defparam \cpu/stack_top_new_15_s104 .INIT=16'h1000;
LUT4 \cpu/fp_new_12_s16  (
	.I0(lock),
	.I1(was_reset),
	.I2(\cpu/fp_new_12_18 ),
	.I3(\cpu/n685_10 ),
	.F(\cpu/fp_new_12_24 )
);
defparam \cpu/fp_new_12_s16 .INIT=16'h00F7;
LUT3 \cpu/write_to_rstack_s4  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[15]),
	.F(\cpu/write_to_rstack_8 )
);
defparam \cpu/write_to_rstack_s4 .INIT=8'h80;
LUT3 \cpu/instr_6_s3  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[6]),
	.F(\cpu/instr [6])
);
defparam \cpu/instr_6_s3 .INIT=8'h80;
LUT3 \cpu/instr_5_s3  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[5]),
	.F(\cpu/instr [5])
);
defparam \cpu/instr_5_s3 .INIT=8'h80;
LUT3 \cpu/instr_4_s3  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[4]),
	.F(\cpu/instr [4])
);
defparam \cpu/instr_4_s3 .INIT=8'h80;
LUT3 \cpu/instr_3_s3  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[3]),
	.F(\cpu/instr [3])
);
defparam \cpu/instr_3_s3 .INIT=8'h80;
LUT3 \cpu/instr_2_s3  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[2]),
	.F(\cpu/instr [2])
);
defparam \cpu/instr_2_s3 .INIT=8'h80;
LUT3 \cpu/instr_1_s3  (
	.I0(lock),
	.I1(was_reset),
	.I2(program_memory_data_bus[1]),
	.F(\cpu/instr [1])
);
defparam \cpu/instr_1_s3 .INIT=8'h80;
LUT4 \cpu/n685_s13  (
	.I0(copy_time),
	.I1(copy_Z),
	.I2(\cpu/wait_flag ),
	.I3(\cpu/n685_23 ),
	.F(\cpu/n685_19 )
);
defparam \cpu/n685_s13 .INIT=16'hBBB0;
LUT4 \cpu/n685_s15  (
	.I0(\cpu/n685_10 ),
	.I1(program_memory_data_bus[10]),
	.I2(program_memory_data_bus[12]),
	.I3(\cpu/n685_16 ),
	.F(\cpu/n685_23 )
);
defparam \cpu/n685_s15 .INIT=16'h4000;
LUT4 \cpu/sp_new_4_s36  (
	.I0(\cpu/n685_10 ),
	.I1(\cpu/stack_top_new_13_21 ),
	.I2(\cpu/sp_new_4_37 ),
	.I3(\cpu/sp_new_4_42 ),
	.F(\cpu/sp_new_4_46 )
);
defparam \cpu/sp_new_4_s36 .INIT=16'h0B00;
LUT4 \cpu/stack_top_new_3_s17  (
	.I0(\cpu/stack_top_new_3_15 ),
	.I1(\cpu/stack_top_new_15_16 ),
	.I2(\cpu/stack_top_new_6_27 ),
	.I3(\cpu/stack_top_new_3_16 ),
	.F(\cpu/stack_top_new_3_22 )
);
defparam \cpu/stack_top_new_3_s17 .INIT=16'hBF00;
LUT4 \cpu/stack_top_new_14_s21  (
	.I0(\cpu/stack_top_new_12_27 ),
	.I1(\cpu/fp_new_12_17 ),
	.I2(program_memory_data_bus[13]),
	.I3(program_memory_data_bus[14]),
	.F(\cpu/stack_top_new_14_28 )
);
defparam \cpu/stack_top_new_14_s21 .INIT=16'h5551;
DFFSE \cpu/pc_11_s1  (
	.D(\cpu/pc_new_11_26 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [11])
);
defparam \cpu/pc_11_s1 .INIT=1'b1;
DFFSE \cpu/pc_10_s1  (
	.D(\cpu/pc_new_10_27 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [10])
);
defparam \cpu/pc_10_s1 .INIT=1'b1;
DFFSE \cpu/pc_9_s1  (
	.D(\cpu/pc_new_9_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [9])
);
defparam \cpu/pc_9_s1 .INIT=1'b1;
DFFSE \cpu/pc_8_s1  (
	.D(\cpu/pc_new_8_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [8])
);
defparam \cpu/pc_8_s1 .INIT=1'b1;
DFFSE \cpu/pc_7_s1  (
	.D(\cpu/pc_new_7_27 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [7])
);
defparam \cpu/pc_7_s1 .INIT=1'b1;
DFFSE \cpu/pc_6_s1  (
	.D(\cpu/pc_new_6_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [6])
);
defparam \cpu/pc_6_s1 .INIT=1'b1;
DFFSE \cpu/pc_5_s1  (
	.D(\cpu/pc_new_5_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [5])
);
defparam \cpu/pc_5_s1 .INIT=1'b1;
DFFSE \cpu/pc_4_s1  (
	.D(\cpu/pc_new_4_27 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [4])
);
defparam \cpu/pc_4_s1 .INIT=1'b1;
DFFSE \cpu/pc_3_s1  (
	.D(\cpu/pc_new_3_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [3])
);
defparam \cpu/pc_3_s1 .INIT=1'b1;
DFFSE \cpu/pc_2_s1  (
	.D(\cpu/pc_new_2_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [2])
);
defparam \cpu/pc_2_s1 .INIT=1'b1;
DFFSE \cpu/pc_1_s1  (
	.D(\cpu/pc_new_1_27 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [1])
);
defparam \cpu/pc_1_s1 .INIT=1'b1;
DFFSE \cpu/pc_0_s1  (
	.D(\cpu/pc_new_0_25 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [0])
);
defparam \cpu/pc_0_s1 .INIT=1'b1;
DFFRE \cpu/sp_4_s1  (
	.D(\cpu/sp_new_4_26 ),
	.CLK(system_clk),
	.CE(\cpu/sp_new_4_22 ),
	.RESET(reset),
	.Q(\cpu/sp [4])
);
defparam \cpu/sp_4_s1 .INIT=1'b0;
DFFRE \cpu/sp_3_s1  (
	.D(\cpu/sp_new_3_24 ),
	.CLK(system_clk),
	.CE(\cpu/sp_new_4_22 ),
	.RESET(reset),
	.Q(\cpu/sp [3])
);
defparam \cpu/sp_3_s1 .INIT=1'b0;
DFFRE \cpu/sp_2_s1  (
	.D(\cpu/sp_new_2_24 ),
	.CLK(system_clk),
	.CE(\cpu/sp_new_4_22 ),
	.RESET(reset),
	.Q(\cpu/sp [2])
);
defparam \cpu/sp_2_s1 .INIT=1'b0;
DFFRE \cpu/sp_1_s1  (
	.D(\cpu/sp_new_1_24 ),
	.CLK(system_clk),
	.CE(\cpu/sp_new_4_22 ),
	.RESET(reset),
	.Q(\cpu/sp [1])
);
defparam \cpu/sp_1_s1 .INIT=1'b0;
DFFRE \cpu/sp_0_s1  (
	.D(\cpu/sp_new_0_26 ),
	.CLK(system_clk),
	.CE(\cpu/sp_new_4_22 ),
	.RESET(reset),
	.Q(\cpu/sp [0])
);
defparam \cpu/sp_0_s1 .INIT=1'b0;
DFFRE \cpu/rsp_3_s1  (
	.D(\cpu/rsp_new_3_20 ),
	.CLK(system_clk),
	.CE(\cpu/n508_13 ),
	.RESET(reset),
	.Q(\cpu/rsp [3])
);
defparam \cpu/rsp_3_s1 .INIT=1'b0;
DFFRE \cpu/rsp_2_s1  (
	.D(\cpu/rsp_new_2_20 ),
	.CLK(system_clk),
	.CE(\cpu/n508_13 ),
	.RESET(reset),
	.Q(\cpu/rsp [2])
);
defparam \cpu/rsp_2_s1 .INIT=1'b0;
DFFRE \cpu/rsp_1_s1  (
	.D(\cpu/rsp_new_1_20 ),
	.CLK(system_clk),
	.CE(\cpu/n508_13 ),
	.RESET(reset),
	.Q(\cpu/rsp [1])
);
defparam \cpu/rsp_1_s1 .INIT=1'b0;
DFFRE \cpu/rsp_0_s1  (
	.D(\cpu/rsp_new_0_22 ),
	.CLK(system_clk),
	.CE(\cpu/n508_13 ),
	.RESET(reset),
	.Q(\cpu/rsp [0])
);
defparam \cpu/rsp_0_s1 .INIT=1'b0;
DFFRE \cpu/fp_12_s1  (
	.D(\cpu/fp_new_12_20 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [12])
);
defparam \cpu/fp_12_s1 .INIT=1'b0;
DFFRE \cpu/fp_11_s1  (
	.D(\cpu/fp_new_11_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [11])
);
defparam \cpu/fp_11_s1 .INIT=1'b0;
DFFRE \cpu/fp_10_s1  (
	.D(\cpu/fp_new_10_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [10])
);
defparam \cpu/fp_10_s1 .INIT=1'b0;
DFFRE \cpu/fp_9_s1  (
	.D(\cpu/fp_new_9_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [9])
);
defparam \cpu/fp_9_s1 .INIT=1'b0;
DFFRE \cpu/fp_8_s1  (
	.D(\cpu/fp_new_8_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [8])
);
defparam \cpu/fp_8_s1 .INIT=1'b0;
DFFRE \cpu/fp_7_s1  (
	.D(\cpu/fp_new_7_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [7])
);
defparam \cpu/fp_7_s1 .INIT=1'b0;
DFFRE \cpu/fp_6_s1  (
	.D(\cpu/fp_new_6_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [6])
);
defparam \cpu/fp_6_s1 .INIT=1'b0;
DFFRE \cpu/fp_5_s1  (
	.D(\cpu/fp_new_5_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [5])
);
defparam \cpu/fp_5_s1 .INIT=1'b0;
DFFRE \cpu/fp_4_s1  (
	.D(\cpu/fp_new_4_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [4])
);
defparam \cpu/fp_4_s1 .INIT=1'b0;
DFFRE \cpu/fp_3_s1  (
	.D(\cpu/fp_new_3_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [3])
);
defparam \cpu/fp_3_s1 .INIT=1'b0;
DFFRE \cpu/fp_2_s1  (
	.D(\cpu/fp_new_2_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [2])
);
defparam \cpu/fp_2_s1 .INIT=1'b0;
DFFRE \cpu/fp_1_s1  (
	.D(\cpu/fp_new_1_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [1])
);
defparam \cpu/fp_1_s1 .INIT=1'b0;
DFFRE \cpu/fp_0_s1  (
	.D(\cpu/fp_new_0_14 ),
	.CLK(system_clk),
	.CE(\cpu/fp_new_12_22 ),
	.RESET(reset),
	.Q(\cpu/fp [0])
);
defparam \cpu/fp_0_s1 .INIT=1'b0;
DFFSE \cpu/pc_12_s1  (
	.D(\cpu/pc_new_12_24 ),
	.CLK(system_clk),
	.CE(\cpu/pc_new_11_43 ),
	.SET(reset),
	.Q(\cpu/pc [12])
);
defparam \cpu/pc_12_s1 .INIT=1'b1;
DFFS \cpu/wait_flag_s2  (
	.D(\cpu/n685_19 ),
	.CLK(system_clk),
	.SET(reset),
	.Q(\cpu/wait_flag )
);
defparam \cpu/wait_flag_s2 .INIT=1'b1;
ALU \cpu/n197_s  (
	.I0(\cpu/fp [0]),
	.I1(\cpu/instr [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\cpu/n197_2 ),
	.SUM(n197_1)
);
defparam \cpu/n197_s .ALU_MODE=0;
ALU \cpu/n196_s  (
	.I0(\cpu/fp [1]),
	.I1(\cpu/instr [1]),
	.I3(GND),
	.CIN(\cpu/n197_2 ),
	.COUT(\cpu/n196_2 ),
	.SUM(n196_1)
);
defparam \cpu/n196_s .ALU_MODE=0;
ALU \cpu/n195_s  (
	.I0(\cpu/fp [2]),
	.I1(\cpu/instr [2]),
	.I3(GND),
	.CIN(\cpu/n196_2 ),
	.COUT(\cpu/n195_2 ),
	.SUM(n195_1)
);
defparam \cpu/n195_s .ALU_MODE=0;
ALU \cpu/n194_s  (
	.I0(\cpu/fp [3]),
	.I1(\cpu/instr [3]),
	.I3(GND),
	.CIN(\cpu/n195_2 ),
	.COUT(\cpu/n194_2 ),
	.SUM(n194_1)
);
defparam \cpu/n194_s .ALU_MODE=0;
ALU \cpu/n193_s  (
	.I0(\cpu/fp [4]),
	.I1(\cpu/instr [4]),
	.I3(GND),
	.CIN(\cpu/n194_2 ),
	.COUT(\cpu/n193_2 ),
	.SUM(n193_1)
);
defparam \cpu/n193_s .ALU_MODE=0;
ALU \cpu/n192_s  (
	.I0(\cpu/fp [5]),
	.I1(\cpu/instr [5]),
	.I3(GND),
	.CIN(\cpu/n193_2 ),
	.COUT(\cpu/n192_2 ),
	.SUM(n192_1)
);
defparam \cpu/n192_s .ALU_MODE=0;
ALU \cpu/n191_s  (
	.I0(\cpu/fp [6]),
	.I1(\cpu/instr [6]),
	.I3(GND),
	.CIN(\cpu/n192_2 ),
	.COUT(\cpu/n191_2 ),
	.SUM(n191_1)
);
defparam \cpu/n191_s .ALU_MODE=0;
ALU \cpu/n190_s  (
	.I0(\cpu/fp [7]),
	.I1(\cpu/instr [7]),
	.I3(GND),
	.CIN(\cpu/n191_2 ),
	.COUT(\cpu/n190_2 ),
	.SUM(n190_1)
);
defparam \cpu/n190_s .ALU_MODE=0;
ALU \cpu/n189_s  (
	.I0(\cpu/fp [8]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n190_2 ),
	.COUT(\cpu/n189_2 ),
	.SUM(n189_1)
);
defparam \cpu/n189_s .ALU_MODE=0;
ALU \cpu/n188_s  (
	.I0(\cpu/fp [9]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n189_2 ),
	.COUT(\cpu/n188_2 ),
	.SUM(n188_1)
);
defparam \cpu/n188_s .ALU_MODE=0;
ALU \cpu/n187_s  (
	.I0(\cpu/fp [10]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n188_2 ),
	.COUT(\cpu/n187_2 ),
	.SUM(n187_1)
);
defparam \cpu/n187_s .ALU_MODE=0;
ALU \cpu/n186_s  (
	.I0(\cpu/fp [11]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n187_2 ),
	.COUT(\cpu/n186_2 ),
	.SUM(n186_1)
);
defparam \cpu/n186_s .ALU_MODE=0;
ALU \cpu/n185_s  (
	.I0(\cpu/fp [12]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n186_2 ),
	.COUT(\cpu/n185_0_COUT ),
	.SUM(n185_1)
);
defparam \cpu/n185_s .ALU_MODE=0;
ALU \cpu/n408_s  (
	.I0(\cpu/fp [0]),
	.I1(\cpu/instr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\cpu/n408_3 ),
	.SUM(\cpu/n408_2 )
);
defparam \cpu/n408_s .ALU_MODE=1;
ALU \cpu/n407_s  (
	.I0(\cpu/fp [1]),
	.I1(\cpu/instr [1]),
	.I3(GND),
	.CIN(\cpu/n408_3 ),
	.COUT(\cpu/n407_3 ),
	.SUM(\cpu/n407_2 )
);
defparam \cpu/n407_s .ALU_MODE=1;
ALU \cpu/n406_s  (
	.I0(\cpu/fp [2]),
	.I1(\cpu/instr [2]),
	.I3(GND),
	.CIN(\cpu/n407_3 ),
	.COUT(\cpu/n406_3 ),
	.SUM(\cpu/n406_2 )
);
defparam \cpu/n406_s .ALU_MODE=1;
ALU \cpu/n405_s  (
	.I0(\cpu/fp [3]),
	.I1(\cpu/instr [3]),
	.I3(GND),
	.CIN(\cpu/n406_3 ),
	.COUT(\cpu/n405_3 ),
	.SUM(\cpu/n405_2 )
);
defparam \cpu/n405_s .ALU_MODE=1;
ALU \cpu/n404_s  (
	.I0(\cpu/fp [4]),
	.I1(\cpu/instr [4]),
	.I3(GND),
	.CIN(\cpu/n405_3 ),
	.COUT(\cpu/n404_3 ),
	.SUM(\cpu/n404_2 )
);
defparam \cpu/n404_s .ALU_MODE=1;
ALU \cpu/n403_s  (
	.I0(\cpu/fp [5]),
	.I1(\cpu/instr [5]),
	.I3(GND),
	.CIN(\cpu/n404_3 ),
	.COUT(\cpu/n403_3 ),
	.SUM(\cpu/n403_2 )
);
defparam \cpu/n403_s .ALU_MODE=1;
ALU \cpu/n402_s  (
	.I0(\cpu/fp [6]),
	.I1(\cpu/instr [6]),
	.I3(GND),
	.CIN(\cpu/n403_3 ),
	.COUT(\cpu/n402_3 ),
	.SUM(\cpu/n402_2 )
);
defparam \cpu/n402_s .ALU_MODE=1;
ALU \cpu/n401_s  (
	.I0(\cpu/fp [7]),
	.I1(\cpu/instr [7]),
	.I3(GND),
	.CIN(\cpu/n402_3 ),
	.COUT(\cpu/n401_3 ),
	.SUM(\cpu/n401_2 )
);
defparam \cpu/n401_s .ALU_MODE=1;
ALU \cpu/n400_s  (
	.I0(\cpu/fp [8]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n401_3 ),
	.COUT(\cpu/n400_3 ),
	.SUM(\cpu/n400_2 )
);
defparam \cpu/n400_s .ALU_MODE=1;
ALU \cpu/n399_s  (
	.I0(\cpu/fp [9]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n400_3 ),
	.COUT(\cpu/n399_3 ),
	.SUM(\cpu/n399_2 )
);
defparam \cpu/n399_s .ALU_MODE=1;
ALU \cpu/n398_s  (
	.I0(\cpu/fp [10]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n399_3 ),
	.COUT(\cpu/n398_3 ),
	.SUM(\cpu/n398_2 )
);
defparam \cpu/n398_s .ALU_MODE=1;
ALU \cpu/n397_s  (
	.I0(\cpu/fp [11]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n398_3 ),
	.COUT(\cpu/n397_3 ),
	.SUM(\cpu/n397_2 )
);
defparam \cpu/n397_s .ALU_MODE=1;
ALU \cpu/n396_s  (
	.I0(\cpu/fp [12]),
	.I1(\cpu/instr [8]),
	.I3(GND),
	.CIN(\cpu/n397_3 ),
	.COUT(\cpu/n396_0_COUT ),
	.SUM(\cpu/n396_2 )
);
defparam \cpu/n396_s .ALU_MODE=1;
LUT1 \cpu/sp_minus_1_0_s8  (
	.I0(\cpu/sp [0]),
	.F(\cpu/sp_minus_1 [0])
);
defparam \cpu/sp_minus_1_0_s8 .INIT=2'h1;
LUT1 \cpu/pc_plus_1_0_s5  (
	.I0(\cpu/pc [0]),
	.F(\cpu/pc_plus_1_0_10 )
);
defparam \cpu/pc_plus_1_0_s5 .INIT=2'h1;
LUT3 \cpu/stack/data_s83  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/sp_new_4_44 ),
	.I2(\cpu/sp_new [4]),
	.F(\cpu/stack/data_149 )
);
defparam \cpu/stack/data_s83 .INIT=8'h0B;
LUT3 \cpu/stack/data_s84  (
	.I0(\cpu/stack_top_new_15_117 ),
	.I1(\cpu/sp_new_4_44 ),
	.I2(\cpu/sp_new [4]),
	.F(\cpu/stack/data_151 )
);
defparam \cpu/stack/data_s84 .INIT=8'hB0;
RAM16SDP4 \cpu/stack/data_data_0_0_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new_3_11 , \cpu/stack_top_new_2_11 , \cpu/stack_top_new_1_11 , \cpu/stack_top_new_0_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_45 , \cpu/data_44 , \cpu/data_43 , \cpu/data_42 }));
defparam \cpu/stack/data_data_0_0_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_0_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_0_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_1_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new_7_11 , \cpu/stack_top_new_6_11 , \cpu/stack_top_new_5_11 , \cpu/stack_top_new_4_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_49 , \cpu/data_48 , \cpu/data_47 , \cpu/data_46 }));
defparam \cpu/stack/data_data_0_1_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_1_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_1_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_2_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new [11:9], \cpu/stack_top_new_8_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_53 , \cpu/data_52 , \cpu/data_51 , \cpu/data_50 }));
defparam \cpu/stack/data_data_0_2_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_2_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_2_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_3_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new [15:12]}),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_57 , \cpu/data_56 , \cpu/data_55 , \cpu/data_54 }));
defparam \cpu/stack/data_data_0_3_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_3_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_3_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_0_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new_3_11 , \cpu/stack_top_new_2_11 , \cpu/stack_top_new_1_11 , \cpu/stack_top_new_0_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_61 , \cpu/data_60 , \cpu/data_59 , \cpu/data_58 }));
defparam \cpu/stack/data_data_1_0_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_0_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_0_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_0_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_1_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new_7_11 , \cpu/stack_top_new_6_11 , \cpu/stack_top_new_5_11 , \cpu/stack_top_new_4_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_65 , \cpu/data_64 , \cpu/data_63 , \cpu/data_62 }));
defparam \cpu/stack/data_data_1_1_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_1_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_1_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_1_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_2_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new [11:9], \cpu/stack_top_new_8_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_69 , \cpu/data_68 , \cpu/data_67 , \cpu/data_66 }));
defparam \cpu/stack/data_data_1_2_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_2_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_2_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_2_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_3_s  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new [15:12]}),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp [3:0]}),
	.DO({\cpu/data_73 , \cpu/data_72 , \cpu/data_71 , \cpu/data_70 }));
defparam \cpu/stack/data_data_1_3_s .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_3_s .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_3_s .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_3_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_0_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new_3_11 , \cpu/stack_top_new_2_11 , \cpu/stack_top_new_1_11 , \cpu/stack_top_new_0_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_117 , \cpu/data_116 , \cpu/data_115 , \cpu/data_114 }));
defparam \cpu/stack/data_data_0_0_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_0_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_0_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_0_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_1_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new_7_11 , \cpu/stack_top_new_6_11 , \cpu/stack_top_new_5_11 , \cpu/stack_top_new_4_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_121 , \cpu/data_120 , \cpu/data_119 , \cpu/data_118 }));
defparam \cpu/stack/data_data_0_1_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_1_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_1_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_1_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_2_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new [11:9], \cpu/stack_top_new_8_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_125 , \cpu/data_124 , \cpu/data_123 , \cpu/data_122 }));
defparam \cpu/stack/data_data_0_2_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_2_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_2_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_2_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_0_3_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_149 ),
	.DI({\cpu/stack_top_new [15:12]}),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_129 , \cpu/data_128 , \cpu/data_127 , \cpu/data_126 }));
defparam \cpu/stack/data_data_0_3_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_0_3_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_0_3_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_0_3_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_0_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new_3_11 , \cpu/stack_top_new_2_11 , \cpu/stack_top_new_1_11 , \cpu/stack_top_new_0_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_133 , \cpu/data_132 , \cpu/data_131 , \cpu/data_130 }));
defparam \cpu/stack/data_data_1_0_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_0_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_0_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_0_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_1_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new_7_11 , \cpu/stack_top_new_6_11 , \cpu/stack_top_new_5_11 , \cpu/stack_top_new_4_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_137 , \cpu/data_136 , \cpu/data_135 , \cpu/data_134 }));
defparam \cpu/stack/data_data_1_1_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_1_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_1_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_1_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_2_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new [11:9], \cpu/stack_top_new_8_11 }),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_141 , \cpu/data_140 , \cpu/data_139 , \cpu/data_138 }));
defparam \cpu/stack/data_data_1_2_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_2_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_2_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_2_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/stack/data_data_1_3_s0  (
	.CLK(system_clk),
	.WRE(\cpu/stack/data_151 ),
	.DI({\cpu/stack_top_new [15:12]}),
	.WAD({\cpu/sp_new [3:0]}),
	.RAD({\cpu/sp_minus_1 [3:0]}),
	.DO({\cpu/data_145 , \cpu/data_144 , \cpu/data_143 , \cpu/data_142 }));
defparam \cpu/stack/data_data_1_3_s0 .INIT_0=16'h0000;
defparam \cpu/stack/data_data_1_3_s0 .INIT_1=16'h0000;
defparam \cpu/stack/data_data_1_3_s0 .INIT_2=16'h0000;
defparam \cpu/stack/data_data_1_3_s0 .INIT_3=16'h0000;
RAM16SDP4 \cpu/rstack/data_data_0_0_s  (
	.CLK(system_clk),
	.WRE(\cpu/write_to_rstack ),
	.DI({\cpu/pc_plus_1 [3:1], \cpu/pc_plus_1_0_10 }),
	.WAD({\cpu/rsp_new [3:0]}),
	.RAD({\cpu/rsp [3:0]}),
	.DO({\cpu/rstack_top [3:0]}));
defparam \cpu/rstack/data_data_0_0_s .INIT_0=16'h0000;
defparam \cpu/rstack/data_data_0_0_s .INIT_1=16'h0000;
defparam \cpu/rstack/data_data_0_0_s .INIT_2=16'h0000;
defparam \cpu/rstack/data_data_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/rstack/data_data_0_1_s  (
	.CLK(system_clk),
	.WRE(\cpu/write_to_rstack ),
	.DI({\cpu/pc_plus_1 [7:4]}),
	.WAD({\cpu/rsp_new [3:0]}),
	.RAD({\cpu/rsp [3:0]}),
	.DO({\cpu/rstack_top [7:4]}));
defparam \cpu/rstack/data_data_0_1_s .INIT_0=16'h0000;
defparam \cpu/rstack/data_data_0_1_s .INIT_1=16'h0000;
defparam \cpu/rstack/data_data_0_1_s .INIT_2=16'h0000;
defparam \cpu/rstack/data_data_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/rstack/data_data_0_2_s  (
	.CLK(system_clk),
	.WRE(\cpu/write_to_rstack ),
	.DI({\cpu/pc_plus_1 [11:8]}),
	.WAD({\cpu/rsp_new [3:0]}),
	.RAD({\cpu/rsp [3:0]}),
	.DO({\cpu/rstack_top [11:8]}));
defparam \cpu/rstack/data_data_0_2_s .INIT_0=16'h0000;
defparam \cpu/rstack/data_data_0_2_s .INIT_1=16'h0000;
defparam \cpu/rstack/data_data_0_2_s .INIT_2=16'h0000;
defparam \cpu/rstack/data_data_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \cpu/rstack/data_data_0_3_s  (
	.CLK(system_clk),
	.WRE(\cpu/write_to_rstack ),
	.DI({GND, GND, GND, \cpu/pc_plus_1 [12]}),
	.WAD({\cpu/rsp_new [3:0]}),
	.RAD({\cpu/rsp [3:0]}),
	.DO({\cpu/rstack/DO [3:1], \cpu/rstack_top [12]}));
defparam \cpu/rstack/data_data_0_3_s .INIT_0=16'h0000;
defparam \cpu/rstack/data_data_0_3_s .INIT_1=16'h0000;
defparam \cpu/rstack/data_data_0_3_s .INIT_2=16'h0000;
defparam \cpu/rstack/data_data_0_3_s .INIT_3=16'h0000;
LUT3 \cpu/alu/n17_s2  (
	.I0(\cpu/alu/n17_12 ),
	.I1(\cpu/alu/n17_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n17_11 )
);
defparam \cpu/alu/n17_s2 .INIT=8'hAC;
LUT3 \cpu/alu/n29_s3  (
	.I0(\cpu/n15_8 ),
	.I1(\cpu/alu/n29_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n29_9 )
);
defparam \cpu/alu/n29_s3 .INIT=8'hAC;
LUT3 \cpu/alu/n15_s2  (
	.I0(\cpu/cpu_mem_dout [14]),
	.I1(\cpu/cpu_mem_dout [15]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/n15_8 )
);
defparam \cpu/alu/n15_s2 .INIT=8'hCA;
LUT3 \cpu/alu/n18_s2  (
	.I0(\cpu/alu/n18_11 ),
	.I1(\cpu/alu/n18_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n18_8 )
);
defparam \cpu/alu/n18_s2 .INIT=8'hAC;
LUT3 \cpu/alu/n28_s3  (
	.I0(\cpu/n14_8 ),
	.I1(\cpu/alu/n28_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n28_9 )
);
defparam \cpu/alu/n28_s3 .INIT=8'hAC;
LUT3 \cpu/alu/n14_s2  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/cpu_mem_dout [14]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/n14_8 )
);
defparam \cpu/alu/n14_s2 .INIT=8'hCA;
LUT3 \cpu/alu/n19_s2  (
	.I0(\cpu/alu/n19_11 ),
	.I1(\cpu/alu/n17_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n19_8 )
);
defparam \cpu/alu/n19_s2 .INIT=8'hAC;
LUT3 \cpu/alu/n27_s3  (
	.I0(\cpu/alu/n27_12 ),
	.I1(\cpu/alu/n29_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n27_9 )
);
defparam \cpu/alu/n27_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n20_s2  (
	.I0(\cpu/alu/n20_11 ),
	.I1(\cpu/alu/n18_11 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n20_8 )
);
defparam \cpu/alu/n20_s2 .INIT=8'hAC;
LUT3 \cpu/alu/n26_s3  (
	.I0(\cpu/alu/n26_12 ),
	.I1(\cpu/alu/n28_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n26_9 )
);
defparam \cpu/alu/n26_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n21_s3  (
	.I0(\cpu/alu/n21_12 ),
	.I1(\cpu/alu/n19_11 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n21_9 )
);
defparam \cpu/alu/n21_s3 .INIT=8'hAC;
LUT3 \cpu/alu/n25_s3  (
	.I0(\cpu/alu/n25_12 ),
	.I1(\cpu/alu/n27_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n25_9 )
);
defparam \cpu/alu/n25_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n22_s3  (
	.I0(\cpu/alu/n22_12 ),
	.I1(\cpu/alu/n20_11 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n22_9 )
);
defparam \cpu/alu/n22_s3 .INIT=8'hAC;
LUT3 \cpu/alu/n24_s3  (
	.I0(\cpu/alu/n24_12 ),
	.I1(\cpu/alu/n26_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n24_9 )
);
defparam \cpu/alu/n24_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n23_s3  (
	.I0(\cpu/alu/n23_12 ),
	.I1(\cpu/alu/n21_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n23_9 )
);
defparam \cpu/alu/n23_s3 .INIT=8'hAC;
LUT3 \cpu/alu/n23_s4  (
	.I0(\cpu/alu/n23_13 ),
	.I1(\cpu/alu/n25_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n23_11 )
);
defparam \cpu/alu/n23_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n24_s4  (
	.I0(\cpu/alu/n24_13 ),
	.I1(\cpu/alu/n22_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n24_11 )
);
defparam \cpu/alu/n24_s4 .INIT=8'hAC;
LUT3 \cpu/alu/n22_s4  (
	.I0(\cpu/alu/n22_13 ),
	.I1(\cpu/alu/n24_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n22_11 )
);
defparam \cpu/alu/n22_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n25_s4  (
	.I0(\cpu/alu/n25_13 ),
	.I1(\cpu/alu/n23_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n25_11 )
);
defparam \cpu/alu/n25_s4 .INIT=8'hAC;
LUT3 \cpu/alu/n21_s4  (
	.I0(\cpu/alu/n21_13 ),
	.I1(\cpu/alu/n23_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n21_11 )
);
defparam \cpu/alu/n21_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n26_s4  (
	.I0(\cpu/alu/n26_13 ),
	.I1(\cpu/alu/n24_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n26_11 )
);
defparam \cpu/alu/n26_s4 .INIT=8'hAC;
LUT3 \cpu/alu/n20_s3  (
	.I0(\cpu/alu/n20_12 ),
	.I1(\cpu/alu/n22_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n20_10 )
);
defparam \cpu/alu/n20_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n27_s4  (
	.I0(\cpu/alu/n27_13 ),
	.I1(\cpu/alu/n25_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n27_11 )
);
defparam \cpu/alu/n27_s4 .INIT=8'hAC;
LUT3 \cpu/alu/n19_s3  (
	.I0(\cpu/alu/n19_12 ),
	.I1(\cpu/alu/n21_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n19_10 )
);
defparam \cpu/alu/n19_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n28_s4  (
	.I0(\cpu/n14_10 ),
	.I1(\cpu/alu/n26_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n28_11 )
);
defparam \cpu/alu/n28_s4 .INIT=8'hAC;
LUT3 \cpu/alu/n14_s3  (
	.I0(\cpu/cpu_mem_dout [2]),
	.I1(\cpu/cpu_mem_dout [1]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/n14_10 )
);
defparam \cpu/alu/n14_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n18_s3  (
	.I0(\cpu/alu/n18_13 ),
	.I1(\cpu/alu/n20_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n18_10 )
);
defparam \cpu/alu/n18_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n29_s4  (
	.I0(\cpu/n15_10 ),
	.I1(\cpu/alu/n27_13 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n29_11 )
);
defparam \cpu/alu/n29_s4 .INIT=8'hAC;
LUT3 \cpu/alu/n15_s3  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/cpu_mem_dout [0]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/n15_10 )
);
defparam \cpu/alu/n15_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n17_s3  (
	.I0(\cpu/alu/n17_14 ),
	.I1(\cpu/alu/n19_12 ),
	.I2(\cpu/alu_y [1]),
	.F(\cpu/n17_10 )
);
defparam \cpu/alu/n17_s3 .INIT=8'hCA;
LUT3 \cpu/alu/n17_s4  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/cpu_mem_dout [12]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n17_12 )
);
defparam \cpu/alu/n17_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n17_s5  (
	.I0(\cpu/cpu_mem_dout [14]),
	.I1(\cpu/cpu_mem_dout [15]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n17_13 )
);
defparam \cpu/alu/n17_s5 .INIT=8'hAC;
LUT3 \cpu/alu/n29_s5  (
	.I0(\cpu/cpu_mem_dout [12]),
	.I1(\cpu/cpu_mem_dout [13]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n29_12 )
);
defparam \cpu/alu/n29_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n18_s4  (
	.I0(\cpu/cpu_mem_dout [12]),
	.I1(\cpu/cpu_mem_dout [11]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n18_11 )
);
defparam \cpu/alu/n18_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n18_s5  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/cpu_mem_dout [14]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n18_12 )
);
defparam \cpu/alu/n18_s5 .INIT=8'hAC;
LUT3 \cpu/alu/n28_s5  (
	.I0(\cpu/cpu_mem_dout [11]),
	.I1(\cpu/cpu_mem_dout [12]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n28_12 )
);
defparam \cpu/alu/n28_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n19_s4  (
	.I0(\cpu/cpu_mem_dout [11]),
	.I1(\cpu/cpu_mem_dout [10]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n19_11 )
);
defparam \cpu/alu/n19_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n27_s5  (
	.I0(\cpu/cpu_mem_dout [10]),
	.I1(\cpu/cpu_mem_dout [11]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n27_12 )
);
defparam \cpu/alu/n27_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n20_s4  (
	.I0(\cpu/cpu_mem_dout [10]),
	.I1(\cpu/cpu_mem_dout [9]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n20_11 )
);
defparam \cpu/alu/n20_s4 .INIT=8'hCA;
LUT3 \cpu/alu/n26_s5  (
	.I0(\cpu/cpu_mem_dout [9]),
	.I1(\cpu/cpu_mem_dout [10]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n26_12 )
);
defparam \cpu/alu/n26_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n21_s5  (
	.I0(\cpu/cpu_mem_dout [9]),
	.I1(\cpu/cpu_mem_dout [8]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n21_12 )
);
defparam \cpu/alu/n21_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n25_s5  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/cpu_mem_dout [9]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n25_12 )
);
defparam \cpu/alu/n25_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n22_s5  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/cpu_mem_dout [7]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n22_12 )
);
defparam \cpu/alu/n22_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n24_s5  (
	.I0(\cpu/cpu_mem_dout [7]),
	.I1(\cpu/cpu_mem_dout [8]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n24_12 )
);
defparam \cpu/alu/n24_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n23_s5  (
	.I0(\cpu/cpu_mem_dout [7]),
	.I1(\cpu/cpu_mem_dout [6]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n23_12 )
);
defparam \cpu/alu/n23_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n23_s6  (
	.I0(\cpu/cpu_mem_dout [6]),
	.I1(\cpu/cpu_mem_dout [7]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n23_13 )
);
defparam \cpu/alu/n23_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n24_s6  (
	.I0(\cpu/cpu_mem_dout [6]),
	.I1(\cpu/cpu_mem_dout [5]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n24_13 )
);
defparam \cpu/alu/n24_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n22_s6  (
	.I0(\cpu/cpu_mem_dout [5]),
	.I1(\cpu/cpu_mem_dout [6]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n22_13 )
);
defparam \cpu/alu/n22_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n25_s6  (
	.I0(\cpu/cpu_mem_dout [5]),
	.I1(\cpu/cpu_mem_dout [4]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n25_13 )
);
defparam \cpu/alu/n25_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n21_s6  (
	.I0(\cpu/cpu_mem_dout [4]),
	.I1(\cpu/cpu_mem_dout [5]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n21_13 )
);
defparam \cpu/alu/n21_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n26_s6  (
	.I0(\cpu/cpu_mem_dout [4]),
	.I1(\cpu/cpu_mem_dout [3]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n26_13 )
);
defparam \cpu/alu/n26_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n20_s5  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/cpu_mem_dout [4]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n20_12 )
);
defparam \cpu/alu/n20_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n27_s6  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/cpu_mem_dout [2]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n27_13 )
);
defparam \cpu/alu/n27_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n19_s5  (
	.I0(\cpu/cpu_mem_dout [2]),
	.I1(\cpu/cpu_mem_dout [3]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n19_12 )
);
defparam \cpu/alu/n19_s5 .INIT=8'hCA;
LUT3 \cpu/alu/n18_s6  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/cpu_mem_dout [2]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n18_13 )
);
defparam \cpu/alu/n18_s6 .INIT=8'hCA;
LUT3 \cpu/alu/n17_s6  (
	.I0(\cpu/cpu_mem_dout [0]),
	.I1(\cpu/cpu_mem_dout [1]),
	.I2(\cpu/alu_y [0]),
	.F(\cpu/alu/n17_14 )
);
defparam \cpu/alu/n17_s6 .INIT=8'hCA;
MULT18X18 \cpu/alu/mult_21_s1  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(GND),
	.CLK(GND),
	.RESET(GND),
	.ASEL(GND),
	.BSEL(GND),
	.SIA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SIB({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({\cpu/cpu_mem_dout [15], \cpu/cpu_mem_dout [15], \cpu/cpu_mem_dout [15:0]}),
	.B({\cpu/alu_y [15], \cpu/alu_y [15], \cpu/alu_y [15:0]}),
	.SOA({\cpu/alu/SOA [17:0]}),
	.SOB({\cpu/alu/SOB [17:0]}),
	.DOUT({\cpu/alu/DOUT [35:16], \cpu/n70_2 , \cpu/n71_2 , \cpu/n72_2 , \cpu/n73_2 , \cpu/n74_2 , \cpu/n75_2 , \cpu/n76_2 , \cpu/n77_2 , \cpu/n78_2 , \cpu/n79_2 , \cpu/n80_2 , \cpu/n81_2 , \cpu/n82_2 , \cpu/n83_2 , \cpu/n84_2 , \cpu/n85_2 })
);
defparam \cpu/alu/mult_21_s1 .AREG=1'b0;
defparam \cpu/alu/mult_21_s1 .BREG=1'b0;
defparam \cpu/alu/mult_21_s1 .SOA_REG=1'b0;
defparam \cpu/alu/mult_21_s1 .OUT_REG=1'b0;
defparam \cpu/alu/mult_21_s1 .PIPE_REG=1'b0;
defparam \cpu/alu/mult_21_s1 .ASIGN_REG=1'b0;
defparam \cpu/alu/mult_21_s1 .BSIGN_REG=1'b0;
defparam \cpu/alu/mult_21_s1 .MULT_RESET_MODE="SYNC";
ALU \cpu/alu/n20_s1  (
	.I0(\cpu/cpu_mem_dout [0]),
	.I1(\cpu/alu_y [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\cpu/alu/n20_6 ),
	.SUM(\cpu/n20_5 )
);
defparam \cpu/alu/n20_s1 .ALU_MODE=0;
ALU \cpu/alu/n19_s1  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/alu_y [1]),
	.I3(GND),
	.CIN(\cpu/alu/n20_6 ),
	.COUT(\cpu/alu/n19_6 ),
	.SUM(\cpu/n19_5 )
);
defparam \cpu/alu/n19_s1 .ALU_MODE=0;
ALU \cpu/alu/n18_s1  (
	.I0(\cpu/cpu_mem_dout [2]),
	.I1(\cpu/alu_y [2]),
	.I3(GND),
	.CIN(\cpu/alu/n19_6 ),
	.COUT(\cpu/alu/n18_6 ),
	.SUM(\cpu/n18_5 )
);
defparam \cpu/alu/n18_s1 .ALU_MODE=0;
ALU \cpu/alu/n17_s1  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/alu_y [3]),
	.I3(GND),
	.CIN(\cpu/alu/n18_6 ),
	.COUT(\cpu/alu/n17_6 ),
	.SUM(\cpu/n17_5 )
);
defparam \cpu/alu/n17_s1 .ALU_MODE=0;
ALU \cpu/alu/n16_s1  (
	.I0(\cpu/cpu_mem_dout [4]),
	.I1(\cpu/alu_y [4]),
	.I3(GND),
	.CIN(\cpu/alu/n17_6 ),
	.COUT(\cpu/alu/n16_6 ),
	.SUM(\cpu/n16_5 )
);
defparam \cpu/alu/n16_s1 .ALU_MODE=0;
ALU \cpu/alu/n15_s1  (
	.I0(\cpu/cpu_mem_dout [5]),
	.I1(\cpu/alu_y [5]),
	.I3(GND),
	.CIN(\cpu/alu/n16_6 ),
	.COUT(\cpu/alu/n15_6 ),
	.SUM(\cpu/n15_5 )
);
defparam \cpu/alu/n15_s1 .ALU_MODE=0;
ALU \cpu/alu/n14_s1  (
	.I0(\cpu/cpu_mem_dout [6]),
	.I1(\cpu/alu_y [6]),
	.I3(GND),
	.CIN(\cpu/alu/n15_6 ),
	.COUT(\cpu/alu/n14_6 ),
	.SUM(\cpu/n14_5 )
);
defparam \cpu/alu/n14_s1 .ALU_MODE=0;
ALU \cpu/alu/n13_s1  (
	.I0(\cpu/cpu_mem_dout [7]),
	.I1(\cpu/alu_y [7]),
	.I3(GND),
	.CIN(\cpu/alu/n14_6 ),
	.COUT(\cpu/alu/n13_6 ),
	.SUM(\cpu/n13_5 )
);
defparam \cpu/alu/n13_s1 .ALU_MODE=0;
ALU \cpu/alu/n12_s1  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/alu_y [8]),
	.I3(GND),
	.CIN(\cpu/alu/n13_6 ),
	.COUT(\cpu/alu/n12_6 ),
	.SUM(\cpu/n12_5 )
);
defparam \cpu/alu/n12_s1 .ALU_MODE=0;
ALU \cpu/alu/n11_s1  (
	.I0(\cpu/cpu_mem_dout [9]),
	.I1(\cpu/alu_y [9]),
	.I3(GND),
	.CIN(\cpu/alu/n12_6 ),
	.COUT(\cpu/alu/n11_6 ),
	.SUM(\cpu/n11_5 )
);
defparam \cpu/alu/n11_s1 .ALU_MODE=0;
ALU \cpu/alu/n10_s1  (
	.I0(\cpu/cpu_mem_dout [10]),
	.I1(\cpu/alu_y [10]),
	.I3(GND),
	.CIN(\cpu/alu/n11_6 ),
	.COUT(\cpu/alu/n10_6 ),
	.SUM(\cpu/n10_5 )
);
defparam \cpu/alu/n10_s1 .ALU_MODE=0;
ALU \cpu/alu/n9_s1  (
	.I0(\cpu/cpu_mem_dout [11]),
	.I1(\cpu/alu_y [11]),
	.I3(GND),
	.CIN(\cpu/alu/n10_6 ),
	.COUT(\cpu/alu/n9_6 ),
	.SUM(\cpu/n9_5 )
);
defparam \cpu/alu/n9_s1 .ALU_MODE=0;
ALU \cpu/alu/n8_s1  (
	.I0(\cpu/cpu_mem_dout [12]),
	.I1(\cpu/alu_y [12]),
	.I3(GND),
	.CIN(\cpu/alu/n9_6 ),
	.COUT(\cpu/alu/n8_6 ),
	.SUM(\cpu/n8_5 )
);
defparam \cpu/alu/n8_s1 .ALU_MODE=0;
ALU \cpu/alu/n7_s1  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/alu_y [13]),
	.I3(GND),
	.CIN(\cpu/alu/n8_6 ),
	.COUT(\cpu/alu/n7_6 ),
	.SUM(\cpu/n7_5 )
);
defparam \cpu/alu/n7_s1 .ALU_MODE=0;
ALU \cpu/alu/n6_s1  (
	.I0(\cpu/cpu_mem_dout [14]),
	.I1(\cpu/alu_y [14]),
	.I3(GND),
	.CIN(\cpu/alu/n7_6 ),
	.COUT(\cpu/alu/n6_6 ),
	.SUM(\cpu/n6_5 )
);
defparam \cpu/alu/n6_s1 .ALU_MODE=0;
ALU \cpu/alu/n5_s1  (
	.I0(\cpu/cpu_mem_dout [15]),
	.I1(\cpu/alu_y [15]),
	.I3(GND),
	.CIN(\cpu/alu/n6_6 ),
	.COUT(\cpu/alu/n5_2_COUT ),
	.SUM(\cpu/n5_5 )
);
defparam \cpu/alu/n5_s1 .ALU_MODE=0;
ALU \cpu/alu/n53_s  (
	.I0(\cpu/cpu_mem_dout [0]),
	.I1(\cpu/alu_y [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\cpu/alu/n53_3 ),
	.SUM(\cpu/n53_2 )
);
defparam \cpu/alu/n53_s .ALU_MODE=1;
ALU \cpu/alu/n52_s  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/alu_y [1]),
	.I3(GND),
	.CIN(\cpu/alu/n53_3 ),
	.COUT(\cpu/alu/n52_3 ),
	.SUM(\cpu/n52_2 )
);
defparam \cpu/alu/n52_s .ALU_MODE=1;
ALU \cpu/alu/n51_s  (
	.I0(\cpu/cpu_mem_dout [2]),
	.I1(\cpu/alu_y [2]),
	.I3(GND),
	.CIN(\cpu/alu/n52_3 ),
	.COUT(\cpu/alu/n51_3 ),
	.SUM(\cpu/n51_2 )
);
defparam \cpu/alu/n51_s .ALU_MODE=1;
ALU \cpu/alu/n50_s  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/alu_y [3]),
	.I3(GND),
	.CIN(\cpu/alu/n51_3 ),
	.COUT(\cpu/alu/n50_3 ),
	.SUM(\cpu/n50_2 )
);
defparam \cpu/alu/n50_s .ALU_MODE=1;
ALU \cpu/alu/n49_s  (
	.I0(\cpu/cpu_mem_dout [4]),
	.I1(\cpu/alu_y [4]),
	.I3(GND),
	.CIN(\cpu/alu/n50_3 ),
	.COUT(\cpu/alu/n49_3 ),
	.SUM(\cpu/n49_2 )
);
defparam \cpu/alu/n49_s .ALU_MODE=1;
ALU \cpu/alu/n48_s1  (
	.I0(\cpu/cpu_mem_dout [5]),
	.I1(\cpu/alu_y [5]),
	.I3(GND),
	.CIN(\cpu/alu/n49_3 ),
	.COUT(\cpu/alu/n48_7 ),
	.SUM(\cpu/n48_6 )
);
defparam \cpu/alu/n48_s1 .ALU_MODE=1;
ALU \cpu/alu/n47_s1  (
	.I0(\cpu/cpu_mem_dout [6]),
	.I1(\cpu/alu_y [6]),
	.I3(GND),
	.CIN(\cpu/alu/n48_7 ),
	.COUT(\cpu/alu/n47_7 ),
	.SUM(\cpu/n47_6 )
);
defparam \cpu/alu/n47_s1 .ALU_MODE=1;
ALU \cpu/alu/n46_s1  (
	.I0(\cpu/cpu_mem_dout [7]),
	.I1(\cpu/alu_y [7]),
	.I3(GND),
	.CIN(\cpu/alu/n47_7 ),
	.COUT(\cpu/alu/n46_7 ),
	.SUM(\cpu/n46_6 )
);
defparam \cpu/alu/n46_s1 .ALU_MODE=1;
ALU \cpu/alu/n45_s1  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/alu_y [8]),
	.I3(GND),
	.CIN(\cpu/alu/n46_7 ),
	.COUT(\cpu/alu/n45_7 ),
	.SUM(\cpu/n45_6 )
);
defparam \cpu/alu/n45_s1 .ALU_MODE=1;
ALU \cpu/alu/n44_s1  (
	.I0(\cpu/cpu_mem_dout [9]),
	.I1(\cpu/alu_y [9]),
	.I3(GND),
	.CIN(\cpu/alu/n45_7 ),
	.COUT(\cpu/alu/n44_7 ),
	.SUM(\cpu/n44_6 )
);
defparam \cpu/alu/n44_s1 .ALU_MODE=1;
ALU \cpu/alu/n43_s1  (
	.I0(\cpu/cpu_mem_dout [10]),
	.I1(\cpu/alu_y [10]),
	.I3(GND),
	.CIN(\cpu/alu/n44_7 ),
	.COUT(\cpu/alu/n43_7 ),
	.SUM(\cpu/n43_6 )
);
defparam \cpu/alu/n43_s1 .ALU_MODE=1;
ALU \cpu/alu/n42_s1  (
	.I0(\cpu/cpu_mem_dout [11]),
	.I1(\cpu/alu_y [11]),
	.I3(GND),
	.CIN(\cpu/alu/n43_7 ),
	.COUT(\cpu/alu/n42_7 ),
	.SUM(\cpu/n42_6 )
);
defparam \cpu/alu/n42_s1 .ALU_MODE=1;
ALU \cpu/alu/n41_s1  (
	.I0(\cpu/cpu_mem_dout [12]),
	.I1(\cpu/alu_y [12]),
	.I3(GND),
	.CIN(\cpu/alu/n42_7 ),
	.COUT(\cpu/alu/n41_7 ),
	.SUM(\cpu/n41_6 )
);
defparam \cpu/alu/n41_s1 .ALU_MODE=1;
ALU \cpu/alu/n40_s1  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/alu_y [13]),
	.I3(GND),
	.CIN(\cpu/alu/n41_7 ),
	.COUT(\cpu/alu/n40_7 ),
	.SUM(\cpu/n40_6 )
);
defparam \cpu/alu/n40_s1 .ALU_MODE=1;
ALU \cpu/alu/n39_s1  (
	.I0(\cpu/cpu_mem_dout [14]),
	.I1(\cpu/alu_y [14]),
	.I3(GND),
	.CIN(\cpu/alu/n40_7 ),
	.COUT(\cpu/alu/n39_7 ),
	.SUM(\cpu/n39_6 )
);
defparam \cpu/alu/n39_s1 .ALU_MODE=1;
ALU \cpu/alu/n38_s1  (
	.I0(\cpu/cpu_mem_dout [15]),
	.I1(\cpu/alu_y [15]),
	.I3(GND),
	.CIN(\cpu/alu/n39_7 ),
	.COUT(\cpu/alu/n38_2_COUT ),
	.SUM(\cpu/n38_6 )
);
defparam \cpu/alu/n38_s1 .ALU_MODE=1;
ALU \cpu/alu/n118_s0  (
	.I0(\cpu/cpu_mem_dout [0]),
	.I1(\cpu/alu_y [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\cpu/alu/n118_3 ),
	.SUM(\cpu/alu/n118_1_SUM )
);
defparam \cpu/alu/n118_s0 .ALU_MODE=3;
ALU \cpu/alu/n119_s0  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/alu_y [1]),
	.I3(GND),
	.CIN(\cpu/alu/n118_3 ),
	.COUT(\cpu/alu/n119_3 ),
	.SUM(\cpu/alu/n119_1_SUM )
);
defparam \cpu/alu/n119_s0 .ALU_MODE=3;
ALU \cpu/alu/n120_s0  (
	.I0(\cpu/cpu_mem_dout [2]),
	.I1(\cpu/alu_y [2]),
	.I3(GND),
	.CIN(\cpu/alu/n119_3 ),
	.COUT(\cpu/alu/n120_3 ),
	.SUM(\cpu/alu/n120_1_SUM )
);
defparam \cpu/alu/n120_s0 .ALU_MODE=3;
ALU \cpu/alu/n121_s0  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/alu_y [3]),
	.I3(GND),
	.CIN(\cpu/alu/n120_3 ),
	.COUT(\cpu/alu/n121_3 ),
	.SUM(\cpu/alu/n121_1_SUM )
);
defparam \cpu/alu/n121_s0 .ALU_MODE=3;
ALU \cpu/alu/n122_s0  (
	.I0(\cpu/cpu_mem_dout [4]),
	.I1(\cpu/alu_y [4]),
	.I3(GND),
	.CIN(\cpu/alu/n121_3 ),
	.COUT(\cpu/alu/n122_3 ),
	.SUM(\cpu/alu/n122_1_SUM )
);
defparam \cpu/alu/n122_s0 .ALU_MODE=3;
ALU \cpu/alu/n123_s0  (
	.I0(\cpu/cpu_mem_dout [5]),
	.I1(\cpu/alu_y [5]),
	.I3(GND),
	.CIN(\cpu/alu/n122_3 ),
	.COUT(\cpu/alu/n123_3 ),
	.SUM(\cpu/alu/n123_1_SUM )
);
defparam \cpu/alu/n123_s0 .ALU_MODE=3;
ALU \cpu/alu/n124_s0  (
	.I0(\cpu/cpu_mem_dout [6]),
	.I1(\cpu/alu_y [6]),
	.I3(GND),
	.CIN(\cpu/alu/n123_3 ),
	.COUT(\cpu/alu/n124_3 ),
	.SUM(\cpu/alu/n124_1_SUM )
);
defparam \cpu/alu/n124_s0 .ALU_MODE=3;
ALU \cpu/alu/n125_s0  (
	.I0(\cpu/cpu_mem_dout [7]),
	.I1(\cpu/alu_y [7]),
	.I3(GND),
	.CIN(\cpu/alu/n124_3 ),
	.COUT(\cpu/alu/n125_3 ),
	.SUM(\cpu/alu/n125_1_SUM )
);
defparam \cpu/alu/n125_s0 .ALU_MODE=3;
ALU \cpu/alu/n126_s0  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/alu_y [8]),
	.I3(GND),
	.CIN(\cpu/alu/n125_3 ),
	.COUT(\cpu/alu/n126_3 ),
	.SUM(\cpu/alu/n126_1_SUM )
);
defparam \cpu/alu/n126_s0 .ALU_MODE=3;
ALU \cpu/alu/n127_s0  (
	.I0(\cpu/cpu_mem_dout [9]),
	.I1(\cpu/alu_y [9]),
	.I3(GND),
	.CIN(\cpu/alu/n126_3 ),
	.COUT(\cpu/alu/n127_3 ),
	.SUM(\cpu/alu/n127_1_SUM )
);
defparam \cpu/alu/n127_s0 .ALU_MODE=3;
ALU \cpu/alu/n128_s0  (
	.I0(\cpu/cpu_mem_dout [10]),
	.I1(\cpu/alu_y [10]),
	.I3(GND),
	.CIN(\cpu/alu/n127_3 ),
	.COUT(\cpu/alu/n128_3 ),
	.SUM(\cpu/alu/n128_1_SUM )
);
defparam \cpu/alu/n128_s0 .ALU_MODE=3;
ALU \cpu/alu/n129_s0  (
	.I0(\cpu/cpu_mem_dout [11]),
	.I1(\cpu/alu_y [11]),
	.I3(GND),
	.CIN(\cpu/alu/n128_3 ),
	.COUT(\cpu/alu/n129_3 ),
	.SUM(\cpu/alu/n129_1_SUM )
);
defparam \cpu/alu/n129_s0 .ALU_MODE=3;
ALU \cpu/alu/n130_s0  (
	.I0(\cpu/cpu_mem_dout [12]),
	.I1(\cpu/alu_y [12]),
	.I3(GND),
	.CIN(\cpu/alu/n129_3 ),
	.COUT(\cpu/alu/n130_3 ),
	.SUM(\cpu/alu/n130_1_SUM )
);
defparam \cpu/alu/n130_s0 .ALU_MODE=3;
ALU \cpu/alu/n131_s0  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/alu_y [13]),
	.I3(GND),
	.CIN(\cpu/alu/n130_3 ),
	.COUT(\cpu/alu/n131_3 ),
	.SUM(\cpu/alu/n131_1_SUM )
);
defparam \cpu/alu/n131_s0 .ALU_MODE=3;
ALU \cpu/alu/n132_s0  (
	.I0(\cpu/cpu_mem_dout [14]),
	.I1(\cpu/alu_y [14]),
	.I3(GND),
	.CIN(\cpu/alu/n131_3 ),
	.COUT(\cpu/alu/n132_3 ),
	.SUM(\cpu/alu/n132_1_SUM )
);
defparam \cpu/alu/n132_s0 .ALU_MODE=3;
ALU \cpu/alu/n133_s0  (
	.I0(\cpu/cpu_mem_dout [15]),
	.I1(\cpu/alu_y [15]),
	.I3(GND),
	.CIN(\cpu/alu/n132_3 ),
	.COUT(\cpu/n133_3 ),
	.SUM(\cpu/alu/n133_1_SUM )
);
defparam \cpu/alu/n133_s0 .ALU_MODE=3;
ALU \cpu/alu/n118_s1  (
	.I0(\cpu/cpu_mem_dout [0]),
	.I1(\cpu/alu_y [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\cpu/alu/n118_5 ),
	.SUM(\cpu/alu/n118_2_SUM )
);
defparam \cpu/alu/n118_s1 .ALU_MODE=3;
ALU \cpu/alu/n119_s1  (
	.I0(\cpu/cpu_mem_dout [1]),
	.I1(\cpu/alu_y [1]),
	.I3(GND),
	.CIN(\cpu/alu/n118_5 ),
	.COUT(\cpu/alu/n119_5 ),
	.SUM(\cpu/alu/n119_2_SUM )
);
defparam \cpu/alu/n119_s1 .ALU_MODE=3;
ALU \cpu/alu/n120_s1  (
	.I0(\cpu/cpu_mem_dout [2]),
	.I1(\cpu/alu_y [2]),
	.I3(GND),
	.CIN(\cpu/alu/n119_5 ),
	.COUT(\cpu/alu/n120_5 ),
	.SUM(\cpu/alu/n120_2_SUM )
);
defparam \cpu/alu/n120_s1 .ALU_MODE=3;
ALU \cpu/alu/n121_s1  (
	.I0(\cpu/cpu_mem_dout [3]),
	.I1(\cpu/alu_y [3]),
	.I3(GND),
	.CIN(\cpu/alu/n120_5 ),
	.COUT(\cpu/alu/n121_5 ),
	.SUM(\cpu/alu/n121_2_SUM )
);
defparam \cpu/alu/n121_s1 .ALU_MODE=3;
ALU \cpu/alu/n122_s1  (
	.I0(\cpu/cpu_mem_dout [4]),
	.I1(\cpu/alu_y [4]),
	.I3(GND),
	.CIN(\cpu/alu/n121_5 ),
	.COUT(\cpu/alu/n122_5 ),
	.SUM(\cpu/alu/n122_2_SUM )
);
defparam \cpu/alu/n122_s1 .ALU_MODE=3;
ALU \cpu/alu/n123_s1  (
	.I0(\cpu/cpu_mem_dout [5]),
	.I1(\cpu/alu_y [5]),
	.I3(GND),
	.CIN(\cpu/alu/n122_5 ),
	.COUT(\cpu/alu/n123_5 ),
	.SUM(\cpu/alu/n123_2_SUM )
);
defparam \cpu/alu/n123_s1 .ALU_MODE=3;
ALU \cpu/alu/n124_s1  (
	.I0(\cpu/cpu_mem_dout [6]),
	.I1(\cpu/alu_y [6]),
	.I3(GND),
	.CIN(\cpu/alu/n123_5 ),
	.COUT(\cpu/alu/n124_5 ),
	.SUM(\cpu/alu/n124_2_SUM )
);
defparam \cpu/alu/n124_s1 .ALU_MODE=3;
ALU \cpu/alu/n125_s1  (
	.I0(\cpu/cpu_mem_dout [7]),
	.I1(\cpu/alu_y [7]),
	.I3(GND),
	.CIN(\cpu/alu/n124_5 ),
	.COUT(\cpu/alu/n125_5 ),
	.SUM(\cpu/alu/n125_2_SUM )
);
defparam \cpu/alu/n125_s1 .ALU_MODE=3;
ALU \cpu/alu/n126_s1  (
	.I0(\cpu/cpu_mem_dout [8]),
	.I1(\cpu/alu_y [8]),
	.I3(GND),
	.CIN(\cpu/alu/n125_5 ),
	.COUT(\cpu/alu/n126_5 ),
	.SUM(\cpu/alu/n126_2_SUM )
);
defparam \cpu/alu/n126_s1 .ALU_MODE=3;
ALU \cpu/alu/n127_s1  (
	.I0(\cpu/cpu_mem_dout [9]),
	.I1(\cpu/alu_y [9]),
	.I3(GND),
	.CIN(\cpu/alu/n126_5 ),
	.COUT(\cpu/alu/n127_5 ),
	.SUM(\cpu/alu/n127_2_SUM )
);
defparam \cpu/alu/n127_s1 .ALU_MODE=3;
ALU \cpu/alu/n128_s1  (
	.I0(\cpu/cpu_mem_dout [10]),
	.I1(\cpu/alu_y [10]),
	.I3(GND),
	.CIN(\cpu/alu/n127_5 ),
	.COUT(\cpu/alu/n128_5 ),
	.SUM(\cpu/alu/n128_2_SUM )
);
defparam \cpu/alu/n128_s1 .ALU_MODE=3;
ALU \cpu/alu/n129_s1  (
	.I0(\cpu/cpu_mem_dout [11]),
	.I1(\cpu/alu_y [11]),
	.I3(GND),
	.CIN(\cpu/alu/n128_5 ),
	.COUT(\cpu/alu/n129_5 ),
	.SUM(\cpu/alu/n129_2_SUM )
);
defparam \cpu/alu/n129_s1 .ALU_MODE=3;
ALU \cpu/alu/n130_s1  (
	.I0(\cpu/cpu_mem_dout [12]),
	.I1(\cpu/alu_y [12]),
	.I3(GND),
	.CIN(\cpu/alu/n129_5 ),
	.COUT(\cpu/alu/n130_5 ),
	.SUM(\cpu/alu/n130_2_SUM )
);
defparam \cpu/alu/n130_s1 .ALU_MODE=3;
ALU \cpu/alu/n131_s1  (
	.I0(\cpu/cpu_mem_dout [13]),
	.I1(\cpu/alu_y [13]),
	.I3(GND),
	.CIN(\cpu/alu/n130_5 ),
	.COUT(\cpu/alu/n131_5 ),
	.SUM(\cpu/alu/n131_2_SUM )
);
defparam \cpu/alu/n131_s1 .ALU_MODE=3;
ALU \cpu/alu/n132_s1  (
	.I0(\cpu/cpu_mem_dout [14]),
	.I1(\cpu/alu_y [14]),
	.I3(GND),
	.CIN(\cpu/alu/n131_5 ),
	.COUT(\cpu/alu/n132_5 ),
	.SUM(\cpu/alu/n132_2_SUM )
);
defparam \cpu/alu/n132_s1 .ALU_MODE=3;
ALU \cpu/alu/n133_s2  (
	.I0(\cpu/cpu_mem_dout [15]),
	.I1(\cpu/alu_y [15]),
	.I3(GND),
	.CIN(\cpu/alu/n132_5 ),
	.COUT(\cpu/n266_2 ),
	.SUM(\cpu/alu/n133_3_SUM )
);
defparam \cpu/alu/n133_s2 .ALU_MODE=3;
LUT4 \copy_controller/localstate_new_1_s1  (
	.I0(\copy_controller/localstate [1]),
	.I1(\copy_controller/wait_complete ),
	.I2(\copy_controller/localstate_new_1_5 ),
	.I3(\copy_controller/localstate [0]),
	.F(\copy_controller/localstate_new [1])
);
defparam \copy_controller/localstate_new_1_s1 .INIT=16'h0100;
LUT3 \copy_controller/n315_s0  (
	.I0(\copy_controller/localstate [0]),
	.I1(\copy_controller/localstate [1]),
	.I2(\copy_controller/localstate_new_1_5 ),
	.F(\copy_controller/n315_3 )
);
defparam \copy_controller/n315_s0 .INIT=8'h01;
LUT3 \copy_controller/n321_s0  (
	.I0(\copy_controller/localstate [1]),
	.I1(\copy_controller/localstate [0]),
	.I2(\copy_controller/reading_abs ),
	.F(\copy_controller/n321_3 )
);
defparam \copy_controller/n321_s0 .INIT=8'h40;
LUT4 \copy_controller/dout_reg_new_9_s0  (
	.I0(\copy_controller/dout_reg_new_9_4 ),
	.I1(\copy_controller/dout_reg_new_9_5 ),
	.I2(\copy_controller/dout_reg_new_9_6 ),
	.I3(\copy_controller/buffer_reg [9]),
	.F(\copy_controller/dout_reg_new [9])
);
defparam \copy_controller/dout_reg_new_9_s0 .INIT=16'h8F88;
LUT3 \copy_controller/dout_reg_new_8_s0  (
	.I0(\copy_controller/dout_reg_new_9_6 ),
	.I1(\copy_controller/buffer_reg [8]),
	.I2(\copy_controller/dout_reg_new_8_7 ),
	.F(\copy_controller/dout_reg_new [8])
);
defparam \copy_controller/dout_reg_new_8_s0 .INIT=8'hF4;
LUT4 \copy_controller/dout_reg_new_7_s0  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [7]),
	.I2(\copy_controller/buffer_reg [15]),
	.I3(\copy_controller/n709_6 ),
	.F(\copy_controller/dout_reg_new [7])
);
defparam \copy_controller/dout_reg_new_7_s0 .INIT=16'hCC0D;
LUT3 \copy_controller/dout_reg_new_6_s0  (
	.I0(\copy_controller/dout_reg_new_9_6 ),
	.I1(\copy_controller/buffer_reg [6]),
	.I2(\copy_controller/dout_reg_new_8_7 ),
	.F(\copy_controller/dout_reg_new [6])
);
defparam \copy_controller/dout_reg_new_6_s0 .INIT=8'hF4;
LUT3 \copy_controller/dout_reg_new_5_s0  (
	.I0(\copy_controller/dout_reg_new_9_6 ),
	.I1(\copy_controller/buffer_reg [5]),
	.I2(\copy_controller/dout_reg_new_8_7 ),
	.F(\copy_controller/dout_reg_new [5])
);
defparam \copy_controller/dout_reg_new_5_s0 .INIT=8'hF4;
LUT3 \copy_controller/buffer_reg_new_15_s7  (
	.I0(\copy_controller/localstate [1]),
	.I1(\copy_controller/localstate [0]),
	.I2(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_15_11 )
);
defparam \copy_controller/buffer_reg_new_15_s7 .INIT=8'hF4;
LUT4 \copy_controller/state_new_2_s10  (
	.I0(\copy_controller/wait_complete ),
	.I1(\copy_controller/addr_12_7 ),
	.I2(copy_start_Z),
	.I3(\copy_controller/localstate_new_1_5 ),
	.F(\copy_controller/state_new_0_19 )
);
defparam \copy_controller/state_new_2_s10 .INIT=16'hF088;
LUT4 \copy_controller/state_new_2_s11  (
	.I0(state_Z[1]),
	.I1(state_Z[2]),
	.I2(state_Z[0]),
	.I3(\copy_controller/state_new_2_21 ),
	.F(\copy_controller/state_new_2_18 )
);
defparam \copy_controller/state_new_2_s11 .INIT=16'h2C00;
LUT4 \copy_controller/state_new_1_s10  (
	.I0(state_Z[2]),
	.I1(state_Z[1]),
	.I2(state_Z[0]),
	.I3(\copy_controller/state_new_2_21 ),
	.F(\copy_controller/state_new_1_16 )
);
defparam \copy_controller/state_new_1_s10 .INIT=16'h1C00;
LUT4 \copy_controller/addr_sm_right_1_s5  (
	.I0(state_Z[0]),
	.I1(\copy_controller/addr_sm_right_1_10 ),
	.I2(state_Z[1]),
	.I3(state_Z[2]),
	.F(\copy_controller/addr_sm_right [1])
);
defparam \copy_controller/addr_sm_right_1_s5 .INIT=16'h01C2;
LUT4 \copy_controller/addr_sm_right_0_s6  (
	.I0(\copy_controller/addr_sm_right_0_11 ),
	.I1(\copy_controller/addr_sm_right_0_12 ),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_sm_right_0_13 ),
	.F(\copy_controller/addr_sm_right [0])
);
defparam \copy_controller/addr_sm_right_0_s6 .INIT=16'hC5FF;
LUT3 \copy_controller/buffer_reg_new_15_s8  (
	.I0(\copy_controller/n343_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_15_16 ),
	.F(\copy_controller/buffer_reg_new_15_13 )
);
defparam \copy_controller/buffer_reg_new_15_s8 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_14_s7  (
	.I0(\copy_controller/n344_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_14_12 ),
	.F(\copy_controller/buffer_reg_new_14_11 )
);
defparam \copy_controller/buffer_reg_new_14_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_13_s7  (
	.I0(\copy_controller/n345_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_13_12 ),
	.F(\copy_controller/buffer_reg_new_13_11 )
);
defparam \copy_controller/buffer_reg_new_13_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_12_s7  (
	.I0(\copy_controller/n346_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_12_12 ),
	.F(\copy_controller/buffer_reg_new_12_11 )
);
defparam \copy_controller/buffer_reg_new_12_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_11_s7  (
	.I0(\copy_controller/n347_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_11_12 ),
	.F(\copy_controller/buffer_reg_new_11_11 )
);
defparam \copy_controller/buffer_reg_new_11_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_10_s7  (
	.I0(\copy_controller/n348_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_10_12 ),
	.F(\copy_controller/buffer_reg_new_10_11 )
);
defparam \copy_controller/buffer_reg_new_10_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_9_s7  (
	.I0(\copy_controller/n349_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_9_12 ),
	.F(\copy_controller/buffer_reg_new_9_11 )
);
defparam \copy_controller/buffer_reg_new_9_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_8_s7  (
	.I0(\copy_controller/n350_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_8_12 ),
	.F(\copy_controller/buffer_reg_new_8_11 )
);
defparam \copy_controller/buffer_reg_new_8_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_7_s7  (
	.I0(\copy_controller/n351_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_7_12 ),
	.F(\copy_controller/buffer_reg_new_7_11 )
);
defparam \copy_controller/buffer_reg_new_7_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_6_s7  (
	.I0(\copy_controller/n352_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_6_12 ),
	.F(\copy_controller/buffer_reg_new_6_11 )
);
defparam \copy_controller/buffer_reg_new_6_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_5_s7  (
	.I0(\copy_controller/n353_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_5_12 ),
	.F(\copy_controller/buffer_reg_new_5_11 )
);
defparam \copy_controller/buffer_reg_new_5_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_4_s7  (
	.I0(\copy_controller/n354_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_4_12 ),
	.F(\copy_controller/buffer_reg_new_4_11 )
);
defparam \copy_controller/buffer_reg_new_4_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_3_s7  (
	.I0(\copy_controller/n355_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_3_12 ),
	.F(\copy_controller/buffer_reg_new_3_11 )
);
defparam \copy_controller/buffer_reg_new_3_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_2_s7  (
	.I0(\copy_controller/n356_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_2_12 ),
	.F(\copy_controller/buffer_reg_new_2_11 )
);
defparam \copy_controller/buffer_reg_new_2_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_1_s7  (
	.I0(\copy_controller/n357_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_1_12 ),
	.F(\copy_controller/buffer_reg_new_1_11 )
);
defparam \copy_controller/buffer_reg_new_1_s7 .INIT=8'h8F;
LUT3 \copy_controller/buffer_reg_new_0_s7  (
	.I0(\copy_controller/n358_1 ),
	.I1(\copy_controller/buffer_reg_new_15_15 ),
	.I2(\copy_controller/buffer_reg_new_0_12 ),
	.F(\copy_controller/buffer_reg_new_0_11 )
);
defparam \copy_controller/buffer_reg_new_0_s7 .INIT=8'h8F;
LUT4 \copy_controller/rect_counter_new_3_s8  (
	.I0(batch_completed_Z),
	.I1(rect_counter_Z[3]),
	.I2(\copy_controller/rect_counter_new_3_15 ),
	.I3(\copy_controller/rect_counter_new_3_14 ),
	.F(\copy_controller/rect_counter_new_3_13 )
);
defparam \copy_controller/rect_counter_new_3_s8 .INIT=16'h1400;
LUT4 \copy_controller/rect_counter_new_2_s6  (
	.I0(batch_completed_Z),
	.I1(\copy_controller/rect_counter_new_2_11 ),
	.I2(rect_counter_Z[2]),
	.I3(\copy_controller/rect_counter_new_3_14 ),
	.F(\copy_controller/rect_counter_new_2_10 )
);
defparam \copy_controller/rect_counter_new_2_s6 .INIT=16'h1400;
LUT4 \copy_controller/rect_counter_new_1_s6  (
	.I0(batch_completed_Z),
	.I1(rect_counter_Z[0]),
	.I2(rect_counter_Z[1]),
	.I3(\copy_controller/rect_counter_new_3_14 ),
	.F(\copy_controller/rect_counter_new_1_10 )
);
defparam \copy_controller/rect_counter_new_1_s6 .INIT=16'h1400;
LUT4 \copy_controller/addr_sm_right_2_s5  (
	.I0(\copy_controller/wait_counter_new [9]),
	.I1(\copy_controller/addr_sm_right_2_14 ),
	.I2(\copy_controller/wait_complete_36 ),
	.I3(\copy_controller/addr_sm_right_2_12 ),
	.F(\copy_controller/addr_sm_right [2])
);
defparam \copy_controller/addr_sm_right_2_s5 .INIT=16'hEF00;
LUT2 \copy_controller/state_new_0_s14  (
	.I0(state_Z[0]),
	.I1(\copy_controller/state_new_0_19 ),
	.F(\copy_controller/state_new_0_21 )
);
defparam \copy_controller/state_new_0_s14 .INIT=4'h4;
LUT2 \copy_controller/wait_counter_new_0_s1  (
	.I0(wait_counter_Z[0]),
	.I1(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [0])
);
defparam \copy_controller/wait_counter_new_0_s1 .INIT=4'h4;
LUT3 \copy_controller/wait_counter_new_1_s1  (
	.I0(wait_counter_Z[1]),
	.I1(wait_counter_Z[0]),
	.I2(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [1])
);
defparam \copy_controller/wait_counter_new_1_s1 .INIT=8'h60;
LUT4 \copy_controller/wait_counter_new_2_s1  (
	.I0(wait_counter_Z[1]),
	.I1(wait_counter_Z[0]),
	.I2(wait_counter_Z[2]),
	.I3(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [2])
);
defparam \copy_controller/wait_counter_new_2_s1 .INIT=16'h7800;
LUT3 \copy_controller/wait_counter_new_3_s1  (
	.I0(\copy_controller/wait_counter_new_3_7 ),
	.I1(wait_counter_Z[3]),
	.I2(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [3])
);
defparam \copy_controller/wait_counter_new_3_s1 .INIT=8'h60;
LUT3 \copy_controller/wait_counter_new_4_s1  (
	.I0(wait_counter_Z[4]),
	.I1(\copy_controller/wait_counter_new_4_7 ),
	.I2(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [4])
);
defparam \copy_controller/wait_counter_new_4_s1 .INIT=8'h60;
LUT4 \copy_controller/wait_counter_new_5_s1  (
	.I0(wait_counter_Z[4]),
	.I1(\copy_controller/wait_counter_new_4_7 ),
	.I2(wait_counter_Z[5]),
	.I3(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [5])
);
defparam \copy_controller/wait_counter_new_5_s1 .INIT=16'h7800;
LUT3 \copy_controller/wait_counter_new_6_s1  (
	.I0(\copy_controller/wait_counter_new_6_7 ),
	.I1(wait_counter_Z[6]),
	.I2(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [6])
);
defparam \copy_controller/wait_counter_new_6_s1 .INIT=8'h60;
LUT3 \copy_controller/wait_counter_new_7_s1  (
	.I0(wait_counter_Z[7]),
	.I1(\copy_controller/wait_counter_new_7_7 ),
	.I2(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [7])
);
defparam \copy_controller/wait_counter_new_7_s1 .INIT=8'h60;
LUT4 \copy_controller/wait_counter_new_8_s1  (
	.I0(wait_counter_Z[7]),
	.I1(\copy_controller/wait_counter_new_7_7 ),
	.I2(wait_counter_Z[8]),
	.I3(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [8])
);
defparam \copy_controller/wait_counter_new_8_s1 .INIT=16'h7800;
LUT3 \copy_controller/wait_counter_new_9_s1  (
	.I0(\copy_controller/wait_counter_new_9_7 ),
	.I1(wait_counter_Z[9]),
	.I2(batch_completed_Z),
	.F(\copy_controller/wait_counter_new [9])
);
defparam \copy_controller/wait_counter_new_9_s1 .INIT=8'h60;
LUT2 \copy_controller/n138_s3  (
	.I0(batch_counter_Z[0]),
	.I1(batch_counter_Z[1]),
	.F(\copy_controller/n138_9 )
);
defparam \copy_controller/n138_s3 .INIT=4'h6;
LUT3 \copy_controller/localstate_new_1_s2  (
	.I0(state_Z[0]),
	.I1(state_Z[1]),
	.I2(state_Z[2]),
	.F(\copy_controller/localstate_new_1_5 )
);
defparam \copy_controller/localstate_new_1_s2 .INIT=8'h01;
LUT3 \copy_controller/n709_s3  (
	.I0(state_Z[1]),
	.I1(state_Z[0]),
	.I2(state_Z[2]),
	.F(\copy_controller/n709_6 )
);
defparam \copy_controller/n709_s3 .INIT=8'h40;
LUT2 \copy_controller/dout_reg_new_9_s1  (
	.I0(\copy_controller/buffer_reg [15]),
	.I1(\copy_controller/dout_reg_new_7_4 ),
	.F(\copy_controller/dout_reg_new_9_4 )
);
defparam \copy_controller/dout_reg_new_9_s1 .INIT=4'h1;
LUT3 \copy_controller/dout_reg_new_9_s2  (
	.I0(state_Z[2]),
	.I1(state_Z[0]),
	.I2(state_Z[1]),
	.F(\copy_controller/dout_reg_new_9_5 )
);
defparam \copy_controller/dout_reg_new_9_s2 .INIT=8'h14;
LUT3 \copy_controller/dout_reg_new_9_s3  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/n709_6 ),
	.F(\copy_controller/dout_reg_new_9_6 )
);
defparam \copy_controller/dout_reg_new_9_s3 .INIT=8'h0D;
LUT4 \copy_controller/dout_reg_new_7_s1  (
	.I0(\copy_controller/buffer_reg [10]),
	.I1(\copy_controller/buffer_reg [11]),
	.I2(\copy_controller/dout_reg_new_7_5 ),
	.I3(\copy_controller/dout_reg_new_7_6 ),
	.F(\copy_controller/dout_reg_new_7_4 )
);
defparam \copy_controller/dout_reg_new_7_s1 .INIT=16'h0010;
LUT2 \copy_controller/addr_12_s4  (
	.I0(batch_counter_Z[0]),
	.I1(batch_counter_Z[1]),
	.F(\copy_controller/addr_12_7 )
);
defparam \copy_controller/addr_12_s4 .INIT=4'h8;
LUT3 \copy_controller/addr_12_s5  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.F(\copy_controller/addr_12_8 )
);
defparam \copy_controller/addr_12_s5 .INIT=8'h0E;
LUT4 \copy_controller/buffer_reg_new_15_s9  (
	.I0(state_Z[0]),
	.I1(state_Z[1]),
	.I2(state_Z[2]),
	.I3(\copy_controller/rect_counter_new_3_14 ),
	.F(\copy_controller/buffer_reg_new_15_14 )
);
defparam \copy_controller/buffer_reg_new_15_s9 .INIT=16'h1400;
LUT2 \copy_controller/rect_counter_new_3_s9  (
	.I0(\copy_controller/localstate [0]),
	.I1(\copy_controller/localstate [1]),
	.F(\copy_controller/rect_counter_new_3_14 )
);
defparam \copy_controller/rect_counter_new_3_s9 .INIT=4'h4;
LUT4 \copy_controller/addr_sm_right_1_s6  (
	.I0(\copy_controller/addr_12_7 ),
	.I1(\copy_controller/addr_sm_right_1_11 ),
	.I2(state_Z[0]),
	.I3(\copy_controller/wait_complete ),
	.F(\copy_controller/addr_sm_right_1_10 )
);
defparam \copy_controller/addr_sm_right_1_s6 .INIT=16'hFAC3;
LUT4 \copy_controller/addr_sm_right_0_s7  (
	.I0(copy_start_Z),
	.I1(\copy_controller/localstate_new_1_5 ),
	.I2(\copy_controller/addr_sm_right_0_14 ),
	.I3(\copy_controller/dout_reg_new_9_5 ),
	.F(\copy_controller/addr_sm_right_0_11 )
);
defparam \copy_controller/addr_sm_right_0_s7 .INIT=16'h7077;
LUT4 \copy_controller/addr_sm_right_0_s8  (
	.I0(\copy_controller/addr_12_7 ),
	.I1(state_Z[2]),
	.I2(state_Z[0]),
	.I3(state_Z[1]),
	.F(\copy_controller/addr_sm_right_0_12 )
);
defparam \copy_controller/addr_sm_right_0_s8 .INIT=16'h0130;
LUT4 \copy_controller/addr_sm_right_0_s9  (
	.I0(\copy_controller/localstate [1]),
	.I1(\copy_controller/n709_6 ),
	.I2(\copy_controller/localstate [0]),
	.I3(\copy_controller/addr_sm_right [2]),
	.F(\copy_controller/addr_sm_right_0_13 )
);
defparam \copy_controller/addr_sm_right_0_s9 .INIT=16'h00BF;
LUT4 \copy_controller/buffer_reg_new_15_s10  (
	.I0(\copy_controller/localstate [1]),
	.I1(\copy_controller/reading_abs ),
	.I2(\copy_controller/n709_6 ),
	.I3(\copy_controller/localstate [0]),
	.F(\copy_controller/buffer_reg_new_15_15 )
);
defparam \copy_controller/buffer_reg_new_15_s10 .INIT=16'h0100;
LUT4 \copy_controller/buffer_reg_new_15_s11  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n360_1 ),
	.I2(data_memory_read_data_bus[15]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_15_16 )
);
defparam \copy_controller/buffer_reg_new_15_s11 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_14_s8  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n361_1 ),
	.I2(data_memory_read_data_bus[14]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_14_12 )
);
defparam \copy_controller/buffer_reg_new_14_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_13_s8  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n362_1 ),
	.I2(data_memory_read_data_bus[13]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_13_12 )
);
defparam \copy_controller/buffer_reg_new_13_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_12_s8  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n363_1 ),
	.I2(data_memory_read_data_bus[12]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_12_12 )
);
defparam \copy_controller/buffer_reg_new_12_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_11_s8  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n364_1 ),
	.I2(data_memory_read_data_bus[11]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_11_12 )
);
defparam \copy_controller/buffer_reg_new_11_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_10_s8  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n365_1 ),
	.I2(data_memory_read_data_bus[10]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_10_12 )
);
defparam \copy_controller/buffer_reg_new_10_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_9_s8  (
	.I0(\copy_controller/buffer_reg_new_15_14 ),
	.I1(\copy_controller/n366_1 ),
	.I2(data_memory_read_data_bus[9]),
	.I3(\copy_controller/buffer_reg_new_15_17 ),
	.F(\copy_controller/buffer_reg_new_9_12 )
);
defparam \copy_controller/buffer_reg_new_9_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_8_s8  (
	.I0(data_memory_read_data_bus[8]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n367_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_8_12 )
);
defparam \copy_controller/buffer_reg_new_8_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_7_s8  (
	.I0(data_memory_read_data_bus[7]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n368_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_7_12 )
);
defparam \copy_controller/buffer_reg_new_7_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_6_s8  (
	.I0(data_memory_read_data_bus[6]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n369_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_6_12 )
);
defparam \copy_controller/buffer_reg_new_6_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_5_s8  (
	.I0(data_memory_read_data_bus[5]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n370_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_5_12 )
);
defparam \copy_controller/buffer_reg_new_5_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_4_s8  (
	.I0(data_memory_read_data_bus[4]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n371_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_4_12 )
);
defparam \copy_controller/buffer_reg_new_4_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_3_s8  (
	.I0(data_memory_read_data_bus[3]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n372_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_3_12 )
);
defparam \copy_controller/buffer_reg_new_3_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_2_s8  (
	.I0(data_memory_read_data_bus[2]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n373_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_2_12 )
);
defparam \copy_controller/buffer_reg_new_2_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_1_s8  (
	.I0(data_memory_read_data_bus[1]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n374_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_1_12 )
);
defparam \copy_controller/buffer_reg_new_1_s8 .INIT=16'h0777;
LUT4 \copy_controller/buffer_reg_new_0_s8  (
	.I0(data_memory_read_data_bus[0]),
	.I1(\copy_controller/buffer_reg_new_15_17 ),
	.I2(\copy_controller/n375_1 ),
	.I3(\copy_controller/buffer_reg_new_15_14 ),
	.F(\copy_controller/buffer_reg_new_0_12 )
);
defparam \copy_controller/buffer_reg_new_0_s8 .INIT=16'h0777;
LUT3 \copy_controller/rect_counter_new_3_s10  (
	.I0(rect_counter_Z[0]),
	.I1(rect_counter_Z[1]),
	.I2(rect_counter_Z[2]),
	.F(\copy_controller/rect_counter_new_3_15 )
);
defparam \copy_controller/rect_counter_new_3_s10 .INIT=8'h80;
LUT2 \copy_controller/rect_counter_new_2_s7  (
	.I0(rect_counter_Z[0]),
	.I1(rect_counter_Z[1]),
	.F(\copy_controller/rect_counter_new_2_11 )
);
defparam \copy_controller/rect_counter_new_2_s7 .INIT=4'h8;
LUT4 \copy_controller/wait_complete_s26  (
	.I0(batch_completed_Z),
	.I1(\copy_controller/wait_complete_37 ),
	.I2(\copy_controller/dout_reg_new_8_9 ),
	.I3(\copy_controller/wait_complete_38 ),
	.F(\copy_controller/wait_complete_36 )
);
defparam \copy_controller/wait_complete_s26 .INIT=16'hF077;
LUT4 \copy_controller/addr_sm_right_2_s7  (
	.I0(\copy_controller/addr_12_7 ),
	.I1(state_Z[0]),
	.I2(state_Z[1]),
	.I3(state_Z[2]),
	.F(\copy_controller/addr_sm_right_2_12 )
);
defparam \copy_controller/addr_sm_right_2_s7 .INIT=16'h0E00;
LUT3 \copy_controller/wait_counter_new_3_s2  (
	.I0(wait_counter_Z[1]),
	.I1(wait_counter_Z[0]),
	.I2(wait_counter_Z[2]),
	.F(\copy_controller/wait_counter_new_3_7 )
);
defparam \copy_controller/wait_counter_new_3_s2 .INIT=8'h80;
LUT4 \copy_controller/wait_counter_new_4_s2  (
	.I0(wait_counter_Z[1]),
	.I1(wait_counter_Z[0]),
	.I2(wait_counter_Z[2]),
	.I3(wait_counter_Z[3]),
	.F(\copy_controller/wait_counter_new_4_7 )
);
defparam \copy_controller/wait_counter_new_4_s2 .INIT=16'h8000;
LUT3 \copy_controller/wait_counter_new_6_s2  (
	.I0(wait_counter_Z[4]),
	.I1(wait_counter_Z[5]),
	.I2(\copy_controller/wait_counter_new_4_7 ),
	.F(\copy_controller/wait_counter_new_6_7 )
);
defparam \copy_controller/wait_counter_new_6_s2 .INIT=8'h80;
LUT4 \copy_controller/wait_counter_new_7_s2  (
	.I0(wait_counter_Z[4]),
	.I1(wait_counter_Z[5]),
	.I2(wait_counter_Z[6]),
	.I3(\copy_controller/wait_counter_new_4_7 ),
	.F(\copy_controller/wait_counter_new_7_7 )
);
defparam \copy_controller/wait_counter_new_7_s2 .INIT=16'h8000;
LUT3 \copy_controller/wait_counter_new_9_s2  (
	.I0(wait_counter_Z[7]),
	.I1(wait_counter_Z[8]),
	.I2(\copy_controller/wait_counter_new_7_7 ),
	.F(\copy_controller/wait_counter_new_9_7 )
);
defparam \copy_controller/wait_counter_new_9_s2 .INIT=8'h80;
LUT3 \copy_controller/dout_reg_new_7_s2  (
	.I0(\copy_controller/buffer_reg [12]),
	.I1(\copy_controller/buffer_reg [13]),
	.I2(\copy_controller/buffer_reg [14]),
	.F(\copy_controller/dout_reg_new_7_5 )
);
defparam \copy_controller/dout_reg_new_7_s2 .INIT=8'h01;
LUT4 \copy_controller/dout_reg_new_7_s3  (
	.I0(\copy_controller/dout_reg_new_7_7 ),
	.I1(\copy_controller/buffer_reg [7]),
	.I2(\copy_controller/dout_reg_new_9_5 ),
	.I3(\copy_controller/buffer_reg [9]),
	.F(\copy_controller/dout_reg_new_7_6 )
);
defparam \copy_controller/dout_reg_new_7_s3 .INIT=16'hEF08;
LUT4 \copy_controller/addr_sm_right_1_s7  (
	.I0(\copy_controller/localstate [0]),
	.I1(state_Z[0]),
	.I2(state_Z[1]),
	.I3(\copy_controller/localstate [1]),
	.F(\copy_controller/addr_sm_right_1_11 )
);
defparam \copy_controller/addr_sm_right_1_s7 .INIT=16'h7DC3;
LUT2 \copy_controller/addr_sm_right_0_s10  (
	.I0(\copy_controller/localstate [0]),
	.I1(\copy_controller/localstate [1]),
	.F(\copy_controller/addr_sm_right_0_14 )
);
defparam \copy_controller/addr_sm_right_0_s10 .INIT=4'h9;
LUT4 \copy_controller/buffer_reg_new_15_s12  (
	.I0(\copy_controller/n709_6 ),
	.I1(\copy_controller/reading_abs ),
	.I2(\copy_controller/localstate [1]),
	.I3(\copy_controller/localstate [0]),
	.F(\copy_controller/buffer_reg_new_15_17 )
);
defparam \copy_controller/buffer_reg_new_15_s12 .INIT=16'h0E00;
LUT4 \copy_controller/wait_complete_s27  (
	.I0(\copy_controller/n709_6 ),
	.I1(wait_counter_Z[6]),
	.I2(\copy_controller/wait_complete_39 ),
	.I3(wait_counter_Z[7]),
	.F(\copy_controller/wait_complete_37 )
);
defparam \copy_controller/wait_complete_s27 .INIT=16'hF3AC;
LUT4 \copy_controller/wait_complete_s28  (
	.I0(wait_counter_Z[6]),
	.I1(\copy_controller/wait_counter_new [5]),
	.I2(\copy_controller/wait_counter_new [8]),
	.I3(\copy_controller/dout_reg_new_8_9 ),
	.F(\copy_controller/wait_complete_38 )
);
defparam \copy_controller/wait_complete_s28 .INIT=16'h7FF0;
LUT4 \copy_controller/dout_reg_new_7_s4  (
	.I0(\copy_controller/buffer_reg [6]),
	.I1(\copy_controller/buffer_reg [5]),
	.I2(\copy_controller/buffer_reg [7]),
	.I3(\copy_controller/buffer_reg [8]),
	.F(\copy_controller/dout_reg_new_7_7 )
);
defparam \copy_controller/dout_reg_new_7_s4 .INIT=16'h8F00;
LUT4 \copy_controller/wait_complete_s29  (
	.I0(wait_counter_Z[6]),
	.I1(wait_counter_Z[4]),
	.I2(wait_counter_Z[5]),
	.I3(\copy_controller/wait_counter_new_4_7 ),
	.F(\copy_controller/wait_complete_39 )
);
defparam \copy_controller/wait_complete_s29 .INIT=16'h7FFE;
LUT3 \copy_controller/dout_reg_new_8_s3  (
	.I0(\copy_controller/dout_reg_new_8_9 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/dout_reg_new_7_4 ),
	.F(\copy_controller/dout_reg_new_8_7 )
);
defparam \copy_controller/dout_reg_new_8_s3 .INIT=8'h02;
LUT4 \copy_controller/localstate_new_0_s1  (
	.I0(\copy_controller/wait_complete ),
	.I1(\copy_controller/localstate [0]),
	.I2(\copy_controller/localstate [1]),
	.I3(\copy_controller/localstate_new_1_5 ),
	.F(\copy_controller/localstate_new [0])
);
defparam \copy_controller/localstate_new_0_s1 .INIT=16'h0001;
LUT4 \copy_controller/dout_reg_new_8_s4  (
	.I0(state_Z[2]),
	.I1(state_Z[0]),
	.I2(state_Z[1]),
	.I3(\copy_controller/n709_6 ),
	.F(\copy_controller/dout_reg_new_8_9 )
);
defparam \copy_controller/dout_reg_new_8_s4 .INIT=16'h00EB;
LUT3 \copy_controller/state_new_2_s13  (
	.I0(\copy_controller/wait_complete ),
	.I1(batch_counter_Z[0]),
	.I2(batch_counter_Z[1]),
	.F(\copy_controller/state_new_2_21 )
);
defparam \copy_controller/state_new_2_s13 .INIT=8'h80;
LUT3 \copy_controller/addr_12_s6  (
	.I0(batch_counter_Z[0]),
	.I1(batch_counter_Z[1]),
	.I2(\copy_controller/addr_12_8 ),
	.F(\copy_controller/addr_12_10 )
);
defparam \copy_controller/addr_12_s6 .INIT=8'h8F;
LUT3 \copy_controller/addr_sm_right_2_s8  (
	.I0(\copy_controller/n709_6 ),
	.I1(\copy_controller/localstate [0]),
	.I2(\copy_controller/localstate [1]),
	.F(\copy_controller/addr_sm_right_2_14 )
);
defparam \copy_controller/addr_sm_right_2_s8 .INIT=8'h20;
LUT4 \copy_controller/n134_s5  (
	.I0(rect_counter_Z[3]),
	.I1(\copy_controller/localstate [0]),
	.I2(\copy_controller/localstate [1]),
	.I3(\copy_controller/rect_counter_new_3_15 ),
	.F(\copy_controller/n134_10 )
);
defparam \copy_controller/n134_s5 .INIT=16'h2000;
LUT4 \copy_controller/dout_reg_new_0_s1  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/n709_6 ),
	.I3(\copy_controller/buffer_reg [0]),
	.F(\copy_controller/dout_reg_new [0])
);
defparam \copy_controller/dout_reg_new_0_s1 .INIT=16'hF200;
LUT4 \copy_controller/dout_reg_new_1_s1  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/n709_6 ),
	.I3(\copy_controller/buffer_reg [1]),
	.F(\copy_controller/dout_reg_new [1])
);
defparam \copy_controller/dout_reg_new_1_s1 .INIT=16'hF200;
LUT4 \copy_controller/dout_reg_new_2_s1  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/n709_6 ),
	.I3(\copy_controller/buffer_reg [2]),
	.F(\copy_controller/dout_reg_new [2])
);
defparam \copy_controller/dout_reg_new_2_s1 .INIT=16'hF200;
LUT4 \copy_controller/dout_reg_new_3_s1  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/n709_6 ),
	.I3(\copy_controller/buffer_reg [3]),
	.F(\copy_controller/dout_reg_new [3])
);
defparam \copy_controller/dout_reg_new_3_s1 .INIT=16'hF200;
LUT4 \copy_controller/dout_reg_new_4_s1  (
	.I0(\copy_controller/dout_reg_new_7_4 ),
	.I1(\copy_controller/buffer_reg [15]),
	.I2(\copy_controller/n709_6 ),
	.I3(\copy_controller/buffer_reg [4]),
	.F(\copy_controller/dout_reg_new [4])
);
defparam \copy_controller/dout_reg_new_4_s1 .INIT=16'hF200;
LUT4 \copy_controller/n709_s4  (
	.I0(copy_Z),
	.I1(state_Z[1]),
	.I2(state_Z[0]),
	.I3(state_Z[2]),
	.F(\copy_controller/n709_8 )
);
defparam \copy_controller/n709_s4 .INIT=16'hDFFF;
LUT4 \copy_controller/n135_s4  (
	.I0(\copy_controller/dout_reg_new_9_5 ),
	.I1(\copy_controller/wait_complete_36 ),
	.I2(\copy_controller/wait_counter_new [9]),
	.I3(\copy_controller/n134_10 ),
	.F(\copy_controller/n135_9 )
);
defparam \copy_controller/n135_s4 .INIT=16'hFF71;
LUT4 \copy_controller/n134_s6  (
	.I0(\copy_controller/dout_reg_new_9_5 ),
	.I1(\copy_controller/wait_complete_36 ),
	.I2(\copy_controller/wait_counter_new [9]),
	.I3(\copy_controller/n134_10 ),
	.F(\copy_controller/n134_12 )
);
defparam \copy_controller/n134_s6 .INIT=16'h8E00;
LUT4 \copy_controller/n194_s2  (
	.I0(\copy_controller/addr_new [12]),
	.I1(\copy_controller/n134_10 ),
	.I2(batch_completed_Z),
	.I3(\copy_controller/wait_complete ),
	.F(\copy_controller/n194_8 )
);
defparam \copy_controller/n194_s2 .INIT=16'hAAFE;
LUT4 \copy_controller/n195_s2  (
	.I0(\copy_controller/addr_new [11]),
	.I1(\copy_controller/n134_10 ),
	.I2(batch_completed_Z),
	.I3(\copy_controller/wait_complete ),
	.F(\copy_controller/n195_8 )
);
defparam \copy_controller/n195_s2 .INIT=16'hAAFE;
LUT4 \copy_controller/n196_s2  (
	.I0(\copy_controller/addr_new [10]),
	.I1(\copy_controller/n134_10 ),
	.I2(batch_completed_Z),
	.I3(\copy_controller/wait_complete ),
	.F(\copy_controller/n196_8 )
);
defparam \copy_controller/n196_s2 .INIT=16'hAAFE;
LUT4 \copy_controller/n197_s2  (
	.I0(\copy_controller/addr_new [9]),
	.I1(\copy_controller/n134_10 ),
	.I2(batch_completed_Z),
	.I3(\copy_controller/wait_complete ),
	.F(\copy_controller/n197_8 )
);
defparam \copy_controller/n197_s2 .INIT=16'hAAFE;
LUT4 \copy_controller/n199_s2  (
	.I0(\copy_controller/addr_new [7]),
	.I1(\copy_controller/n134_10 ),
	.I2(batch_completed_Z),
	.I3(\copy_controller/wait_complete ),
	.F(\copy_controller/n199_8 )
);
defparam \copy_controller/n199_s2 .INIT=16'hAAFE;
LUT4 \copy_controller/n198_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [8]),
	.F(\copy_controller/n198_9 )
);
defparam \copy_controller/n198_s3 .INIT=16'hF100;
LUT4 \copy_controller/n200_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [6]),
	.F(\copy_controller/n200_9 )
);
defparam \copy_controller/n200_s3 .INIT=16'hF100;
LUT4 \copy_controller/n201_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [5]),
	.F(\copy_controller/n201_9 )
);
defparam \copy_controller/n201_s3 .INIT=16'hF100;
LUT4 \copy_controller/n202_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [4]),
	.F(\copy_controller/n202_9 )
);
defparam \copy_controller/n202_s3 .INIT=16'hF100;
LUT4 \copy_controller/n203_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [3]),
	.F(\copy_controller/n203_9 )
);
defparam \copy_controller/n203_s3 .INIT=16'hF100;
LUT4 \copy_controller/n204_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [2]),
	.F(\copy_controller/n204_9 )
);
defparam \copy_controller/n204_s3 .INIT=16'hF100;
LUT4 \copy_controller/n205_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [1]),
	.F(\copy_controller/n205_9 )
);
defparam \copy_controller/n205_s3 .INIT=16'hF100;
LUT4 \copy_controller/n206_s3  (
	.I0(\copy_controller/n134_10 ),
	.I1(batch_completed_Z),
	.I2(\copy_controller/wait_complete ),
	.I3(\copy_controller/addr_new [0]),
	.F(\copy_controller/n206_9 )
);
defparam \copy_controller/n206_s3 .INIT=16'hF100;
LUT4 \copy_controller/n139_s3  (
	.I0(\copy_controller/dout_reg_new_9_5 ),
	.I1(\copy_controller/wait_complete_36 ),
	.I2(\copy_controller/wait_counter_new [9]),
	.I3(batch_counter_Z[0]),
	.F(\copy_controller/n139_11 )
);
defparam \copy_controller/n139_s3 .INIT=16'h8E71;
LUT3 \copy_controller/wait_complete_s30  (
	.I0(\copy_controller/dout_reg_new_9_5 ),
	.I1(\copy_controller/wait_complete_36 ),
	.I2(\copy_controller/wait_counter_new [9]),
	.F(\copy_controller/wait_complete )
);
defparam \copy_controller/wait_complete_s30 .INIT=8'h71;
LUT4 \copy_controller/rect_counter_new_0_s10  (
	.I0(\copy_controller/localstate [0]),
	.I1(\copy_controller/localstate [1]),
	.I2(batch_completed_Z),
	.I3(rect_counter_Z[0]),
	.F(\copy_controller/rect_counter_new_0_16 )
);
defparam \copy_controller/rect_counter_new_0_s10 .INIT=16'h0B04;
LUT3 \copy_controller/rect_counter_new_3_s12  (
	.I0(\copy_controller/localstate [0]),
	.I1(\copy_controller/localstate [1]),
	.I2(batch_completed_Z),
	.F(\copy_controller/rect_counter_new_3_19 )
);
defparam \copy_controller/rect_counter_new_3_s12 .INIT=8'hF4;
DFFRE \copy_controller/cursor_coord_14_s0  (
	.D(data_memory_read_data_bus[14]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [14])
);
defparam \copy_controller/cursor_coord_14_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_13_s0  (
	.D(data_memory_read_data_bus[13]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [13])
);
defparam \copy_controller/cursor_coord_13_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_12_s0  (
	.D(data_memory_read_data_bus[12]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [12])
);
defparam \copy_controller/cursor_coord_12_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_11_s0  (
	.D(data_memory_read_data_bus[11]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [11])
);
defparam \copy_controller/cursor_coord_11_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_10_s0  (
	.D(data_memory_read_data_bus[10]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [10])
);
defparam \copy_controller/cursor_coord_10_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_9_s0  (
	.D(data_memory_read_data_bus[9]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [9])
);
defparam \copy_controller/cursor_coord_9_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_8_s0  (
	.D(data_memory_read_data_bus[8]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [8])
);
defparam \copy_controller/cursor_coord_8_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_7_s0  (
	.D(data_memory_read_data_bus[7]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [7])
);
defparam \copy_controller/cursor_coord_7_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_6_s0  (
	.D(data_memory_read_data_bus[6]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [6])
);
defparam \copy_controller/cursor_coord_6_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_5_s0  (
	.D(data_memory_read_data_bus[5]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [5])
);
defparam \copy_controller/cursor_coord_5_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_4_s0  (
	.D(data_memory_read_data_bus[4]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [4])
);
defparam \copy_controller/cursor_coord_4_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_3_s0  (
	.D(data_memory_read_data_bus[3]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [3])
);
defparam \copy_controller/cursor_coord_3_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_2_s0  (
	.D(data_memory_read_data_bus[2]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [2])
);
defparam \copy_controller/cursor_coord_2_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_1_s0  (
	.D(data_memory_read_data_bus[1]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [1])
);
defparam \copy_controller/cursor_coord_1_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_0_s0  (
	.D(data_memory_read_data_bus[0]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [0])
);
defparam \copy_controller/cursor_coord_0_s0 .INIT=1'b0;
DFFRE \copy_controller/reading_abs_s0  (
	.D(data_memory_read_data_bus[0]),
	.CLK(system_clk),
	.CE(\copy_controller/n315_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/reading_abs )
);
defparam \copy_controller/reading_abs_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_15_s0  (
	.D(\copy_controller/buffer_reg [15]),
	.CLK(system_clk),
	.RESET(\copy_controller/n709_8 ),
	.Q(gpu_data[15])
);
defparam \copy_controller/dout_reg_15_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_14_s0  (
	.D(\copy_controller/buffer_reg [14]),
	.CLK(system_clk),
	.RESET(\copy_controller/n709_8 ),
	.Q(gpu_data[14])
);
defparam \copy_controller/dout_reg_14_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_13_s0  (
	.D(\copy_controller/buffer_reg [13]),
	.CLK(system_clk),
	.RESET(\copy_controller/n709_8 ),
	.Q(gpu_data[13])
);
defparam \copy_controller/dout_reg_13_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_12_s0  (
	.D(\copy_controller/buffer_reg [12]),
	.CLK(system_clk),
	.RESET(\copy_controller/n709_8 ),
	.Q(gpu_data[12])
);
defparam \copy_controller/dout_reg_12_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_11_s0  (
	.D(\copy_controller/buffer_reg [11]),
	.CLK(system_clk),
	.RESET(\copy_controller/n709_8 ),
	.Q(gpu_data[11])
);
defparam \copy_controller/dout_reg_11_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_10_s0  (
	.D(\copy_controller/buffer_reg [10]),
	.CLK(system_clk),
	.RESET(\copy_controller/n709_8 ),
	.Q(gpu_data[10])
);
defparam \copy_controller/dout_reg_10_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_9_s0  (
	.D(\copy_controller/dout_reg_new [9]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[9])
);
defparam \copy_controller/dout_reg_9_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_8_s0  (
	.D(\copy_controller/dout_reg_new [8]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[8])
);
defparam \copy_controller/dout_reg_8_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_7_s0  (
	.D(\copy_controller/dout_reg_new [7]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[7])
);
defparam \copy_controller/dout_reg_7_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_6_s0  (
	.D(\copy_controller/dout_reg_new [6]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[6])
);
defparam \copy_controller/dout_reg_6_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_5_s0  (
	.D(\copy_controller/dout_reg_new [5]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[5])
);
defparam \copy_controller/dout_reg_5_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_4_s0  (
	.D(\copy_controller/dout_reg_new [4]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[4])
);
defparam \copy_controller/dout_reg_4_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_3_s0  (
	.D(\copy_controller/dout_reg_new [3]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[3])
);
defparam \copy_controller/dout_reg_3_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_2_s0  (
	.D(\copy_controller/dout_reg_new [2]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[2])
);
defparam \copy_controller/dout_reg_2_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_1_s0  (
	.D(\copy_controller/dout_reg_new [1]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[1])
);
defparam \copy_controller/dout_reg_1_s0 .INIT=1'b0;
DFFR \copy_controller/dout_reg_0_s0  (
	.D(\copy_controller/dout_reg_new [0]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(gpu_data[0])
);
defparam \copy_controller/dout_reg_0_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_9_s0  (
	.D(\copy_controller/wait_counter_new [9]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[9])
);
defparam \copy_controller/wait_counter_9_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_8_s0  (
	.D(\copy_controller/wait_counter_new [8]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[8])
);
defparam \copy_controller/wait_counter_8_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_7_s0  (
	.D(\copy_controller/wait_counter_new [7]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[7])
);
defparam \copy_controller/wait_counter_7_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_6_s0  (
	.D(\copy_controller/wait_counter_new [6]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[6])
);
defparam \copy_controller/wait_counter_6_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_5_s0  (
	.D(\copy_controller/wait_counter_new [5]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[5])
);
defparam \copy_controller/wait_counter_5_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_4_s0  (
	.D(\copy_controller/wait_counter_new [4]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[4])
);
defparam \copy_controller/wait_counter_4_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_3_s0  (
	.D(\copy_controller/wait_counter_new [3]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[3])
);
defparam \copy_controller/wait_counter_3_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_2_s0  (
	.D(\copy_controller/wait_counter_new [2]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[2])
);
defparam \copy_controller/wait_counter_2_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_1_s0  (
	.D(\copy_controller/wait_counter_new [1]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[1])
);
defparam \copy_controller/wait_counter_1_s0 .INIT=1'b0;
DFFR \copy_controller/wait_counter_0_s0  (
	.D(\copy_controller/wait_counter_new [0]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(wait_counter_Z[0])
);
defparam \copy_controller/wait_counter_0_s0 .INIT=1'b0;
DFFRE \copy_controller/batch_counter_1_s0  (
	.D(\copy_controller/n138_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/wait_complete ),
	.RESET(\copy_controller/n452_5 ),
	.Q(batch_counter_Z[1])
);
defparam \copy_controller/batch_counter_1_s0 .INIT=1'b0;
DFFR \copy_controller/localstate_1_s0  (
	.D(\copy_controller/localstate_new [1]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/localstate [1])
);
defparam \copy_controller/localstate_1_s0 .INIT=1'b0;
DFFR \copy_controller/localstate_0_s0  (
	.D(\copy_controller/localstate_new [0]),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/localstate [0])
);
defparam \copy_controller/localstate_0_s0 .INIT=1'b0;
DFFRE \copy_controller/cursor_coord_15_s0  (
	.D(data_memory_read_data_bus[15]),
	.CLK(system_clk),
	.CE(\copy_controller/n321_3 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/cursor_coord [15])
);
defparam \copy_controller/cursor_coord_15_s0 .INIT=1'b0;
DFFSE \copy_controller/addr_12_s1  (
	.D(\copy_controller/n194_8 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.SET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[12])
);
defparam \copy_controller/addr_12_s1 .INIT=1'b1;
DFFSE \copy_controller/addr_11_s1  (
	.D(\copy_controller/n195_8 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.SET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[11])
);
defparam \copy_controller/addr_11_s1 .INIT=1'b1;
DFFSE \copy_controller/addr_10_s1  (
	.D(\copy_controller/n196_8 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.SET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[10])
);
defparam \copy_controller/addr_10_s1 .INIT=1'b1;
DFFSE \copy_controller/addr_9_s1  (
	.D(\copy_controller/n197_8 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.SET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[9])
);
defparam \copy_controller/addr_9_s1 .INIT=1'b1;
DFFRE \copy_controller/addr_8_s1  (
	.D(\copy_controller/n198_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[8])
);
defparam \copy_controller/addr_8_s1 .INIT=1'b0;
DFFSE \copy_controller/addr_7_s1  (
	.D(\copy_controller/n199_8 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.SET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[7])
);
defparam \copy_controller/addr_7_s1 .INIT=1'b1;
DFFRE \copy_controller/addr_6_s1  (
	.D(\copy_controller/n200_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[6])
);
defparam \copy_controller/addr_6_s1 .INIT=1'b0;
DFFRE \copy_controller/addr_5_s1  (
	.D(\copy_controller/n201_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[5])
);
defparam \copy_controller/addr_5_s1 .INIT=1'b0;
DFFRE \copy_controller/addr_4_s1  (
	.D(\copy_controller/n202_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[4])
);
defparam \copy_controller/addr_4_s1 .INIT=1'b0;
DFFRE \copy_controller/addr_3_s1  (
	.D(\copy_controller/n203_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[3])
);
defparam \copy_controller/addr_3_s1 .INIT=1'b0;
DFFRE \copy_controller/addr_2_s1  (
	.D(\copy_controller/n204_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[2])
);
defparam \copy_controller/addr_2_s1 .INIT=1'b0;
DFFRE \copy_controller/addr_1_s1  (
	.D(\copy_controller/n205_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[1])
);
defparam \copy_controller/addr_1_s1 .INIT=1'b0;
DFFRE \copy_controller/addr_0_s1  (
	.D(\copy_controller/n206_9 ),
	.CLK(system_clk),
	.CE(\copy_controller/addr_12_10 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rc_controller_mem_din_addr[0])
);
defparam \copy_controller/addr_0_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_15_s1  (
	.D(\copy_controller/buffer_reg_new_15_13 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [15])
);
defparam \copy_controller/buffer_reg_15_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_14_s1  (
	.D(\copy_controller/buffer_reg_new_14_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [14])
);
defparam \copy_controller/buffer_reg_14_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_13_s1  (
	.D(\copy_controller/buffer_reg_new_13_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [13])
);
defparam \copy_controller/buffer_reg_13_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_12_s1  (
	.D(\copy_controller/buffer_reg_new_12_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [12])
);
defparam \copy_controller/buffer_reg_12_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_11_s1  (
	.D(\copy_controller/buffer_reg_new_11_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [11])
);
defparam \copy_controller/buffer_reg_11_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_10_s1  (
	.D(\copy_controller/buffer_reg_new_10_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [10])
);
defparam \copy_controller/buffer_reg_10_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_9_s1  (
	.D(\copy_controller/buffer_reg_new_9_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [9])
);
defparam \copy_controller/buffer_reg_9_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_8_s1  (
	.D(\copy_controller/buffer_reg_new_8_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [8])
);
defparam \copy_controller/buffer_reg_8_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_7_s1  (
	.D(\copy_controller/buffer_reg_new_7_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [7])
);
defparam \copy_controller/buffer_reg_7_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_6_s1  (
	.D(\copy_controller/buffer_reg_new_6_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [6])
);
defparam \copy_controller/buffer_reg_6_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_5_s1  (
	.D(\copy_controller/buffer_reg_new_5_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [5])
);
defparam \copy_controller/buffer_reg_5_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_4_s1  (
	.D(\copy_controller/buffer_reg_new_4_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [4])
);
defparam \copy_controller/buffer_reg_4_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_3_s1  (
	.D(\copy_controller/buffer_reg_new_3_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [3])
);
defparam \copy_controller/buffer_reg_3_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_2_s1  (
	.D(\copy_controller/buffer_reg_new_2_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [2])
);
defparam \copy_controller/buffer_reg_2_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_1_s1  (
	.D(\copy_controller/buffer_reg_new_1_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [1])
);
defparam \copy_controller/buffer_reg_1_s1 .INIT=1'b0;
DFFRE \copy_controller/buffer_reg_0_s1  (
	.D(\copy_controller/buffer_reg_new_0_11 ),
	.CLK(system_clk),
	.CE(\copy_controller/buffer_reg_new_15_11 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(\copy_controller/buffer_reg [0])
);
defparam \copy_controller/buffer_reg_0_s1 .INIT=1'b0;
DFFRE \copy_controller/state_2_s1  (
	.D(\copy_controller/state_new_2_18 ),
	.CLK(system_clk),
	.CE(\copy_controller/state_new_0_19 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(state_Z[2])
);
defparam \copy_controller/state_2_s1 .INIT=1'b0;
DFFRE \copy_controller/state_1_s1  (
	.D(\copy_controller/state_new_1_16 ),
	.CLK(system_clk),
	.CE(\copy_controller/state_new_0_19 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(state_Z[1])
);
defparam \copy_controller/state_1_s1 .INIT=1'b0;
DFFRE \copy_controller/state_0_s1  (
	.D(\copy_controller/state_new_0_21 ),
	.CLK(system_clk),
	.CE(\copy_controller/state_new_0_19 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(state_Z[0])
);
defparam \copy_controller/state_0_s1 .INIT=1'b0;
DFFRE \copy_controller/rect_counter_3_s1  (
	.D(\copy_controller/rect_counter_new_3_13 ),
	.CLK(system_clk),
	.CE(\copy_controller/rect_counter_new_3_19 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rect_counter_Z[3])
);
defparam \copy_controller/rect_counter_3_s1 .INIT=1'b0;
DFFRE \copy_controller/rect_counter_2_s1  (
	.D(\copy_controller/rect_counter_new_2_10 ),
	.CLK(system_clk),
	.CE(\copy_controller/rect_counter_new_3_19 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rect_counter_Z[2])
);
defparam \copy_controller/rect_counter_2_s1 .INIT=1'b0;
DFFRE \copy_controller/rect_counter_1_s1  (
	.D(\copy_controller/rect_counter_new_1_10 ),
	.CLK(system_clk),
	.CE(\copy_controller/rect_counter_new_3_19 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(rect_counter_Z[1])
);
defparam \copy_controller/rect_counter_1_s1 .INIT=1'b0;
DFFRE \copy_controller/batch_completed_s1  (
	.D(\copy_controller/n134_12 ),
	.CLK(system_clk),
	.CE(\copy_controller/n135_9 ),
	.RESET(\copy_controller/n452_5 ),
	.Q(batch_completed_Z)
);
defparam \copy_controller/batch_completed_s1 .INIT=1'b0;
DFFR \copy_controller/batch_counter_0_s1  (
	.D(\copy_controller/n139_11 ),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(batch_counter_Z[0])
);
defparam \copy_controller/batch_counter_0_s1 .INIT=1'b0;
DFFR \copy_controller/rect_counter_0_s2  (
	.D(\copy_controller/rect_counter_new_0_16 ),
	.CLK(system_clk),
	.RESET(\copy_controller/n452_5 ),
	.Q(rect_counter_Z[0])
);
defparam \copy_controller/rect_counter_0_s2 .INIT=1'b0;
ALU \copy_controller/addr_new_0_s  (
	.I0(rc_controller_mem_din_addr[0]),
	.I1(\copy_controller/addr_sm_right [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\copy_controller/addr_new_0_2 ),
	.SUM(\copy_controller/addr_new [0])
);
defparam \copy_controller/addr_new_0_s .ALU_MODE=0;
ALU \copy_controller/addr_new_1_s  (
	.I0(rc_controller_mem_din_addr[1]),
	.I1(\copy_controller/addr_sm_right [1]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_0_2 ),
	.COUT(\copy_controller/addr_new_1_2 ),
	.SUM(\copy_controller/addr_new [1])
);
defparam \copy_controller/addr_new_1_s .ALU_MODE=0;
ALU \copy_controller/addr_new_2_s  (
	.I0(rc_controller_mem_din_addr[2]),
	.I1(\copy_controller/addr_sm_right [2]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_1_2 ),
	.COUT(\copy_controller/addr_new_2_2 ),
	.SUM(\copy_controller/addr_new [2])
);
defparam \copy_controller/addr_new_2_s .ALU_MODE=0;
ALU \copy_controller/addr_new_3_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[3]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_2_2 ),
	.COUT(\copy_controller/addr_new_3_2 ),
	.SUM(\copy_controller/addr_new [3])
);
defparam \copy_controller/addr_new_3_s .ALU_MODE=0;
ALU \copy_controller/addr_new_4_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[4]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_3_2 ),
	.COUT(\copy_controller/addr_new_4_2 ),
	.SUM(\copy_controller/addr_new [4])
);
defparam \copy_controller/addr_new_4_s .ALU_MODE=0;
ALU \copy_controller/addr_new_5_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[5]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_4_2 ),
	.COUT(\copy_controller/addr_new_5_2 ),
	.SUM(\copy_controller/addr_new [5])
);
defparam \copy_controller/addr_new_5_s .ALU_MODE=0;
ALU \copy_controller/addr_new_6_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[6]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_5_2 ),
	.COUT(\copy_controller/addr_new_6_2 ),
	.SUM(\copy_controller/addr_new [6])
);
defparam \copy_controller/addr_new_6_s .ALU_MODE=0;
ALU \copy_controller/addr_new_7_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[7]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_6_2 ),
	.COUT(\copy_controller/addr_new_7_2 ),
	.SUM(\copy_controller/addr_new [7])
);
defparam \copy_controller/addr_new_7_s .ALU_MODE=0;
ALU \copy_controller/addr_new_8_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[8]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_7_2 ),
	.COUT(\copy_controller/addr_new_8_2 ),
	.SUM(\copy_controller/addr_new [8])
);
defparam \copy_controller/addr_new_8_s .ALU_MODE=0;
ALU \copy_controller/addr_new_9_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[9]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_8_2 ),
	.COUT(\copy_controller/addr_new_9_2 ),
	.SUM(\copy_controller/addr_new [9])
);
defparam \copy_controller/addr_new_9_s .ALU_MODE=0;
ALU \copy_controller/addr_new_10_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[10]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_9_2 ),
	.COUT(\copy_controller/addr_new_10_2 ),
	.SUM(\copy_controller/addr_new [10])
);
defparam \copy_controller/addr_new_10_s .ALU_MODE=0;
ALU \copy_controller/addr_new_11_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[11]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_10_2 ),
	.COUT(\copy_controller/addr_new_11_2 ),
	.SUM(\copy_controller/addr_new [11])
);
defparam \copy_controller/addr_new_11_s .ALU_MODE=0;
ALU \copy_controller/addr_new_12_s  (
	.I0(GND),
	.I1(rc_controller_mem_din_addr[12]),
	.I3(GND),
	.CIN(\copy_controller/addr_new_11_2 ),
	.COUT(\copy_controller/addr_new_12_0_COUT ),
	.SUM(\copy_controller/addr_new [12])
);
defparam \copy_controller/addr_new_12_s .ALU_MODE=0;
ALU \copy_controller/n358_s  (
	.I0(data_memory_read_data_bus[0]),
	.I1(\copy_controller/cursor_coord [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\copy_controller/n358_2 ),
	.SUM(\copy_controller/n358_1 )
);
defparam \copy_controller/n358_s .ALU_MODE=0;
ALU \copy_controller/n357_s  (
	.I0(data_memory_read_data_bus[1]),
	.I1(\copy_controller/cursor_coord [1]),
	.I3(GND),
	.CIN(\copy_controller/n358_2 ),
	.COUT(\copy_controller/n357_2 ),
	.SUM(\copy_controller/n357_1 )
);
defparam \copy_controller/n357_s .ALU_MODE=0;
ALU \copy_controller/n356_s  (
	.I0(data_memory_read_data_bus[2]),
	.I1(\copy_controller/cursor_coord [2]),
	.I3(GND),
	.CIN(\copy_controller/n357_2 ),
	.COUT(\copy_controller/n356_2 ),
	.SUM(\copy_controller/n356_1 )
);
defparam \copy_controller/n356_s .ALU_MODE=0;
ALU \copy_controller/n355_s  (
	.I0(data_memory_read_data_bus[3]),
	.I1(\copy_controller/cursor_coord [3]),
	.I3(GND),
	.CIN(\copy_controller/n356_2 ),
	.COUT(\copy_controller/n355_2 ),
	.SUM(\copy_controller/n355_1 )
);
defparam \copy_controller/n355_s .ALU_MODE=0;
ALU \copy_controller/n354_s  (
	.I0(data_memory_read_data_bus[4]),
	.I1(\copy_controller/cursor_coord [4]),
	.I3(GND),
	.CIN(\copy_controller/n355_2 ),
	.COUT(\copy_controller/n354_2 ),
	.SUM(\copy_controller/n354_1 )
);
defparam \copy_controller/n354_s .ALU_MODE=0;
ALU \copy_controller/n353_s  (
	.I0(data_memory_read_data_bus[5]),
	.I1(\copy_controller/cursor_coord [5]),
	.I3(GND),
	.CIN(\copy_controller/n354_2 ),
	.COUT(\copy_controller/n353_2 ),
	.SUM(\copy_controller/n353_1 )
);
defparam \copy_controller/n353_s .ALU_MODE=0;
ALU \copy_controller/n352_s  (
	.I0(data_memory_read_data_bus[6]),
	.I1(\copy_controller/cursor_coord [6]),
	.I3(GND),
	.CIN(\copy_controller/n353_2 ),
	.COUT(\copy_controller/n352_2 ),
	.SUM(\copy_controller/n352_1 )
);
defparam \copy_controller/n352_s .ALU_MODE=0;
ALU \copy_controller/n351_s  (
	.I0(data_memory_read_data_bus[7]),
	.I1(\copy_controller/cursor_coord [7]),
	.I3(GND),
	.CIN(\copy_controller/n352_2 ),
	.COUT(\copy_controller/n351_2 ),
	.SUM(\copy_controller/n351_1 )
);
defparam \copy_controller/n351_s .ALU_MODE=0;
ALU \copy_controller/n350_s  (
	.I0(data_memory_read_data_bus[8]),
	.I1(\copy_controller/cursor_coord [8]),
	.I3(GND),
	.CIN(\copy_controller/n351_2 ),
	.COUT(\copy_controller/n350_2 ),
	.SUM(\copy_controller/n350_1 )
);
defparam \copy_controller/n350_s .ALU_MODE=0;
ALU \copy_controller/n349_s  (
	.I0(data_memory_read_data_bus[9]),
	.I1(\copy_controller/cursor_coord [9]),
	.I3(GND),
	.CIN(\copy_controller/n350_2 ),
	.COUT(\copy_controller/n349_2 ),
	.SUM(\copy_controller/n349_1 )
);
defparam \copy_controller/n349_s .ALU_MODE=0;
ALU \copy_controller/n348_s  (
	.I0(data_memory_read_data_bus[10]),
	.I1(\copy_controller/cursor_coord [10]),
	.I3(GND),
	.CIN(\copy_controller/n349_2 ),
	.COUT(\copy_controller/n348_2 ),
	.SUM(\copy_controller/n348_1 )
);
defparam \copy_controller/n348_s .ALU_MODE=0;
ALU \copy_controller/n347_s  (
	.I0(data_memory_read_data_bus[11]),
	.I1(\copy_controller/cursor_coord [11]),
	.I3(GND),
	.CIN(\copy_controller/n348_2 ),
	.COUT(\copy_controller/n347_2 ),
	.SUM(\copy_controller/n347_1 )
);
defparam \copy_controller/n347_s .ALU_MODE=0;
ALU \copy_controller/n346_s  (
	.I0(data_memory_read_data_bus[12]),
	.I1(\copy_controller/cursor_coord [12]),
	.I3(GND),
	.CIN(\copy_controller/n347_2 ),
	.COUT(\copy_controller/n346_2 ),
	.SUM(\copy_controller/n346_1 )
);
defparam \copy_controller/n346_s .ALU_MODE=0;
ALU \copy_controller/n345_s  (
	.I0(data_memory_read_data_bus[13]),
	.I1(\copy_controller/cursor_coord [13]),
	.I3(GND),
	.CIN(\copy_controller/n346_2 ),
	.COUT(\copy_controller/n345_2 ),
	.SUM(\copy_controller/n345_1 )
);
defparam \copy_controller/n345_s .ALU_MODE=0;
ALU \copy_controller/n344_s  (
	.I0(data_memory_read_data_bus[14]),
	.I1(\copy_controller/cursor_coord [14]),
	.I3(GND),
	.CIN(\copy_controller/n345_2 ),
	.COUT(\copy_controller/n344_2 ),
	.SUM(\copy_controller/n344_1 )
);
defparam \copy_controller/n344_s .ALU_MODE=0;
ALU \copy_controller/n343_s  (
	.I0(data_memory_read_data_bus[15]),
	.I1(\copy_controller/cursor_coord [15]),
	.I3(GND),
	.CIN(\copy_controller/n344_2 ),
	.COUT(\copy_controller/n343_0_COUT ),
	.SUM(\copy_controller/n343_1 )
);
defparam \copy_controller/n343_s .ALU_MODE=0;
ALU \copy_controller/n375_s  (
	.I0(\copy_controller/buffer_reg [0]),
	.I1(data_memory_read_data_bus[0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\copy_controller/n375_2 ),
	.SUM(\copy_controller/n375_1 )
);
defparam \copy_controller/n375_s .ALU_MODE=0;
ALU \copy_controller/n374_s  (
	.I0(\copy_controller/buffer_reg [1]),
	.I1(data_memory_read_data_bus[1]),
	.I3(GND),
	.CIN(\copy_controller/n375_2 ),
	.COUT(\copy_controller/n374_2 ),
	.SUM(\copy_controller/n374_1 )
);
defparam \copy_controller/n374_s .ALU_MODE=0;
ALU \copy_controller/n373_s  (
	.I0(\copy_controller/buffer_reg [2]),
	.I1(data_memory_read_data_bus[2]),
	.I3(GND),
	.CIN(\copy_controller/n374_2 ),
	.COUT(\copy_controller/n373_2 ),
	.SUM(\copy_controller/n373_1 )
);
defparam \copy_controller/n373_s .ALU_MODE=0;
ALU \copy_controller/n372_s  (
	.I0(\copy_controller/buffer_reg [3]),
	.I1(data_memory_read_data_bus[3]),
	.I3(GND),
	.CIN(\copy_controller/n373_2 ),
	.COUT(\copy_controller/n372_2 ),
	.SUM(\copy_controller/n372_1 )
);
defparam \copy_controller/n372_s .ALU_MODE=0;
ALU \copy_controller/n371_s  (
	.I0(\copy_controller/buffer_reg [4]),
	.I1(data_memory_read_data_bus[4]),
	.I3(GND),
	.CIN(\copy_controller/n372_2 ),
	.COUT(\copy_controller/n371_2 ),
	.SUM(\copy_controller/n371_1 )
);
defparam \copy_controller/n371_s .ALU_MODE=0;
ALU \copy_controller/n370_s  (
	.I0(\copy_controller/buffer_reg [5]),
	.I1(data_memory_read_data_bus[5]),
	.I3(GND),
	.CIN(\copy_controller/n371_2 ),
	.COUT(\copy_controller/n370_2 ),
	.SUM(\copy_controller/n370_1 )
);
defparam \copy_controller/n370_s .ALU_MODE=0;
ALU \copy_controller/n369_s  (
	.I0(\copy_controller/buffer_reg [6]),
	.I1(data_memory_read_data_bus[6]),
	.I3(GND),
	.CIN(\copy_controller/n370_2 ),
	.COUT(\copy_controller/n369_2 ),
	.SUM(\copy_controller/n369_1 )
);
defparam \copy_controller/n369_s .ALU_MODE=0;
ALU \copy_controller/n368_s  (
	.I0(\copy_controller/buffer_reg [7]),
	.I1(data_memory_read_data_bus[7]),
	.I3(GND),
	.CIN(\copy_controller/n369_2 ),
	.COUT(\copy_controller/n368_2 ),
	.SUM(\copy_controller/n368_1 )
);
defparam \copy_controller/n368_s .ALU_MODE=0;
ALU \copy_controller/n367_s  (
	.I0(\copy_controller/buffer_reg [8]),
	.I1(data_memory_read_data_bus[8]),
	.I3(GND),
	.CIN(\copy_controller/n368_2 ),
	.COUT(\copy_controller/n367_2 ),
	.SUM(\copy_controller/n367_1 )
);
defparam \copy_controller/n367_s .ALU_MODE=0;
ALU \copy_controller/n366_s  (
	.I0(\copy_controller/buffer_reg [9]),
	.I1(data_memory_read_data_bus[9]),
	.I3(GND),
	.CIN(\copy_controller/n367_2 ),
	.COUT(\copy_controller/n366_2 ),
	.SUM(\copy_controller/n366_1 )
);
defparam \copy_controller/n366_s .ALU_MODE=0;
ALU \copy_controller/n365_s  (
	.I0(\copy_controller/buffer_reg [10]),
	.I1(data_memory_read_data_bus[10]),
	.I3(GND),
	.CIN(\copy_controller/n366_2 ),
	.COUT(\copy_controller/n365_2 ),
	.SUM(\copy_controller/n365_1 )
);
defparam \copy_controller/n365_s .ALU_MODE=0;
ALU \copy_controller/n364_s  (
	.I0(\copy_controller/buffer_reg [11]),
	.I1(data_memory_read_data_bus[11]),
	.I3(GND),
	.CIN(\copy_controller/n365_2 ),
	.COUT(\copy_controller/n364_2 ),
	.SUM(\copy_controller/n364_1 )
);
defparam \copy_controller/n364_s .ALU_MODE=0;
ALU \copy_controller/n363_s  (
	.I0(\copy_controller/buffer_reg [12]),
	.I1(data_memory_read_data_bus[12]),
	.I3(GND),
	.CIN(\copy_controller/n364_2 ),
	.COUT(\copy_controller/n363_2 ),
	.SUM(\copy_controller/n363_1 )
);
defparam \copy_controller/n363_s .ALU_MODE=0;
ALU \copy_controller/n362_s  (
	.I0(\copy_controller/buffer_reg [13]),
	.I1(data_memory_read_data_bus[13]),
	.I3(GND),
	.CIN(\copy_controller/n363_2 ),
	.COUT(\copy_controller/n362_2 ),
	.SUM(\copy_controller/n362_1 )
);
defparam \copy_controller/n362_s .ALU_MODE=0;
ALU \copy_controller/n361_s  (
	.I0(\copy_controller/buffer_reg [14]),
	.I1(data_memory_read_data_bus[14]),
	.I3(GND),
	.CIN(\copy_controller/n362_2 ),
	.COUT(\copy_controller/n361_2 ),
	.SUM(\copy_controller/n361_1 )
);
defparam \copy_controller/n361_s .ALU_MODE=0;
ALU \copy_controller/n360_s  (
	.I0(\copy_controller/buffer_reg [15]),
	.I1(data_memory_read_data_bus[15]),
	.I3(GND),
	.CIN(\copy_controller/n361_2 ),
	.COUT(\copy_controller/n360_0_COUT ),
	.SUM(\copy_controller/n360_1 )
);
defparam \copy_controller/n360_s .ALU_MODE=0;
INV \copy_controller/n452_s2  (
	.I(copy_Z),
	.O(\copy_controller/n452_5 )
);
SDPB \memory/SDPB/sdpb_inst_0  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[1:0]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO [31:2], data_memory_read_data_bus[1:0]})
);
defparam \memory/SDPB/sdpb_inst_0 .INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000041;
defparam \memory/SDPB/sdpb_inst_0 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_0 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_0 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_0 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_0 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_0 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_1  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[3:2]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_0 [31:2], data_memory_read_data_bus[3:2]})
);
defparam \memory/SDPB/sdpb_inst_1 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_1 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_1 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_1 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_1 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_1 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_2  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[5:4]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_1 [31:2], data_memory_read_data_bus[5:4]})
);
defparam \memory/SDPB/sdpb_inst_2 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_2 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_2 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_2 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_2 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_2 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_3  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[7:6]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_2 [31:2], data_memory_read_data_bus[7:6]})
);
defparam \memory/SDPB/sdpb_inst_3 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_3 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_3 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_3 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_3 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_3 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_4  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[9:8]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_3 [31:2], data_memory_read_data_bus[9:8]})
);
defparam \memory/SDPB/sdpb_inst_4 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_4 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_4 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_4 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_4 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_4 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_5  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[11:10]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_4 [31:2], data_memory_read_data_bus[11:10]})
);
defparam \memory/SDPB/sdpb_inst_5 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_5 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_5 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_5 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_5 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_5 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_6  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[13:12]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_5 [31:2], data_memory_read_data_bus[13:12]})
);
defparam \memory/SDPB/sdpb_inst_6 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_6 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_6 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_6 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_6 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_6 .BLK_SEL_1=3'b000;
SDPB \memory/SDPB/sdpb_inst_7  (
	.CLKA(system_clk),
	.CEA(data_memory_write_we_bus),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data_memory_write_data_bus[15:14]}),
	.ADA({data_memory_write_addr_bus[12:0], GND}),
	.ADB({data_memory_read_addr_bus[12:0], GND}),
	.DO({\memory/SDPB/DO_6 [31:2], data_memory_read_data_bus[15:14]})
);
defparam \memory/SDPB/sdpb_inst_7 .READ_MODE=1'b0;
defparam \memory/SDPB/sdpb_inst_7 .BIT_WIDTH_0=2;
defparam \memory/SDPB/sdpb_inst_7 .BIT_WIDTH_1=2;
defparam \memory/SDPB/sdpb_inst_7 .RESET_MODE="SYNC";
defparam \memory/SDPB/sdpb_inst_7 .BLK_SEL_0=3'b000;
defparam \memory/SDPB/sdpb_inst_7 .BLK_SEL_1=3'b000;
pROM \program_memory/pROM/prom_inst_0  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO [31:2], program_memory_data_bus[1:0]})
);
defparam \program_memory/pROM/prom_inst_0 .INIT_RAM_00=256'h000D3C34C1203C2103C154792208428C10008C0120004210002070A0050320D0;
defparam \program_memory/pROM/prom_inst_0 .INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000100003;
defparam \program_memory/pROM/prom_inst_0 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_0 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_0 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_1  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_0 [31:2], program_memory_data_bus[3:2]})
);
defparam \program_memory/pROM/prom_inst_1 .INIT_RAM_00=256'h00020C08C0000C0000C0C0000108428C01000000000400000100080280000240;
defparam \program_memory/pROM/prom_inst_1 .INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000020000200001;
defparam \program_memory/pROM/prom_inst_1 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_1 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_1 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_2  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_1 [31:2], program_memory_data_bus[5:4]})
);
defparam \program_memory/pROM/prom_inst_2 .INIT_RAM_00=256'h00030C0CC0000C0000C00010000003000000000000C000000000100100000003;
defparam \program_memory/pROM/prom_inst_2 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_2 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_2 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_3  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_2 [31:2], program_memory_data_bus[7:6]})
);
defparam \program_memory/pROM/prom_inst_3 .INIT_RAM_00=256'h00010C04C0000C0000C00000000401400000000000C000001000100100080001;
defparam \program_memory/pROM/prom_inst_3 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_3 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_3 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_4  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_3 [31:2], program_memory_data_bus[9:8]})
);
defparam \program_memory/pROM/prom_inst_4 .INIT_RAM_00=256'h00080C02800008000080288A2A2088280220088022888022122008A88AAA8022;
defparam \program_memory/pROM/prom_inst_4 .INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000080020000200002;
defparam \program_memory/pROM/prom_inst_4 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_4 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_4 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_5  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_4 [31:2], program_memory_data_bus[11:10]})
);
defparam \program_memory/pROM/prom_inst_5 .INIT_RAM_00=256'h82004A01E0420E0420E012048481201E048812204826204809880E14E15E0C1F;
defparam \program_memory/pROM/prom_inst_5 .INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000020468204782046;
defparam \program_memory/pROM/prom_inst_5 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_5 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_5 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_6  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_5 [31:2], program_memory_data_bus[13:12]})
);
defparam \program_memory/pROM/prom_inst_6 .INIT_RAM_00=256'h4924212A1221212212120100404010A120448112040112042044A906904C4493;
defparam \program_memory/pROM/prom_inst_6 .INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000052254922549225;
defparam \program_memory/pROM/prom_inst_6 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_6 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_6 .RESET_MODE="SYNC";
pROM \program_memory/pROM/prom_inst_7  (
	.CLK(system_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.AD({program_memory_addr_bus[12:0], GND}),
	.DO({\program_memory/pROM/DO_6 [31:2], program_memory_data_bus[15:14]})
);
defparam \program_memory/pROM/prom_inst_7 .INIT_RAM_00=256'h5D7671781771717717179164545917817455D157450157453055E156155D6797;
defparam \program_memory/pROM/prom_inst_7 .INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000057705D7705D770;
defparam \program_memory/pROM/prom_inst_7 .READ_MODE=1'b0;
defparam \program_memory/pROM/prom_inst_7 .BIT_WIDTH=2;
defparam \program_memory/pROM/prom_inst_7 .RESET_MODE="SYNC";
LUT4 \gpu/ys_we_s0  (
	.I0(\gpu/state_delay[2] [0]),
	.I1(\gpu/state_delay[2] [1]),
	.I2(\gpu/state_delay[2] [2]),
	.I3(\gpu/fsm_we ),
	.F(\gpu/ys_we )
);
defparam \gpu/ys_we_s0 .INIT=16'h1800;
LUT4 \gpu/colors_we_s0  (
	.I0(\gpu/state_delay[2] [0]),
	.I1(\gpu/state_delay[2] [1]),
	.I2(\gpu/state_delay[2] [2]),
	.I3(\gpu/fsm_we ),
	.F(\gpu/colors_we )
);
defparam \gpu/colors_we_s0 .INIT=16'hE100;
LUT2 \gpu/collisions_buffer_new_0_s0  (
	.I0(\gpu/xs_mem_dout [0]),
	.I1(\gpu/ys_mem_dout [0]),
	.F(\gpu/collisions_buffer_new [0])
);
defparam \gpu/collisions_buffer_new_0_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_1_s0  (
	.I0(\gpu/xs_mem_dout [1]),
	.I1(\gpu/ys_mem_dout [1]),
	.F(\gpu/collisions_buffer_new [1])
);
defparam \gpu/collisions_buffer_new_1_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_2_s0  (
	.I0(\gpu/xs_mem_dout [2]),
	.I1(\gpu/ys_mem_dout [2]),
	.F(\gpu/collisions_buffer_new [2])
);
defparam \gpu/collisions_buffer_new_2_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_3_s0  (
	.I0(\gpu/xs_mem_dout [3]),
	.I1(\gpu/ys_mem_dout [3]),
	.F(\gpu/collisions_buffer_new [3])
);
defparam \gpu/collisions_buffer_new_3_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_4_s0  (
	.I0(\gpu/xs_mem_dout [4]),
	.I1(\gpu/ys_mem_dout [4]),
	.F(\gpu/collisions_buffer_new [4])
);
defparam \gpu/collisions_buffer_new_4_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_5_s0  (
	.I0(\gpu/xs_mem_dout [5]),
	.I1(\gpu/ys_mem_dout [5]),
	.F(\gpu/collisions_buffer_new [5])
);
defparam \gpu/collisions_buffer_new_5_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_6_s0  (
	.I0(\gpu/xs_mem_dout [6]),
	.I1(\gpu/ys_mem_dout [6]),
	.F(\gpu/collisions_buffer_new [6])
);
defparam \gpu/collisions_buffer_new_6_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_7_s0  (
	.I0(\gpu/xs_mem_dout [7]),
	.I1(\gpu/ys_mem_dout [7]),
	.F(\gpu/collisions_buffer_new [7])
);
defparam \gpu/collisions_buffer_new_7_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_8_s0  (
	.I0(\gpu/xs_mem_dout [8]),
	.I1(\gpu/ys_mem_dout [8]),
	.F(\gpu/collisions_buffer_new [8])
);
defparam \gpu/collisions_buffer_new_8_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_9_s0  (
	.I0(\gpu/xs_mem_dout [9]),
	.I1(\gpu/ys_mem_dout [9]),
	.F(\gpu/collisions_buffer_new [9])
);
defparam \gpu/collisions_buffer_new_9_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_10_s0  (
	.I0(\gpu/xs_mem_dout [10]),
	.I1(\gpu/ys_mem_dout [10]),
	.F(\gpu/collisions_buffer_new [10])
);
defparam \gpu/collisions_buffer_new_10_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_11_s0  (
	.I0(\gpu/xs_mem_dout [11]),
	.I1(\gpu/ys_mem_dout [11]),
	.F(\gpu/collisions_buffer_new [11])
);
defparam \gpu/collisions_buffer_new_11_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_12_s0  (
	.I0(\gpu/xs_mem_dout [12]),
	.I1(\gpu/ys_mem_dout [12]),
	.F(\gpu/collisions_buffer_new [12])
);
defparam \gpu/collisions_buffer_new_12_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_13_s0  (
	.I0(\gpu/xs_mem_dout [13]),
	.I1(\gpu/ys_mem_dout [13]),
	.F(\gpu/collisions_buffer_new [13])
);
defparam \gpu/collisions_buffer_new_13_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_14_s0  (
	.I0(\gpu/xs_mem_dout [14]),
	.I1(\gpu/ys_mem_dout [14]),
	.F(\gpu/collisions_buffer_new [14])
);
defparam \gpu/collisions_buffer_new_14_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_15_s0  (
	.I0(\gpu/xs_mem_dout [15]),
	.I1(\gpu/ys_mem_dout [15]),
	.F(\gpu/collisions_buffer_new [15])
);
defparam \gpu/collisions_buffer_new_15_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_16_s0  (
	.I0(\gpu/xs_mem_dout [16]),
	.I1(\gpu/ys_mem_dout [16]),
	.F(\gpu/collisions_buffer_new [16])
);
defparam \gpu/collisions_buffer_new_16_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_17_s0  (
	.I0(\gpu/xs_mem_dout [17]),
	.I1(\gpu/ys_mem_dout [17]),
	.F(\gpu/collisions_buffer_new [17])
);
defparam \gpu/collisions_buffer_new_17_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_18_s0  (
	.I0(\gpu/xs_mem_dout [18]),
	.I1(\gpu/ys_mem_dout [18]),
	.F(\gpu/collisions_buffer_new [18])
);
defparam \gpu/collisions_buffer_new_18_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_19_s0  (
	.I0(\gpu/xs_mem_dout [19]),
	.I1(\gpu/ys_mem_dout [19]),
	.F(\gpu/collisions_buffer_new [19])
);
defparam \gpu/collisions_buffer_new_19_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_20_s0  (
	.I0(\gpu/xs_mem_dout [20]),
	.I1(\gpu/ys_mem_dout [20]),
	.F(\gpu/collisions_buffer_new [20])
);
defparam \gpu/collisions_buffer_new_20_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_21_s0  (
	.I0(\gpu/xs_mem_dout [21]),
	.I1(\gpu/ys_mem_dout [21]),
	.F(\gpu/collisions_buffer_new [21])
);
defparam \gpu/collisions_buffer_new_21_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_22_s0  (
	.I0(\gpu/xs_mem_dout [22]),
	.I1(\gpu/ys_mem_dout [22]),
	.F(\gpu/collisions_buffer_new [22])
);
defparam \gpu/collisions_buffer_new_22_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_23_s0  (
	.I0(\gpu/xs_mem_dout [23]),
	.I1(\gpu/ys_mem_dout [23]),
	.F(\gpu/collisions_buffer_new [23])
);
defparam \gpu/collisions_buffer_new_23_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_24_s0  (
	.I0(\gpu/xs_mem_dout [24]),
	.I1(\gpu/ys_mem_dout [24]),
	.F(\gpu/collisions_buffer_new [24])
);
defparam \gpu/collisions_buffer_new_24_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_25_s0  (
	.I0(\gpu/xs_mem_dout [25]),
	.I1(\gpu/ys_mem_dout [25]),
	.F(\gpu/collisions_buffer_new [25])
);
defparam \gpu/collisions_buffer_new_25_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_26_s0  (
	.I0(\gpu/xs_mem_dout [26]),
	.I1(\gpu/ys_mem_dout [26]),
	.F(\gpu/collisions_buffer_new [26])
);
defparam \gpu/collisions_buffer_new_26_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_27_s0  (
	.I0(\gpu/xs_mem_dout [27]),
	.I1(\gpu/ys_mem_dout [27]),
	.F(\gpu/collisions_buffer_new [27])
);
defparam \gpu/collisions_buffer_new_27_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_28_s0  (
	.I0(\gpu/xs_mem_dout [28]),
	.I1(\gpu/ys_mem_dout [28]),
	.F(\gpu/collisions_buffer_new [28])
);
defparam \gpu/collisions_buffer_new_28_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_29_s0  (
	.I0(\gpu/xs_mem_dout [29]),
	.I1(\gpu/ys_mem_dout [29]),
	.F(\gpu/collisions_buffer_new [29])
);
defparam \gpu/collisions_buffer_new_29_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_30_s0  (
	.I0(\gpu/xs_mem_dout [30]),
	.I1(\gpu/ys_mem_dout [30]),
	.F(\gpu/collisions_buffer_new [30])
);
defparam \gpu/collisions_buffer_new_30_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_31_s0  (
	.I0(\gpu/xs_mem_dout [31]),
	.I1(\gpu/ys_mem_dout [31]),
	.F(\gpu/collisions_buffer_new [31])
);
defparam \gpu/collisions_buffer_new_31_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_32_s0  (
	.I0(\gpu/xs_mem_dout [32]),
	.I1(\gpu/ys_mem_dout [32]),
	.F(\gpu/collisions_buffer_new [32])
);
defparam \gpu/collisions_buffer_new_32_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_33_s0  (
	.I0(\gpu/xs_mem_dout [33]),
	.I1(\gpu/ys_mem_dout [33]),
	.F(\gpu/collisions_buffer_new [33])
);
defparam \gpu/collisions_buffer_new_33_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_34_s0  (
	.I0(\gpu/xs_mem_dout [34]),
	.I1(\gpu/ys_mem_dout [34]),
	.F(\gpu/collisions_buffer_new [34])
);
defparam \gpu/collisions_buffer_new_34_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_35_s0  (
	.I0(\gpu/xs_mem_dout [35]),
	.I1(\gpu/ys_mem_dout [35]),
	.F(\gpu/collisions_buffer_new [35])
);
defparam \gpu/collisions_buffer_new_35_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_36_s0  (
	.I0(\gpu/xs_mem_dout [36]),
	.I1(\gpu/ys_mem_dout [36]),
	.F(\gpu/collisions_buffer_new [36])
);
defparam \gpu/collisions_buffer_new_36_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_37_s0  (
	.I0(\gpu/xs_mem_dout [37]),
	.I1(\gpu/ys_mem_dout [37]),
	.F(\gpu/collisions_buffer_new [37])
);
defparam \gpu/collisions_buffer_new_37_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_38_s0  (
	.I0(\gpu/xs_mem_dout [38]),
	.I1(\gpu/ys_mem_dout [38]),
	.F(\gpu/collisions_buffer_new [38])
);
defparam \gpu/collisions_buffer_new_38_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_39_s0  (
	.I0(\gpu/xs_mem_dout [39]),
	.I1(\gpu/ys_mem_dout [39]),
	.F(\gpu/collisions_buffer_new [39])
);
defparam \gpu/collisions_buffer_new_39_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_40_s0  (
	.I0(\gpu/xs_mem_dout [40]),
	.I1(\gpu/ys_mem_dout [40]),
	.F(\gpu/collisions_buffer_new [40])
);
defparam \gpu/collisions_buffer_new_40_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_41_s0  (
	.I0(\gpu/xs_mem_dout [41]),
	.I1(\gpu/ys_mem_dout [41]),
	.F(\gpu/collisions_buffer_new [41])
);
defparam \gpu/collisions_buffer_new_41_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_42_s0  (
	.I0(\gpu/xs_mem_dout [42]),
	.I1(\gpu/ys_mem_dout [42]),
	.F(\gpu/collisions_buffer_new [42])
);
defparam \gpu/collisions_buffer_new_42_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_43_s0  (
	.I0(\gpu/xs_mem_dout [43]),
	.I1(\gpu/ys_mem_dout [43]),
	.F(\gpu/collisions_buffer_new [43])
);
defparam \gpu/collisions_buffer_new_43_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_44_s0  (
	.I0(\gpu/xs_mem_dout [44]),
	.I1(\gpu/ys_mem_dout [44]),
	.F(\gpu/collisions_buffer_new [44])
);
defparam \gpu/collisions_buffer_new_44_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_45_s0  (
	.I0(\gpu/xs_mem_dout [45]),
	.I1(\gpu/ys_mem_dout [45]),
	.F(\gpu/collisions_buffer_new [45])
);
defparam \gpu/collisions_buffer_new_45_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_46_s0  (
	.I0(\gpu/xs_mem_dout [46]),
	.I1(\gpu/ys_mem_dout [46]),
	.F(\gpu/collisions_buffer_new [46])
);
defparam \gpu/collisions_buffer_new_46_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_47_s0  (
	.I0(\gpu/xs_mem_dout [47]),
	.I1(\gpu/ys_mem_dout [47]),
	.F(\gpu/collisions_buffer_new [47])
);
defparam \gpu/collisions_buffer_new_47_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_48_s0  (
	.I0(\gpu/xs_mem_dout [48]),
	.I1(\gpu/ys_mem_dout [48]),
	.F(\gpu/collisions_buffer_new [48])
);
defparam \gpu/collisions_buffer_new_48_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_49_s0  (
	.I0(\gpu/xs_mem_dout [49]),
	.I1(\gpu/ys_mem_dout [49]),
	.F(\gpu/collisions_buffer_new [49])
);
defparam \gpu/collisions_buffer_new_49_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_50_s0  (
	.I0(\gpu/xs_mem_dout [50]),
	.I1(\gpu/ys_mem_dout [50]),
	.F(\gpu/collisions_buffer_new [50])
);
defparam \gpu/collisions_buffer_new_50_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_51_s0  (
	.I0(\gpu/xs_mem_dout [51]),
	.I1(\gpu/ys_mem_dout [51]),
	.F(\gpu/collisions_buffer_new [51])
);
defparam \gpu/collisions_buffer_new_51_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_52_s0  (
	.I0(\gpu/xs_mem_dout [52]),
	.I1(\gpu/ys_mem_dout [52]),
	.F(\gpu/collisions_buffer_new [52])
);
defparam \gpu/collisions_buffer_new_52_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_53_s0  (
	.I0(\gpu/xs_mem_dout [53]),
	.I1(\gpu/ys_mem_dout [53]),
	.F(\gpu/collisions_buffer_new [53])
);
defparam \gpu/collisions_buffer_new_53_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_54_s0  (
	.I0(\gpu/xs_mem_dout [54]),
	.I1(\gpu/ys_mem_dout [54]),
	.F(\gpu/collisions_buffer_new [54])
);
defparam \gpu/collisions_buffer_new_54_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_55_s0  (
	.I0(\gpu/xs_mem_dout [55]),
	.I1(\gpu/ys_mem_dout [55]),
	.F(\gpu/collisions_buffer_new [55])
);
defparam \gpu/collisions_buffer_new_55_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_56_s0  (
	.I0(\gpu/xs_mem_dout [56]),
	.I1(\gpu/ys_mem_dout [56]),
	.F(\gpu/collisions_buffer_new [56])
);
defparam \gpu/collisions_buffer_new_56_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_57_s0  (
	.I0(\gpu/xs_mem_dout [57]),
	.I1(\gpu/ys_mem_dout [57]),
	.F(\gpu/collisions_buffer_new [57])
);
defparam \gpu/collisions_buffer_new_57_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_58_s0  (
	.I0(\gpu/xs_mem_dout [58]),
	.I1(\gpu/ys_mem_dout [58]),
	.F(\gpu/collisions_buffer_new [58])
);
defparam \gpu/collisions_buffer_new_58_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_59_s0  (
	.I0(\gpu/xs_mem_dout [59]),
	.I1(\gpu/ys_mem_dout [59]),
	.F(\gpu/collisions_buffer_new [59])
);
defparam \gpu/collisions_buffer_new_59_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_60_s0  (
	.I0(\gpu/xs_mem_dout [60]),
	.I1(\gpu/ys_mem_dout [60]),
	.F(\gpu/collisions_buffer_new [60])
);
defparam \gpu/collisions_buffer_new_60_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_61_s0  (
	.I0(\gpu/xs_mem_dout [61]),
	.I1(\gpu/ys_mem_dout [61]),
	.F(\gpu/collisions_buffer_new [61])
);
defparam \gpu/collisions_buffer_new_61_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_62_s0  (
	.I0(\gpu/xs_mem_dout [62]),
	.I1(\gpu/ys_mem_dout [62]),
	.F(\gpu/collisions_buffer_new [62])
);
defparam \gpu/collisions_buffer_new_62_s0 .INIT=4'h8;
LUT2 \gpu/collisions_buffer_new_63_s0  (
	.I0(\gpu/xs_mem_dout [63]),
	.I1(\gpu/ys_mem_dout [63]),
	.F(\gpu/collisions_buffer_new [63])
);
defparam \gpu/collisions_buffer_new_63_s0 .INIT=4'h8;
LUT4 \gpu/state_new_0_s0  (
	.I0(\gpu/fsm_finish ),
	.I1(copy_start_Z),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/state_new [0])
);
defparam \gpu/state_new_0_s0 .INIT=16'h050C;
LUT2 \gpu/n545_s116  (
	.I0(\gpu/state [1]),
	.I1(\gpu/state [0]),
	.F(\gpu/n545_120 )
);
defparam \gpu/n545_s116 .INIT=4'hB;
LUT3 \gpu/xs_we_s1  (
	.I0(\gpu/state_delay[2] [2]),
	.I1(\gpu/state_delay[2] [0]),
	.I2(\gpu/state_delay[2] [1]),
	.F(\gpu/xs_we_4 )
);
defparam \gpu/xs_we_s1 .INIT=8'h14;
LUT4 \gpu/xs_we_s2  (
	.I0(\gpu/fsm_we ),
	.I1(\gpu/state_delay[2] [2]),
	.I2(\gpu/state_delay[2] [0]),
	.I3(\gpu/state_delay[2] [1]),
	.F(\gpu/xs_we )
);
defparam \gpu/xs_we_s2 .INIT=16'h0220;
LUT3 \gpu/n897_s2  (
	.I0(copy_Z),
	.I1(copy_time),
	.I2(\gpu/any_collision_delay [1]),
	.F(\gpu/n897_6 )
);
defparam \gpu/n897_s2 .INIT=8'h4F;
LUT3 \gpu/n814_s2  (
	.I0(\gpu/state [1]),
	.I1(\gpu/state [0]),
	.I2(\gpu/fsm_finish ),
	.F(\gpu/n814_6 )
);
defparam \gpu/n814_s2 .INIT=8'h40;
LUT4 \gpu/ys_read_addr_0_s1  (
	.I0(\gpu/fsm_mem_din_addr [0]),
	.I1(vpos_Z[0]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [0])
);
defparam \gpu/ys_read_addr_0_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_1_s1  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(vpos_Z[1]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [1])
);
defparam \gpu/ys_read_addr_1_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_2_s1  (
	.I0(\gpu/fsm_mem_din_addr [2]),
	.I1(vpos_Z[2]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [2])
);
defparam \gpu/ys_read_addr_2_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_3_s1  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(vpos_Z[3]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [3])
);
defparam \gpu/ys_read_addr_3_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_4_s1  (
	.I0(\gpu/fsm_mem_din_addr [4]),
	.I1(vpos_Z[4]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [4])
);
defparam \gpu/ys_read_addr_4_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_5_s1  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(vpos_Z[5]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [5])
);
defparam \gpu/ys_read_addr_5_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_6_s1  (
	.I0(\gpu/fsm_mem_din_addr [6]),
	.I1(vpos_Z[6]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [6])
);
defparam \gpu/ys_read_addr_6_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_7_s1  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(vpos_Z[7]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [7])
);
defparam \gpu/ys_read_addr_7_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_8_s1  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(vpos_Z[8]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [8])
);
defparam \gpu/ys_read_addr_8_s1 .INIT=16'hCACC;
LUT4 \gpu/ys_read_addr_9_s1  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(vpos_Z[9]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/ys_read_addr [9])
);
defparam \gpu/ys_read_addr_9_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_0_s1  (
	.I0(\gpu/fsm_mem_din_addr [0]),
	.I1(hpos_Z[0]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [0])
);
defparam \gpu/xs_read_addr_0_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_1_s1  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(hpos_Z[1]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [1])
);
defparam \gpu/xs_read_addr_1_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_2_s1  (
	.I0(\gpu/fsm_mem_din_addr [2]),
	.I1(hpos_Z[2]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [2])
);
defparam \gpu/xs_read_addr_2_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_3_s1  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(hpos_Z[3]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [3])
);
defparam \gpu/xs_read_addr_3_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_4_s1  (
	.I0(\gpu/fsm_mem_din_addr [4]),
	.I1(hpos_Z[4]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [4])
);
defparam \gpu/xs_read_addr_4_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_5_s1  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(hpos_Z[5]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [5])
);
defparam \gpu/xs_read_addr_5_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_6_s1  (
	.I0(\gpu/fsm_mem_din_addr [6]),
	.I1(hpos_Z[6]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [6])
);
defparam \gpu/xs_read_addr_6_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_7_s1  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(hpos_Z[7]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [7])
);
defparam \gpu/xs_read_addr_7_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_8_s1  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(hpos_Z[8]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [8])
);
defparam \gpu/xs_read_addr_8_s1 .INIT=16'hCACC;
LUT4 \gpu/xs_read_addr_9_s1  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(hpos_Z[9]),
	.I2(\gpu/state [1]),
	.I3(\gpu/state [0]),
	.F(\gpu/xs_read_addr [9])
);
defparam \gpu/xs_read_addr_9_s1 .INIT=16'hCACC;
DFFR \gpu/state_0_s0  (
	.D(\gpu/state_new [0]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/state [0])
);
defparam \gpu/state_0_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_63_s0  (
	.D(\gpu/collisions_buffer_new [63]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [63])
);
defparam \gpu/collisions_buffer_63_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_62_s0  (
	.D(\gpu/collisions_buffer_new [62]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [62])
);
defparam \gpu/collisions_buffer_62_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_61_s0  (
	.D(\gpu/collisions_buffer_new [61]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [61])
);
defparam \gpu/collisions_buffer_61_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_60_s0  (
	.D(\gpu/collisions_buffer_new [60]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [60])
);
defparam \gpu/collisions_buffer_60_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_59_s0  (
	.D(\gpu/collisions_buffer_new [59]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [59])
);
defparam \gpu/collisions_buffer_59_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_58_s0  (
	.D(\gpu/collisions_buffer_new [58]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [58])
);
defparam \gpu/collisions_buffer_58_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_57_s0  (
	.D(\gpu/collisions_buffer_new [57]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [57])
);
defparam \gpu/collisions_buffer_57_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_56_s0  (
	.D(\gpu/collisions_buffer_new [56]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [56])
);
defparam \gpu/collisions_buffer_56_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_55_s0  (
	.D(\gpu/collisions_buffer_new [55]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [55])
);
defparam \gpu/collisions_buffer_55_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_54_s0  (
	.D(\gpu/collisions_buffer_new [54]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [54])
);
defparam \gpu/collisions_buffer_54_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_53_s0  (
	.D(\gpu/collisions_buffer_new [53]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [53])
);
defparam \gpu/collisions_buffer_53_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_52_s0  (
	.D(\gpu/collisions_buffer_new [52]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [52])
);
defparam \gpu/collisions_buffer_52_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_51_s0  (
	.D(\gpu/collisions_buffer_new [51]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [51])
);
defparam \gpu/collisions_buffer_51_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_50_s0  (
	.D(\gpu/collisions_buffer_new [50]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [50])
);
defparam \gpu/collisions_buffer_50_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_49_s0  (
	.D(\gpu/collisions_buffer_new [49]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [49])
);
defparam \gpu/collisions_buffer_49_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_48_s0  (
	.D(\gpu/collisions_buffer_new [48]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [48])
);
defparam \gpu/collisions_buffer_48_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_47_s0  (
	.D(\gpu/collisions_buffer_new [47]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [47])
);
defparam \gpu/collisions_buffer_47_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_46_s0  (
	.D(\gpu/collisions_buffer_new [46]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [46])
);
defparam \gpu/collisions_buffer_46_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_45_s0  (
	.D(\gpu/collisions_buffer_new [45]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [45])
);
defparam \gpu/collisions_buffer_45_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_44_s0  (
	.D(\gpu/collisions_buffer_new [44]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [44])
);
defparam \gpu/collisions_buffer_44_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_43_s0  (
	.D(\gpu/collisions_buffer_new [43]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [43])
);
defparam \gpu/collisions_buffer_43_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_42_s0  (
	.D(\gpu/collisions_buffer_new [42]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [42])
);
defparam \gpu/collisions_buffer_42_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_41_s0  (
	.D(\gpu/collisions_buffer_new [41]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [41])
);
defparam \gpu/collisions_buffer_41_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_40_s0  (
	.D(\gpu/collisions_buffer_new [40]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [40])
);
defparam \gpu/collisions_buffer_40_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_39_s0  (
	.D(\gpu/collisions_buffer_new [39]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [39])
);
defparam \gpu/collisions_buffer_39_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_38_s0  (
	.D(\gpu/collisions_buffer_new [38]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [38])
);
defparam \gpu/collisions_buffer_38_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_37_s0  (
	.D(\gpu/collisions_buffer_new [37]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [37])
);
defparam \gpu/collisions_buffer_37_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_36_s0  (
	.D(\gpu/collisions_buffer_new [36]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [36])
);
defparam \gpu/collisions_buffer_36_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_35_s0  (
	.D(\gpu/collisions_buffer_new [35]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [35])
);
defparam \gpu/collisions_buffer_35_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_34_s0  (
	.D(\gpu/collisions_buffer_new [34]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [34])
);
defparam \gpu/collisions_buffer_34_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_33_s0  (
	.D(\gpu/collisions_buffer_new [33]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [33])
);
defparam \gpu/collisions_buffer_33_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_32_s0  (
	.D(\gpu/collisions_buffer_new [32]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [32])
);
defparam \gpu/collisions_buffer_32_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_31_s0  (
	.D(\gpu/collisions_buffer_new [31]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [31])
);
defparam \gpu/collisions_buffer_31_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_30_s0  (
	.D(\gpu/collisions_buffer_new [30]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [30])
);
defparam \gpu/collisions_buffer_30_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_29_s0  (
	.D(\gpu/collisions_buffer_new [29]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [29])
);
defparam \gpu/collisions_buffer_29_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_28_s0  (
	.D(\gpu/collisions_buffer_new [28]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [28])
);
defparam \gpu/collisions_buffer_28_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_27_s0  (
	.D(\gpu/collisions_buffer_new [27]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [27])
);
defparam \gpu/collisions_buffer_27_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_26_s0  (
	.D(\gpu/collisions_buffer_new [26]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [26])
);
defparam \gpu/collisions_buffer_26_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_25_s0  (
	.D(\gpu/collisions_buffer_new [25]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [25])
);
defparam \gpu/collisions_buffer_25_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_24_s0  (
	.D(\gpu/collisions_buffer_new [24]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [24])
);
defparam \gpu/collisions_buffer_24_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_23_s0  (
	.D(\gpu/collisions_buffer_new [23]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [23])
);
defparam \gpu/collisions_buffer_23_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_22_s0  (
	.D(\gpu/collisions_buffer_new [22]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [22])
);
defparam \gpu/collisions_buffer_22_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_21_s0  (
	.D(\gpu/collisions_buffer_new [21]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [21])
);
defparam \gpu/collisions_buffer_21_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_20_s0  (
	.D(\gpu/collisions_buffer_new [20]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [20])
);
defparam \gpu/collisions_buffer_20_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_19_s0  (
	.D(\gpu/collisions_buffer_new [19]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [19])
);
defparam \gpu/collisions_buffer_19_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_18_s0  (
	.D(\gpu/collisions_buffer_new [18]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [18])
);
defparam \gpu/collisions_buffer_18_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_17_s0  (
	.D(\gpu/collisions_buffer_new [17]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [17])
);
defparam \gpu/collisions_buffer_17_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_16_s0  (
	.D(\gpu/collisions_buffer_new [16]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [16])
);
defparam \gpu/collisions_buffer_16_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_15_s0  (
	.D(\gpu/collisions_buffer_new [15]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [15])
);
defparam \gpu/collisions_buffer_15_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_14_s0  (
	.D(\gpu/collisions_buffer_new [14]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [14])
);
defparam \gpu/collisions_buffer_14_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_13_s0  (
	.D(\gpu/collisions_buffer_new [13]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [13])
);
defparam \gpu/collisions_buffer_13_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_12_s0  (
	.D(\gpu/collisions_buffer_new [12]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [12])
);
defparam \gpu/collisions_buffer_12_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_11_s0  (
	.D(\gpu/collisions_buffer_new [11]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [11])
);
defparam \gpu/collisions_buffer_11_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_10_s0  (
	.D(\gpu/collisions_buffer_new [10]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [10])
);
defparam \gpu/collisions_buffer_10_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_9_s0  (
	.D(\gpu/collisions_buffer_new [9]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [9])
);
defparam \gpu/collisions_buffer_9_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_8_s0  (
	.D(\gpu/collisions_buffer_new [8]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [8])
);
defparam \gpu/collisions_buffer_8_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_7_s0  (
	.D(\gpu/collisions_buffer_new [7]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [7])
);
defparam \gpu/collisions_buffer_7_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_6_s0  (
	.D(\gpu/collisions_buffer_new [6]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [6])
);
defparam \gpu/collisions_buffer_6_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_5_s0  (
	.D(\gpu/collisions_buffer_new [5]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [5])
);
defparam \gpu/collisions_buffer_5_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_4_s0  (
	.D(\gpu/collisions_buffer_new [4]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [4])
);
defparam \gpu/collisions_buffer_4_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_3_s0  (
	.D(\gpu/collisions_buffer_new [3]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [3])
);
defparam \gpu/collisions_buffer_3_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_2_s0  (
	.D(\gpu/collisions_buffer_new [2]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [2])
);
defparam \gpu/collisions_buffer_2_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_1_s0  (
	.D(\gpu/collisions_buffer_new [1]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [1])
);
defparam \gpu/collisions_buffer_1_s0 .INIT=1'b0;
DFFR \gpu/collisions_buffer_0_s0  (
	.D(\gpu/collisions_buffer_new [0]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/collisions_buffer [0])
);
defparam \gpu/collisions_buffer_0_s0 .INIT=1'b0;
DFFR \gpu/rect_idx_5_s0  (
	.D(\gpu/layer5_flags [1]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/rect_idx [5])
);
defparam \gpu/rect_idx_5_s0 .INIT=1'b0;
DFFR \gpu/rect_idx_4_s0  (
	.D(\gpu/rect_idx_new [4]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/rect_idx [4])
);
defparam \gpu/rect_idx_4_s0 .INIT=1'b0;
DFFR \gpu/rect_idx_3_s0  (
	.D(\gpu/rect_idx_new [3]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/rect_idx [3])
);
defparam \gpu/rect_idx_3_s0 .INIT=1'b0;
DFFR \gpu/rect_idx_2_s0  (
	.D(\gpu/rect_idx_new [2]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/rect_idx [2])
);
defparam \gpu/rect_idx_2_s0 .INIT=1'b0;
DFFR \gpu/rect_idx_1_s0  (
	.D(\gpu/rect_idx_new [1]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/rect_idx [1])
);
defparam \gpu/rect_idx_1_s0 .INIT=1'b0;
DFFR \gpu/rect_idx_0_s0  (
	.D(\gpu/rect_idx_new [0]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/rect_idx [0])
);
defparam \gpu/rect_idx_0_s0 .INIT=1'b0;
DFFR \gpu/any_collision_delay_1_s0  (
	.D(\gpu/any_collision_delay [0]),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/any_collision_delay [1])
);
defparam \gpu/any_collision_delay_1_s0 .INIT=1'b0;
DFFR \gpu/any_collision_delay_0_s0  (
	.D(\gpu/any_collision_new ),
	.CLK(system_clk),
	.RESET(gpu_reset_Z),
	.Q(\gpu/any_collision_delay [0])
);
defparam \gpu/any_collision_delay_0_s0 .INIT=1'b0;
DFFR \gpu/color_15_s0  (
	.D(\gpu/colors_mem_dout [15]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[15])
);
defparam \gpu/color_15_s0 .INIT=1'b0;
DFFR \gpu/color_14_s0  (
	.D(\gpu/colors_mem_dout [14]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[14])
);
defparam \gpu/color_14_s0 .INIT=1'b0;
DFFR \gpu/color_13_s0  (
	.D(\gpu/colors_mem_dout [13]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[13])
);
defparam \gpu/color_13_s0 .INIT=1'b0;
DFFR \gpu/color_12_s0  (
	.D(\gpu/colors_mem_dout [12]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[12])
);
defparam \gpu/color_12_s0 .INIT=1'b0;
DFFR \gpu/color_11_s0  (
	.D(\gpu/colors_mem_dout [11]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[11])
);
defparam \gpu/color_11_s0 .INIT=1'b0;
DFFR \gpu/color_10_s0  (
	.D(\gpu/colors_mem_dout [10]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[10])
);
defparam \gpu/color_10_s0 .INIT=1'b0;
DFFR \gpu/color_9_s0  (
	.D(\gpu/colors_mem_dout [9]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[9])
);
defparam \gpu/color_9_s0 .INIT=1'b0;
DFFR \gpu/color_8_s0  (
	.D(\gpu/colors_mem_dout [8]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[8])
);
defparam \gpu/color_8_s0 .INIT=1'b0;
DFFR \gpu/color_7_s0  (
	.D(\gpu/colors_mem_dout [7]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[7])
);
defparam \gpu/color_7_s0 .INIT=1'b0;
DFFR \gpu/color_6_s0  (
	.D(\gpu/colors_mem_dout [6]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[6])
);
defparam \gpu/color_6_s0 .INIT=1'b0;
DFFR \gpu/color_5_s0  (
	.D(\gpu/colors_mem_dout [5]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[5])
);
defparam \gpu/color_5_s0 .INIT=1'b0;
DFFR \gpu/color_4_s0  (
	.D(\gpu/colors_mem_dout [4]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[4])
);
defparam \gpu/color_4_s0 .INIT=1'b0;
DFFR \gpu/color_3_s0  (
	.D(\gpu/colors_mem_dout [3]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[3])
);
defparam \gpu/color_3_s0 .INIT=1'b0;
DFFR \gpu/color_2_s0  (
	.D(\gpu/colors_mem_dout [2]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[2])
);
defparam \gpu/color_2_s0 .INIT=1'b0;
DFFR \gpu/color_1_s0  (
	.D(\gpu/colors_mem_dout [1]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[1])
);
defparam \gpu/color_1_s0 .INIT=1'b0;
DFFR \gpu/color_0_s0  (
	.D(\gpu/colors_mem_dout [0]),
	.CLK(system_clk),
	.RESET(\gpu/n897_6 ),
	.Q(pixel_color[0])
);
defparam \gpu/color_0_s0 .INIT=1'b0;
DFFRE \gpu/state_1_s1  (
	.D(\gpu/n814_6 ),
	.CLK(system_clk),
	.CE(\gpu/state [0]),
	.RESET(gpu_reset_Z),
	.Q(\gpu/state [1])
);
defparam \gpu/state_1_s1 .INIT=1'b0;
LUT3 \gpu/gpu_receiver_fsm/n616_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_18 )
);
defparam \gpu/gpu_receiver_fsm/n616_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_19 )
);
defparam \gpu/gpu_receiver_fsm/n616_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_20 )
);
defparam \gpu/gpu_receiver_fsm/n616_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_21 )
);
defparam \gpu/gpu_receiver_fsm/n616_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_22 )
);
defparam \gpu/gpu_receiver_fsm/n616_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_23 )
);
defparam \gpu/gpu_receiver_fsm/n616_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_24 )
);
defparam \gpu/gpu_receiver_fsm/n616_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n616_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [15]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [15]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n616_25 )
);
defparam \gpu/gpu_receiver_fsm/n616_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_18 )
);
defparam \gpu/gpu_receiver_fsm/n617_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_19 )
);
defparam \gpu/gpu_receiver_fsm/n617_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_20 )
);
defparam \gpu/gpu_receiver_fsm/n617_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_21 )
);
defparam \gpu/gpu_receiver_fsm/n617_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_22 )
);
defparam \gpu/gpu_receiver_fsm/n617_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_23 )
);
defparam \gpu/gpu_receiver_fsm/n617_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_24 )
);
defparam \gpu/gpu_receiver_fsm/n617_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n617_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [14]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [14]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n617_25 )
);
defparam \gpu/gpu_receiver_fsm/n617_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_18 )
);
defparam \gpu/gpu_receiver_fsm/n618_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_19 )
);
defparam \gpu/gpu_receiver_fsm/n618_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_20 )
);
defparam \gpu/gpu_receiver_fsm/n618_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_21 )
);
defparam \gpu/gpu_receiver_fsm/n618_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_22 )
);
defparam \gpu/gpu_receiver_fsm/n618_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_23 )
);
defparam \gpu/gpu_receiver_fsm/n618_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_24 )
);
defparam \gpu/gpu_receiver_fsm/n618_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n618_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [13]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [13]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n618_25 )
);
defparam \gpu/gpu_receiver_fsm/n618_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_18 )
);
defparam \gpu/gpu_receiver_fsm/n619_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_19 )
);
defparam \gpu/gpu_receiver_fsm/n619_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_20 )
);
defparam \gpu/gpu_receiver_fsm/n619_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_21 )
);
defparam \gpu/gpu_receiver_fsm/n619_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_22 )
);
defparam \gpu/gpu_receiver_fsm/n619_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_23 )
);
defparam \gpu/gpu_receiver_fsm/n619_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_24 )
);
defparam \gpu/gpu_receiver_fsm/n619_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n619_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [12]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [12]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n619_25 )
);
defparam \gpu/gpu_receiver_fsm/n619_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_18 )
);
defparam \gpu/gpu_receiver_fsm/n620_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_19 )
);
defparam \gpu/gpu_receiver_fsm/n620_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_20 )
);
defparam \gpu/gpu_receiver_fsm/n620_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_21 )
);
defparam \gpu/gpu_receiver_fsm/n620_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_22 )
);
defparam \gpu/gpu_receiver_fsm/n620_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_23 )
);
defparam \gpu/gpu_receiver_fsm/n620_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_24 )
);
defparam \gpu/gpu_receiver_fsm/n620_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n620_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [11]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [11]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n620_25 )
);
defparam \gpu/gpu_receiver_fsm/n620_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_18 )
);
defparam \gpu/gpu_receiver_fsm/n621_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_19 )
);
defparam \gpu/gpu_receiver_fsm/n621_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_20 )
);
defparam \gpu/gpu_receiver_fsm/n621_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_21 )
);
defparam \gpu/gpu_receiver_fsm/n621_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_22 )
);
defparam \gpu/gpu_receiver_fsm/n621_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_23 )
);
defparam \gpu/gpu_receiver_fsm/n621_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_24 )
);
defparam \gpu/gpu_receiver_fsm/n621_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n621_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [10]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [10]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n621_25 )
);
defparam \gpu/gpu_receiver_fsm/n621_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_18 )
);
defparam \gpu/gpu_receiver_fsm/n622_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_19 )
);
defparam \gpu/gpu_receiver_fsm/n622_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_20 )
);
defparam \gpu/gpu_receiver_fsm/n622_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_21 )
);
defparam \gpu/gpu_receiver_fsm/n622_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_22 )
);
defparam \gpu/gpu_receiver_fsm/n622_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_23 )
);
defparam \gpu/gpu_receiver_fsm/n622_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_24 )
);
defparam \gpu/gpu_receiver_fsm/n622_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n622_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [9]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n622_25 )
);
defparam \gpu/gpu_receiver_fsm/n622_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_18 )
);
defparam \gpu/gpu_receiver_fsm/n623_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_19 )
);
defparam \gpu/gpu_receiver_fsm/n623_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_20 )
);
defparam \gpu/gpu_receiver_fsm/n623_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_21 )
);
defparam \gpu/gpu_receiver_fsm/n623_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_22 )
);
defparam \gpu/gpu_receiver_fsm/n623_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_23 )
);
defparam \gpu/gpu_receiver_fsm/n623_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_24 )
);
defparam \gpu/gpu_receiver_fsm/n623_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n623_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [8]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n623_25 )
);
defparam \gpu/gpu_receiver_fsm/n623_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_18 )
);
defparam \gpu/gpu_receiver_fsm/n624_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_19 )
);
defparam \gpu/gpu_receiver_fsm/n624_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_20 )
);
defparam \gpu/gpu_receiver_fsm/n624_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_21 )
);
defparam \gpu/gpu_receiver_fsm/n624_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_22 )
);
defparam \gpu/gpu_receiver_fsm/n624_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_23 )
);
defparam \gpu/gpu_receiver_fsm/n624_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_24 )
);
defparam \gpu/gpu_receiver_fsm/n624_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n624_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [7]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n624_25 )
);
defparam \gpu/gpu_receiver_fsm/n624_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_18 )
);
defparam \gpu/gpu_receiver_fsm/n625_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_19 )
);
defparam \gpu/gpu_receiver_fsm/n625_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_20 )
);
defparam \gpu/gpu_receiver_fsm/n625_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_21 )
);
defparam \gpu/gpu_receiver_fsm/n625_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_22 )
);
defparam \gpu/gpu_receiver_fsm/n625_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_23 )
);
defparam \gpu/gpu_receiver_fsm/n625_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_24 )
);
defparam \gpu/gpu_receiver_fsm/n625_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n625_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [6]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n625_25 )
);
defparam \gpu/gpu_receiver_fsm/n625_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_18 )
);
defparam \gpu/gpu_receiver_fsm/n626_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_19 )
);
defparam \gpu/gpu_receiver_fsm/n626_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_20 )
);
defparam \gpu/gpu_receiver_fsm/n626_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_21 )
);
defparam \gpu/gpu_receiver_fsm/n626_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_22 )
);
defparam \gpu/gpu_receiver_fsm/n626_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_23 )
);
defparam \gpu/gpu_receiver_fsm/n626_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_24 )
);
defparam \gpu/gpu_receiver_fsm/n626_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n626_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [5]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n626_25 )
);
defparam \gpu/gpu_receiver_fsm/n626_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_18 )
);
defparam \gpu/gpu_receiver_fsm/n627_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_19 )
);
defparam \gpu/gpu_receiver_fsm/n627_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_20 )
);
defparam \gpu/gpu_receiver_fsm/n627_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_21 )
);
defparam \gpu/gpu_receiver_fsm/n627_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_22 )
);
defparam \gpu/gpu_receiver_fsm/n627_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_23 )
);
defparam \gpu/gpu_receiver_fsm/n627_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_24 )
);
defparam \gpu/gpu_receiver_fsm/n627_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n627_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [4]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n627_25 )
);
defparam \gpu/gpu_receiver_fsm/n627_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_18 )
);
defparam \gpu/gpu_receiver_fsm/n628_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_19 )
);
defparam \gpu/gpu_receiver_fsm/n628_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_20 )
);
defparam \gpu/gpu_receiver_fsm/n628_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_21 )
);
defparam \gpu/gpu_receiver_fsm/n628_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_22 )
);
defparam \gpu/gpu_receiver_fsm/n628_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_23 )
);
defparam \gpu/gpu_receiver_fsm/n628_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_24 )
);
defparam \gpu/gpu_receiver_fsm/n628_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n628_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [3]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n628_25 )
);
defparam \gpu/gpu_receiver_fsm/n628_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_18 )
);
defparam \gpu/gpu_receiver_fsm/n629_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_19 )
);
defparam \gpu/gpu_receiver_fsm/n629_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_20 )
);
defparam \gpu/gpu_receiver_fsm/n629_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_21 )
);
defparam \gpu/gpu_receiver_fsm/n629_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_22 )
);
defparam \gpu/gpu_receiver_fsm/n629_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_23 )
);
defparam \gpu/gpu_receiver_fsm/n629_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_24 )
);
defparam \gpu/gpu_receiver_fsm/n629_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n629_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [2]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [2]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n629_25 )
);
defparam \gpu/gpu_receiver_fsm/n629_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_18 )
);
defparam \gpu/gpu_receiver_fsm/n630_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_19 )
);
defparam \gpu/gpu_receiver_fsm/n630_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_20 )
);
defparam \gpu/gpu_receiver_fsm/n630_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_21 )
);
defparam \gpu/gpu_receiver_fsm/n630_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_22 )
);
defparam \gpu/gpu_receiver_fsm/n630_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_23 )
);
defparam \gpu/gpu_receiver_fsm/n630_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_24 )
);
defparam \gpu/gpu_receiver_fsm/n630_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n630_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [1]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n630_25 )
);
defparam \gpu/gpu_receiver_fsm/n630_s43 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s36  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_18 )
);
defparam \gpu/gpu_receiver_fsm/n631_s36 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s37  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_19 )
);
defparam \gpu/gpu_receiver_fsm/n631_s37 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s38  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_20 )
);
defparam \gpu/gpu_receiver_fsm/n631_s38 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s39  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_21 )
);
defparam \gpu/gpu_receiver_fsm/n631_s39 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s40  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_22 )
);
defparam \gpu/gpu_receiver_fsm/n631_s40 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s41  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_23 )
);
defparam \gpu/gpu_receiver_fsm/n631_s41 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s42  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_24 )
);
defparam \gpu/gpu_receiver_fsm/n631_s42 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/n631_s43  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [0]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [0]),
	.I2(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.F(\gpu/gpu_receiver_fsm/n631_25 )
);
defparam \gpu/gpu_receiver_fsm/n631_s43 .INIT=8'hCA;
LUT4 \gpu/gpu_receiver_fsm/finish_new_s0  (
	.I0(\gpu/gpu_receiver_fsm/finish_new_4 ),
	.I1(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_6 ),
	.I3(\gpu/gpu_receiver_fsm/finish_new_7 ),
	.F(\gpu/gpu_receiver_fsm/finish_new )
);
defparam \gpu/gpu_receiver_fsm/finish_new_s0 .INIT=16'h8000;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_16_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [0]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_16_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [16])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_16_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_17_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_17_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [17])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_17_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_18_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [2]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_18_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [18])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_18_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_19_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [3]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_19_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [19])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_19_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_20_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [4]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_20_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [20])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_20_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_21_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [5]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_21_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [21])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_21_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_22_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [6]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_22_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [22])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_22_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_23_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [7]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_23_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [23])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_23_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_24_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [8]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_24_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [24])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_24_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_25_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [9]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_25_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [25])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_25_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_26_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [10]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_26_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [26])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_26_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_27_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [11]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_27_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [27])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_27_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_28_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [12]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_28_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [28])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_28_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_29_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [13]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_29_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [29])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_29_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_30_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [14]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_30_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [30])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_30_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_31_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [15]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_31_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [31])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_31_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_32_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [0]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_32_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [32])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_32_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_33_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_33_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [33])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_33_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_34_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [2]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_34_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [34])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_34_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_35_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [3]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_35_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [35])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_35_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_36_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [4]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_36_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [36])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_36_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_37_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [5]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_37_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [37])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_37_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_38_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [6]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_38_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [38])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_38_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_39_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [7]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_39_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [39])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_39_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_40_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [8]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_40_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [40])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_40_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_41_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [9]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_41_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [41])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_41_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_42_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [10]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_42_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [42])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_42_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_43_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [11]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_43_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [43])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_43_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_44_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [12]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_44_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [44])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_44_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_45_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [13]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_45_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [45])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_45_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_46_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [14]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_46_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [46])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_46_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_47_s0  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/collisions_buffer [15]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_47_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [47])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_47_s0 .INIT=16'h00EF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_48_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_48_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [48])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_48_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_49_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [1]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_49_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [49])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_49_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_50_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [2]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_50_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [50])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_50_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_51_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [3]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_51_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [51])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_51_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_52_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [4]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_52_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [52])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_52_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_53_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [5]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_53_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [53])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_53_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_54_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [6]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_54_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [54])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_54_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_55_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [7]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_55_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [55])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_55_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_56_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [8]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_56_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [56])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_56_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_57_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [9]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_57_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [57])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_57_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_58_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [10]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_58_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [58])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_58_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_59_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [11]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_59_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [59])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_59_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_60_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [12]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_60_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [60])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_60_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_61_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [13]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_61_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [61])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_61_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_62_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [14]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_62_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [62])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_62_s0 .INIT=16'h00BF;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_63_s0  (
	.I0(\gpu/gpu_receiver_fsm/collisions_buffer [15]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I3(\gpu/gpu_receiver_fsm/collisions_updated_63_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated [63])
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_63_s0 .INIT=16'h00BF;
LUT3 \gpu/gpu_receiver_fsm/dout_new_15_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_15_4 ),
	.I1(\gpu/gpu_receiver_fsm/n616_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [15])
);
defparam \gpu/gpu_receiver_fsm/dout_new_15_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_14_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_14_4 ),
	.I1(\gpu/gpu_receiver_fsm/n617_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [14])
);
defparam \gpu/gpu_receiver_fsm/dout_new_14_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_13_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_13_4 ),
	.I1(\gpu/gpu_receiver_fsm/n618_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [13])
);
defparam \gpu/gpu_receiver_fsm/dout_new_13_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_12_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_12_4 ),
	.I1(\gpu/gpu_receiver_fsm/n619_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [12])
);
defparam \gpu/gpu_receiver_fsm/dout_new_12_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_11_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_11_4 ),
	.I1(\gpu/gpu_receiver_fsm/n620_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [11])
);
defparam \gpu/gpu_receiver_fsm/dout_new_11_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_10_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_10_4 ),
	.I1(\gpu/gpu_receiver_fsm/n621_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [10])
);
defparam \gpu/gpu_receiver_fsm/dout_new_10_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_9_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_9_4 ),
	.I1(\gpu/gpu_receiver_fsm/n622_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [9])
);
defparam \gpu/gpu_receiver_fsm/dout_new_9_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_8_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_8_4 ),
	.I1(\gpu/gpu_receiver_fsm/n623_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [8])
);
defparam \gpu/gpu_receiver_fsm/dout_new_8_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_7_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_7_4 ),
	.I1(\gpu/gpu_receiver_fsm/n624_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [7])
);
defparam \gpu/gpu_receiver_fsm/dout_new_7_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_6_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_6_4 ),
	.I1(\gpu/gpu_receiver_fsm/n625_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [6])
);
defparam \gpu/gpu_receiver_fsm/dout_new_6_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_5_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_5_4 ),
	.I1(\gpu/gpu_receiver_fsm/n626_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [5])
);
defparam \gpu/gpu_receiver_fsm/dout_new_5_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_4_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_4_4 ),
	.I1(\gpu/gpu_receiver_fsm/n627_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [4])
);
defparam \gpu/gpu_receiver_fsm/dout_new_4_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_3_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_3_4 ),
	.I1(\gpu/gpu_receiver_fsm/n628_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [3])
);
defparam \gpu/gpu_receiver_fsm/dout_new_3_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_2_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_2_4 ),
	.I1(\gpu/gpu_receiver_fsm/n629_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [2])
);
defparam \gpu/gpu_receiver_fsm/dout_new_2_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_1_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_1_4 ),
	.I1(\gpu/gpu_receiver_fsm/n630_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [1])
);
defparam \gpu/gpu_receiver_fsm/dout_new_1_s0 .INIT=8'hCA;
LUT3 \gpu/gpu_receiver_fsm/dout_new_0_s0  (
	.I0(\gpu/gpu_receiver_fsm/dout_new_0_4 ),
	.I1(\gpu/gpu_receiver_fsm/n631_39 ),
	.I2(\gpu/gpu_receiver_fsm/finish_new_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new [0])
);
defparam \gpu/gpu_receiver_fsm/dout_new_0_s0 .INIT=8'hCA;
LUT2 \gpu/gpu_receiver_fsm/finish_new_s1  (
	.I0(\gpu/coord_generator_delay[2] [0]),
	.I1(\gpu/coord_generator_delay[2] [1]),
	.F(\gpu/gpu_receiver_fsm/finish_new_4 )
);
defparam \gpu/gpu_receiver_fsm/finish_new_s1 .INIT=4'h8;
LUT3 \gpu/gpu_receiver_fsm/finish_new_s2  (
	.I0(\gpu/state_delay[2] [1]),
	.I1(\gpu/state_delay[2] [0]),
	.I2(\gpu/state_delay[2] [2]),
	.F(\gpu/gpu_receiver_fsm/finish_new_5 )
);
defparam \gpu/gpu_receiver_fsm/finish_new_s2 .INIT=8'h40;
LUT4 \gpu/gpu_receiver_fsm/finish_new_s3  (
	.I0(\gpu/fsm_dout_addr [6]),
	.I1(\gpu/fsm_dout_addr [7]),
	.I2(\gpu/fsm_dout_addr [8]),
	.I3(\gpu/fsm_dout_addr [9]),
	.F(\gpu/gpu_receiver_fsm/finish_new_6 )
);
defparam \gpu/gpu_receiver_fsm/finish_new_s3 .INIT=16'h0001;
LUT4 \gpu/gpu_receiver_fsm/finish_new_s4  (
	.I0(\gpu/coord_generator_delay[2] [2]),
	.I1(\gpu/coord_generator_delay[2] [3]),
	.I2(\gpu/fsm_dout_addr [4]),
	.I3(\gpu/fsm_dout_addr [5]),
	.F(\gpu/gpu_receiver_fsm/finish_new_7 )
);
defparam \gpu/gpu_receiver_fsm/finish_new_s4 .INIT=16'h8000;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_16_s1  (
	.I0(\gpu/ys_mem_dout [16]),
	.I1(\gpu/xs_mem_dout [16]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_16_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_16_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_17_s1  (
	.I0(\gpu/ys_mem_dout [17]),
	.I1(\gpu/xs_mem_dout [17]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_17_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_17_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_18_s1  (
	.I0(\gpu/ys_mem_dout [18]),
	.I1(\gpu/xs_mem_dout [18]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_18_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_18_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_19_s1  (
	.I0(\gpu/ys_mem_dout [19]),
	.I1(\gpu/xs_mem_dout [19]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_19_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_19_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_20_s1  (
	.I0(\gpu/ys_mem_dout [20]),
	.I1(\gpu/xs_mem_dout [20]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_20_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_20_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_21_s1  (
	.I0(\gpu/ys_mem_dout [21]),
	.I1(\gpu/xs_mem_dout [21]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_21_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_21_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_22_s1  (
	.I0(\gpu/ys_mem_dout [22]),
	.I1(\gpu/xs_mem_dout [22]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_22_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_22_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_23_s1  (
	.I0(\gpu/ys_mem_dout [23]),
	.I1(\gpu/xs_mem_dout [23]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_23_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_23_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_24_s1  (
	.I0(\gpu/ys_mem_dout [24]),
	.I1(\gpu/xs_mem_dout [24]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_24_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_24_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_25_s1  (
	.I0(\gpu/ys_mem_dout [25]),
	.I1(\gpu/xs_mem_dout [25]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_25_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_25_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_26_s1  (
	.I0(\gpu/ys_mem_dout [26]),
	.I1(\gpu/xs_mem_dout [26]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_26_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_26_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_27_s1  (
	.I0(\gpu/ys_mem_dout [27]),
	.I1(\gpu/xs_mem_dout [27]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_27_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_27_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_28_s1  (
	.I0(\gpu/ys_mem_dout [28]),
	.I1(\gpu/xs_mem_dout [28]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_28_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_28_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_29_s1  (
	.I0(\gpu/ys_mem_dout [29]),
	.I1(\gpu/xs_mem_dout [29]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_29_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_29_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_30_s1  (
	.I0(\gpu/ys_mem_dout [30]),
	.I1(\gpu/xs_mem_dout [30]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_30_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_30_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_31_s1  (
	.I0(\gpu/ys_mem_dout [31]),
	.I1(\gpu/xs_mem_dout [31]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_16_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_31_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_31_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_32_s1  (
	.I0(\gpu/ys_mem_dout [32]),
	.I1(\gpu/xs_mem_dout [32]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_32_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_32_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_33_s1  (
	.I0(\gpu/ys_mem_dout [33]),
	.I1(\gpu/xs_mem_dout [33]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_33_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_33_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_34_s1  (
	.I0(\gpu/ys_mem_dout [34]),
	.I1(\gpu/xs_mem_dout [34]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_34_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_34_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_35_s1  (
	.I0(\gpu/ys_mem_dout [35]),
	.I1(\gpu/xs_mem_dout [35]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_35_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_35_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_36_s1  (
	.I0(\gpu/ys_mem_dout [36]),
	.I1(\gpu/xs_mem_dout [36]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_36_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_36_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_37_s1  (
	.I0(\gpu/ys_mem_dout [37]),
	.I1(\gpu/xs_mem_dout [37]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_37_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_37_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_38_s1  (
	.I0(\gpu/ys_mem_dout [38]),
	.I1(\gpu/xs_mem_dout [38]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_38_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_38_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_39_s1  (
	.I0(\gpu/ys_mem_dout [39]),
	.I1(\gpu/xs_mem_dout [39]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_39_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_39_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_40_s1  (
	.I0(\gpu/ys_mem_dout [40]),
	.I1(\gpu/xs_mem_dout [40]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_40_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_40_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_41_s1  (
	.I0(\gpu/ys_mem_dout [41]),
	.I1(\gpu/xs_mem_dout [41]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_41_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_41_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_42_s1  (
	.I0(\gpu/ys_mem_dout [42]),
	.I1(\gpu/xs_mem_dout [42]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_42_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_42_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_43_s1  (
	.I0(\gpu/ys_mem_dout [43]),
	.I1(\gpu/xs_mem_dout [43]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_43_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_43_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_44_s1  (
	.I0(\gpu/ys_mem_dout [44]),
	.I1(\gpu/xs_mem_dout [44]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_44_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_44_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_45_s1  (
	.I0(\gpu/ys_mem_dout [45]),
	.I1(\gpu/xs_mem_dout [45]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_45_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_45_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_46_s1  (
	.I0(\gpu/ys_mem_dout [46]),
	.I1(\gpu/xs_mem_dout [46]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_46_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_46_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_47_s1  (
	.I0(\gpu/ys_mem_dout [47]),
	.I1(\gpu/xs_mem_dout [47]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_32_7 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_47_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_47_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_48_s1  (
	.I0(\gpu/ys_mem_dout [48]),
	.I1(\gpu/xs_mem_dout [48]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_48_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_48_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_49_s1  (
	.I0(\gpu/ys_mem_dout [49]),
	.I1(\gpu/xs_mem_dout [49]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_49_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_49_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_50_s1  (
	.I0(\gpu/ys_mem_dout [50]),
	.I1(\gpu/xs_mem_dout [50]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_50_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_50_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_51_s1  (
	.I0(\gpu/ys_mem_dout [51]),
	.I1(\gpu/xs_mem_dout [51]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_51_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_51_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_52_s1  (
	.I0(\gpu/ys_mem_dout [52]),
	.I1(\gpu/xs_mem_dout [52]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_52_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_52_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_53_s1  (
	.I0(\gpu/ys_mem_dout [53]),
	.I1(\gpu/xs_mem_dout [53]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_53_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_53_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_54_s1  (
	.I0(\gpu/ys_mem_dout [54]),
	.I1(\gpu/xs_mem_dout [54]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_54_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_54_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_55_s1  (
	.I0(\gpu/ys_mem_dout [55]),
	.I1(\gpu/xs_mem_dout [55]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_55_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_55_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_56_s1  (
	.I0(\gpu/ys_mem_dout [56]),
	.I1(\gpu/xs_mem_dout [56]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_56_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_56_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_57_s1  (
	.I0(\gpu/ys_mem_dout [57]),
	.I1(\gpu/xs_mem_dout [57]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_57_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_57_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_58_s1  (
	.I0(\gpu/ys_mem_dout [58]),
	.I1(\gpu/xs_mem_dout [58]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_58_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_58_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_59_s1  (
	.I0(\gpu/ys_mem_dout [59]),
	.I1(\gpu/xs_mem_dout [59]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_59_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_59_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_60_s1  (
	.I0(\gpu/ys_mem_dout [60]),
	.I1(\gpu/xs_mem_dout [60]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_60_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_60_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_61_s1  (
	.I0(\gpu/ys_mem_dout [61]),
	.I1(\gpu/xs_mem_dout [61]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_61_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_61_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_62_s1  (
	.I0(\gpu/ys_mem_dout [62]),
	.I1(\gpu/xs_mem_dout [62]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_62_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_62_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_63_s1  (
	.I0(\gpu/ys_mem_dout [63]),
	.I1(\gpu/xs_mem_dout [63]),
	.I2(\gpu/gpu_receiver_fsm/collisions_updated_48_5 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_63_4 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_63_s1 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_15_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [15]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_15_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_15_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_15_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_14_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [14]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_14_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_14_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_14_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_13_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [13]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_13_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_13_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_13_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_12_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [12]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_12_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_12_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_12_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_11_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [11]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_11_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_11_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_11_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_10_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [10]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_10_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_10_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_10_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_9_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [9]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_9_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_9_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_9_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_8_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [8]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_8_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_8_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_8_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_7_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [7]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_7_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_7_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_7_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_6_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [6]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_6_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_6_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_6_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_5_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [5]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_5_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_5_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_5_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_4_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [4]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_4_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_4_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_4_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_3_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [3]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_3_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_3_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_3_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_2_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [2]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_2_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_2_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_2_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_1_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [1]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_1_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_1_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_1_s1 .INIT=16'h00FE;
LUT4 \gpu/gpu_receiver_fsm/dout_new_0_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/collisions_buffer [0]),
	.I3(\gpu/gpu_receiver_fsm/dout_new_0_5 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_0_4 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_0_s1 .INIT=16'h00FE;
LUT2 \gpu/gpu_receiver_fsm/collisions_updated_48_s2  (
	.I0(\gpu/state_delay[2] [2]),
	.I1(\gpu/state_delay[2] [0]),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_48_5 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_48_s2 .INIT=4'h4;
LUT4 \gpu/gpu_receiver_fsm/dout_new_15_s2  (
	.I0(\gpu/ys_mem_dout [15]),
	.I1(\gpu/xs_mem_dout [15]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_15_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_15_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_14_s2  (
	.I0(\gpu/ys_mem_dout [14]),
	.I1(\gpu/xs_mem_dout [14]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_14_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_14_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_13_s2  (
	.I0(\gpu/ys_mem_dout [13]),
	.I1(\gpu/xs_mem_dout [13]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_13_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_13_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_12_s2  (
	.I0(\gpu/ys_mem_dout [12]),
	.I1(\gpu/xs_mem_dout [12]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_12_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_12_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_11_s2  (
	.I0(\gpu/ys_mem_dout [11]),
	.I1(\gpu/xs_mem_dout [11]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_11_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_11_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_10_s2  (
	.I0(\gpu/ys_mem_dout [10]),
	.I1(\gpu/xs_mem_dout [10]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_10_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_10_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_9_s2  (
	.I0(\gpu/ys_mem_dout [9]),
	.I1(\gpu/xs_mem_dout [9]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_9_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_9_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_8_s2  (
	.I0(\gpu/ys_mem_dout [8]),
	.I1(\gpu/xs_mem_dout [8]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_8_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_8_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_7_s2  (
	.I0(\gpu/ys_mem_dout [7]),
	.I1(\gpu/xs_mem_dout [7]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_7_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_7_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_6_s2  (
	.I0(\gpu/ys_mem_dout [6]),
	.I1(\gpu/xs_mem_dout [6]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_6_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_6_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_5_s2  (
	.I0(\gpu/ys_mem_dout [5]),
	.I1(\gpu/xs_mem_dout [5]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_5_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_5_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_4_s2  (
	.I0(\gpu/ys_mem_dout [4]),
	.I1(\gpu/xs_mem_dout [4]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_4_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_4_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_3_s2  (
	.I0(\gpu/ys_mem_dout [3]),
	.I1(\gpu/xs_mem_dout [3]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_3_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_3_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_2_s2  (
	.I0(\gpu/ys_mem_dout [2]),
	.I1(\gpu/xs_mem_dout [2]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_2_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_2_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_1_s2  (
	.I0(\gpu/ys_mem_dout [1]),
	.I1(\gpu/xs_mem_dout [1]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_1_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_1_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/dout_new_0_s2  (
	.I0(\gpu/ys_mem_dout [0]),
	.I1(\gpu/xs_mem_dout [0]),
	.I2(\gpu/gpu_receiver_fsm/dout_new_15_8 ),
	.I3(\gpu/xs_we_4 ),
	.F(\gpu/gpu_receiver_fsm/dout_new_0_5 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_0_s2 .INIT=16'h0305;
LUT4 \gpu/gpu_receiver_fsm/collisions_updated_32_s3  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I2(\gpu/state_delay[2] [2]),
	.I3(\gpu/state_delay[2] [0]),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_32_7 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_32_s3 .INIT=16'h0700;
LUT3 \gpu/gpu_receiver_fsm/collisions_updated_16_s3  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/state_delay[2] [2]),
	.I2(\gpu/state_delay[2] [0]),
	.F(\gpu/gpu_receiver_fsm/collisions_updated_16_7 )
);
defparam \gpu/gpu_receiver_fsm/collisions_updated_16_s3 .INIT=8'h10;
LUT4 \gpu/gpu_receiver_fsm/n1476_s1  (
	.I0(\gpu/n545_120 ),
	.I1(\gpu/state_delay[2] [1]),
	.I2(\gpu/state_delay[2] [0]),
	.I3(\gpu/state_delay[2] [2]),
	.F(\gpu/gpu_receiver_fsm/n1476_5 )
);
defparam \gpu/gpu_receiver_fsm/n1476_s1 .INIT=16'hBAAA;
LUT4 \gpu/gpu_receiver_fsm/addr_sm_right_4_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/state_delay[2] [1]),
	.I2(\gpu/state_delay[2] [0]),
	.I3(\gpu/state_delay[2] [2]),
	.F(\gpu/gpu_receiver_fsm/addr_sm_right [4])
);
defparam \gpu/gpu_receiver_fsm/addr_sm_right_4_s1 .INIT=16'h2000;
LUT4 \gpu/gpu_receiver_fsm/addr_sm_right_5_s1  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I1(\gpu/state_delay[2] [1]),
	.I2(\gpu/state_delay[2] [0]),
	.I3(\gpu/state_delay[2] [2]),
	.F(\gpu/gpu_receiver_fsm/addr_sm_right [5])
);
defparam \gpu/gpu_receiver_fsm/addr_sm_right_5_s1 .INIT=16'h2000;
LUT4 \gpu/gpu_receiver_fsm/dout_new_15_s4  (
	.I0(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1]),
	.I2(\gpu/state_delay[2] [2]),
	.I3(\gpu/state_delay[2] [0]),
	.F(\gpu/gpu_receiver_fsm/dout_new_15_8 )
);
defparam \gpu/gpu_receiver_fsm/dout_new_15_s4 .INIT=16'h0100;
DFFR \gpu/gpu_receiver_fsm/dout_62_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [62]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [62])
);
defparam \gpu/gpu_receiver_fsm/dout_62_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_61_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [61]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [61])
);
defparam \gpu/gpu_receiver_fsm/dout_61_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_60_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [60]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [60])
);
defparam \gpu/gpu_receiver_fsm/dout_60_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_59_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [59]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [59])
);
defparam \gpu/gpu_receiver_fsm/dout_59_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_58_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [58]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [58])
);
defparam \gpu/gpu_receiver_fsm/dout_58_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_57_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [57]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [57])
);
defparam \gpu/gpu_receiver_fsm/dout_57_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_56_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [56]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [56])
);
defparam \gpu/gpu_receiver_fsm/dout_56_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_55_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [55]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [55])
);
defparam \gpu/gpu_receiver_fsm/dout_55_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_54_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [54]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [54])
);
defparam \gpu/gpu_receiver_fsm/dout_54_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_53_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [53]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [53])
);
defparam \gpu/gpu_receiver_fsm/dout_53_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_52_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [52]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [52])
);
defparam \gpu/gpu_receiver_fsm/dout_52_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_51_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [51]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [51])
);
defparam \gpu/gpu_receiver_fsm/dout_51_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_50_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [50]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [50])
);
defparam \gpu/gpu_receiver_fsm/dout_50_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_49_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [49]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [49])
);
defparam \gpu/gpu_receiver_fsm/dout_49_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_48_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [48]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [48])
);
defparam \gpu/gpu_receiver_fsm/dout_48_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_47_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [47]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [47])
);
defparam \gpu/gpu_receiver_fsm/dout_47_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_46_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [46]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [46])
);
defparam \gpu/gpu_receiver_fsm/dout_46_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_45_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [45]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [45])
);
defparam \gpu/gpu_receiver_fsm/dout_45_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_44_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [44]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [44])
);
defparam \gpu/gpu_receiver_fsm/dout_44_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_43_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [43]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [43])
);
defparam \gpu/gpu_receiver_fsm/dout_43_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_42_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [42]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [42])
);
defparam \gpu/gpu_receiver_fsm/dout_42_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_41_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [41]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [41])
);
defparam \gpu/gpu_receiver_fsm/dout_41_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_40_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [40]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [40])
);
defparam \gpu/gpu_receiver_fsm/dout_40_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_39_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [39]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [39])
);
defparam \gpu/gpu_receiver_fsm/dout_39_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_38_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [38]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [38])
);
defparam \gpu/gpu_receiver_fsm/dout_38_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_37_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [37]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [37])
);
defparam \gpu/gpu_receiver_fsm/dout_37_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_36_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [36]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [36])
);
defparam \gpu/gpu_receiver_fsm/dout_36_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_35_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [35]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [35])
);
defparam \gpu/gpu_receiver_fsm/dout_35_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_34_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [34]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [34])
);
defparam \gpu/gpu_receiver_fsm/dout_34_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_33_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [33]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [33])
);
defparam \gpu/gpu_receiver_fsm/dout_33_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_32_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [32]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [32])
);
defparam \gpu/gpu_receiver_fsm/dout_32_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_31_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [31]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [31])
);
defparam \gpu/gpu_receiver_fsm/dout_31_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_30_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [30]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [30])
);
defparam \gpu/gpu_receiver_fsm/dout_30_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_29_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [29]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [29])
);
defparam \gpu/gpu_receiver_fsm/dout_29_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_28_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [28]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [28])
);
defparam \gpu/gpu_receiver_fsm/dout_28_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_27_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [27]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [27])
);
defparam \gpu/gpu_receiver_fsm/dout_27_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_26_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [26]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [26])
);
defparam \gpu/gpu_receiver_fsm/dout_26_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_25_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [25]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [25])
);
defparam \gpu/gpu_receiver_fsm/dout_25_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_24_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [24]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [24])
);
defparam \gpu/gpu_receiver_fsm/dout_24_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_23_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [23]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [23])
);
defparam \gpu/gpu_receiver_fsm/dout_23_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_22_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [22]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [22])
);
defparam \gpu/gpu_receiver_fsm/dout_22_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_21_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [21]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [21])
);
defparam \gpu/gpu_receiver_fsm/dout_21_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_20_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [20]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [20])
);
defparam \gpu/gpu_receiver_fsm/dout_20_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_19_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [19]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [19])
);
defparam \gpu/gpu_receiver_fsm/dout_19_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_18_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [18]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [18])
);
defparam \gpu/gpu_receiver_fsm/dout_18_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_17_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [17]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [17])
);
defparam \gpu/gpu_receiver_fsm/dout_17_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_16_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [16]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [16])
);
defparam \gpu/gpu_receiver_fsm/dout_16_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_15_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [15]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [15])
);
defparam \gpu/gpu_receiver_fsm/dout_15_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_14_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [14]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [14])
);
defparam \gpu/gpu_receiver_fsm/dout_14_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_13_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [13]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [13])
);
defparam \gpu/gpu_receiver_fsm/dout_13_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_12_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [12]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [12])
);
defparam \gpu/gpu_receiver_fsm/dout_12_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_11_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [11]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [11])
);
defparam \gpu/gpu_receiver_fsm/dout_11_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_10_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [10]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [10])
);
defparam \gpu/gpu_receiver_fsm/dout_10_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_9_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [9]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [9])
);
defparam \gpu/gpu_receiver_fsm/dout_9_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_8_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [8]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [8])
);
defparam \gpu/gpu_receiver_fsm/dout_8_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_7_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [7]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [7])
);
defparam \gpu/gpu_receiver_fsm/dout_7_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_6_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [6]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [6])
);
defparam \gpu/gpu_receiver_fsm/dout_6_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_5_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [5]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [5])
);
defparam \gpu/gpu_receiver_fsm/dout_5_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_4_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [4]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [4])
);
defparam \gpu/gpu_receiver_fsm/dout_4_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_3_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [3])
);
defparam \gpu/gpu_receiver_fsm/dout_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_2_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [2])
);
defparam \gpu/gpu_receiver_fsm/dout_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_1_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [1])
);
defparam \gpu/gpu_receiver_fsm/dout_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_0_s0  (
	.D(\gpu/gpu_receiver_fsm/dout_new [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_dout [0])
);
defparam \gpu/gpu_receiver_fsm/dout_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_15_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_14 [15]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [15])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_15_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_14_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_13 [14]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [14])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_14_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_13_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_12 [13]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [13])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_13_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_12_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_11 [12]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [12])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_12_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_11_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_10 [11]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [11])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_11_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_10_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_9 [10]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [10])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_10_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_9_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_8 [9]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [9])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_9_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_8_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_7 [8]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [8])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_8_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_7_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_6 [7]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [7])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_7_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_6_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_5 [6]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [6])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_6_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_5_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_4 [5]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [5])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_5_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_4_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_3 [4]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [4])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_4_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_3_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_2 [3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [3])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_2_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_1 [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [2])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_1_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_0 [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [1])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/collisions_buffer_0_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/collisions_buffer [0])
);
defparam \gpu/gpu_receiver_fsm/collisions_buffer_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[2]_3_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [3])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[2]_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[2]_2_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [2])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[2]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[2]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[2]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[2]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[2]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[1]_3_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [3])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[1]_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[1]_2_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [2])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[1]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[1]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [1])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[1]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[1]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[1] [0])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[1]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[0]_3_s0  (
	.D(rect_counter_Z[3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [3])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[0]_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[0]_2_s0  (
	.D(rect_counter_Z[2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [2])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[0]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[0]_1_s0  (
	.D(rect_counter_Z[1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [1])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[0]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/rect_counter_delay[0]_0_s0  (
	.D(rect_counter_Z[0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/rect_counter_delay[0] [0])
);
defparam \gpu/gpu_receiver_fsm/rect_counter_delay[0]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_9_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [9]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [9])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_9_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_8_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [8]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [8])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_8_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_7_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [7]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [7])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_7_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_6_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [6]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [6])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_6_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_5_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [5]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [5])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_5_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_4_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [4]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [4])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_4_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_3_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/coord_generator_delay[2] [3])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_2_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/coord_generator_delay[2] [2])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/coord_generator_delay[2] [1])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[2]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/coord_generator_delay[2] [0])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[2]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_9_s0  (
	.D(\gpu/fsm_mem_din_addr [9]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [9])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_9_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_8_s0  (
	.D(\gpu/fsm_mem_din_addr [8]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [8])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_8_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_7_s0  (
	.D(\gpu/fsm_mem_din_addr [7]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [7])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_7_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_6_s0  (
	.D(\gpu/fsm_mem_din_addr [6]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [6])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_6_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_5_s0  (
	.D(\gpu/fsm_mem_din_addr [5]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [5])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_5_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_4_s0  (
	.D(\gpu/fsm_mem_din_addr [4]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [4])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_4_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_3_s0  (
	.D(\gpu/fsm_mem_din_addr [3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_2_s0  (
	.D(\gpu/fsm_mem_din_addr [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_1_s0  (
	.D(\gpu/fsm_mem_din_addr [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[1]_0_s0  (
	.D(\gpu/fsm_mem_din_addr [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [0])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[1]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_9_s0  (
	.D(wait_counter_Z[9]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [9])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_9_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_8_s0  (
	.D(wait_counter_Z[8]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [8])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_8_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_7_s0  (
	.D(wait_counter_Z[7]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [7])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_7_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_6_s0  (
	.D(wait_counter_Z[6]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [6])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_6_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_5_s0  (
	.D(wait_counter_Z[5]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [5])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_5_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_4_s0  (
	.D(wait_counter_Z[4]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [4])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_4_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_3_s0  (
	.D(wait_counter_Z[3]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [3])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_3_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_2_s0  (
	.D(wait_counter_Z[2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [2])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_1_s0  (
	.D(wait_counter_Z[1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [1])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/coord_generator_delay[0]_0_s0  (
	.D(wait_counter_Z[0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_mem_din_addr [0])
);
defparam \gpu/gpu_receiver_fsm/coord_generator_delay[0]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_counter_delay[2]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/batch_counter_delay[1] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [1])
);
defparam \gpu/gpu_receiver_fsm/batch_counter_delay[2]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_counter_delay[2]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/batch_counter_delay[1] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_counter_delay[2] [0])
);
defparam \gpu/gpu_receiver_fsm/batch_counter_delay[2]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_counter_delay[1]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/batch_counter_delay[0] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_counter_delay[1] [1])
);
defparam \gpu/gpu_receiver_fsm/batch_counter_delay[1]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_counter_delay[1]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/batch_counter_delay[0] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_counter_delay[1] [0])
);
defparam \gpu/gpu_receiver_fsm/batch_counter_delay[1]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_counter_delay[0]_1_s0  (
	.D(batch_counter_Z[1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_counter_delay[0] [1])
);
defparam \gpu/gpu_receiver_fsm/batch_counter_delay[0]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_counter_delay[0]_0_s0  (
	.D(batch_counter_Z[0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_counter_delay[0] [0])
);
defparam \gpu/gpu_receiver_fsm/batch_counter_delay[0]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_completed_delay_2_s0  (
	.D(\gpu/gpu_receiver_fsm/batch_completed_delay [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_we )
);
defparam \gpu/gpu_receiver_fsm/batch_completed_delay_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_completed_delay_1_s0  (
	.D(\gpu/gpu_receiver_fsm/batch_completed_delay [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_completed_delay [1])
);
defparam \gpu/gpu_receiver_fsm/batch_completed_delay_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/batch_completed_delay_0_s0  (
	.D(batch_completed_Z),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/batch_completed_delay [0])
);
defparam \gpu/gpu_receiver_fsm/batch_completed_delay_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[2]_2_s0  (
	.D(\gpu/gpu_receiver_fsm/state_delay[1] [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/state_delay[2] [2])
);
defparam \gpu/gpu_receiver_fsm/state_delay[2]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[2]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/state_delay[1] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/state_delay[2] [1])
);
defparam \gpu/gpu_receiver_fsm/state_delay[2]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[2]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/state_delay[1] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/state_delay[2] [0])
);
defparam \gpu/gpu_receiver_fsm/state_delay[2]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[1]_2_s0  (
	.D(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/state_delay[1] [2])
);
defparam \gpu/gpu_receiver_fsm/state_delay[1]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[1]_1_s0  (
	.D(\gpu/gpu_receiver_fsm/state_delay[0] [1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/state_delay[1] [1])
);
defparam \gpu/gpu_receiver_fsm/state_delay[1]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[1]_0_s0  (
	.D(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/state_delay[1] [0])
);
defparam \gpu/gpu_receiver_fsm/state_delay[1]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[0]_2_s0  (
	.D(state_Z[2]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/state_delay[0] [2])
);
defparam \gpu/gpu_receiver_fsm/state_delay[0]_2_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[0]_1_s0  (
	.D(state_Z[1]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/state_delay[0] [1])
);
defparam \gpu/gpu_receiver_fsm/state_delay[0]_1_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/state_delay[0]_0_s0  (
	.D(state_Z[0]),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/gpu_receiver_fsm/state_delay[0] [0])
);
defparam \gpu/gpu_receiver_fsm/state_delay[0]_0_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/finish_s0  (
	.D(\gpu/gpu_receiver_fsm/finish_new ),
	.CLK(system_clk),
	.RESET(\gpu/n545_120 ),
	.Q(\gpu/fsm_finish )
);
defparam \gpu/gpu_receiver_fsm/finish_s0 .INIT=1'b0;
DFFR \gpu/gpu_receiver_fsm/dout_63_s0  (
	.D(\gpu/gpu_receiver_fsm/collisions_updated [63]),
	.CLK(system_clk),
	.RESET(\gpu/gpu_receiver_fsm/n1476_5 ),
	.Q(\gpu/fsm_dout [63])
);
defparam \gpu/gpu_receiver_fsm/dout_63_s0 .INIT=1'b0;
ALU \gpu/gpu_receiver_fsm/fsm_dout_addr_4_s  (
	.I0(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [4]),
	.I1(\gpu/gpu_receiver_fsm/addr_sm_right [4]),
	.I3(GND),
	.CIN(GND),
	.COUT(\gpu/gpu_receiver_fsm/fsm_dout_addr_4_2 ),
	.SUM(\gpu/fsm_dout_addr [4])
);
defparam \gpu/gpu_receiver_fsm/fsm_dout_addr_4_s .ALU_MODE=0;
ALU \gpu/gpu_receiver_fsm/fsm_dout_addr_5_s  (
	.I0(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [5]),
	.I1(\gpu/gpu_receiver_fsm/addr_sm_right [5]),
	.I3(GND),
	.CIN(\gpu/gpu_receiver_fsm/fsm_dout_addr_4_2 ),
	.COUT(\gpu/gpu_receiver_fsm/fsm_dout_addr_5_2 ),
	.SUM(\gpu/fsm_dout_addr [5])
);
defparam \gpu/gpu_receiver_fsm/fsm_dout_addr_5_s .ALU_MODE=0;
ALU \gpu/gpu_receiver_fsm/fsm_dout_addr_6_s  (
	.I0(GND),
	.I1(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [6]),
	.I3(GND),
	.CIN(\gpu/gpu_receiver_fsm/fsm_dout_addr_5_2 ),
	.COUT(\gpu/gpu_receiver_fsm/fsm_dout_addr_6_2 ),
	.SUM(\gpu/fsm_dout_addr [6])
);
defparam \gpu/gpu_receiver_fsm/fsm_dout_addr_6_s .ALU_MODE=0;
ALU \gpu/gpu_receiver_fsm/fsm_dout_addr_7_s  (
	.I0(GND),
	.I1(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [7]),
	.I3(GND),
	.CIN(\gpu/gpu_receiver_fsm/fsm_dout_addr_6_2 ),
	.COUT(\gpu/gpu_receiver_fsm/fsm_dout_addr_7_2 ),
	.SUM(\gpu/fsm_dout_addr [7])
);
defparam \gpu/gpu_receiver_fsm/fsm_dout_addr_7_s .ALU_MODE=0;
ALU \gpu/gpu_receiver_fsm/fsm_dout_addr_8_s  (
	.I0(GND),
	.I1(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [8]),
	.I3(GND),
	.CIN(\gpu/gpu_receiver_fsm/fsm_dout_addr_7_2 ),
	.COUT(\gpu/gpu_receiver_fsm/fsm_dout_addr_8_2 ),
	.SUM(\gpu/fsm_dout_addr [8])
);
defparam \gpu/gpu_receiver_fsm/fsm_dout_addr_8_s .ALU_MODE=0;
ALU \gpu/gpu_receiver_fsm/fsm_dout_addr_9_s  (
	.I0(GND),
	.I1(\gpu/gpu_receiver_fsm/coord_generator_delay[2]_0 [9]),
	.I3(GND),
	.CIN(\gpu/gpu_receiver_fsm/fsm_dout_addr_8_2 ),
	.COUT(\gpu/gpu_receiver_fsm/fsm_dout_addr_9_0_COUT ),
	.SUM(\gpu/fsm_dout_addr [9])
);
defparam \gpu/gpu_receiver_fsm/fsm_dout_addr_9_s .ALU_MODE=0;
MUX2_LUT5 \gpu/gpu_receiver_fsm/n616_s32  (
	.I0(\gpu/gpu_receiver_fsm/n616_18 ),
	.I1(\gpu/gpu_receiver_fsm/n616_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n616_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n616_s33  (
	.I0(\gpu/gpu_receiver_fsm/n616_20 ),
	.I1(\gpu/gpu_receiver_fsm/n616_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n616_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n616_s34  (
	.I0(\gpu/gpu_receiver_fsm/n616_22 ),
	.I1(\gpu/gpu_receiver_fsm/n616_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n616_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n616_s35  (
	.I0(\gpu/gpu_receiver_fsm/n616_24 ),
	.I1(\gpu/gpu_receiver_fsm/n616_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n616_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n617_s32  (
	.I0(\gpu/gpu_receiver_fsm/n617_18 ),
	.I1(\gpu/gpu_receiver_fsm/n617_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n617_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n617_s33  (
	.I0(\gpu/gpu_receiver_fsm/n617_20 ),
	.I1(\gpu/gpu_receiver_fsm/n617_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n617_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n617_s34  (
	.I0(\gpu/gpu_receiver_fsm/n617_22 ),
	.I1(\gpu/gpu_receiver_fsm/n617_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n617_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n617_s35  (
	.I0(\gpu/gpu_receiver_fsm/n617_24 ),
	.I1(\gpu/gpu_receiver_fsm/n617_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n617_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n618_s32  (
	.I0(\gpu/gpu_receiver_fsm/n618_18 ),
	.I1(\gpu/gpu_receiver_fsm/n618_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n618_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n618_s33  (
	.I0(\gpu/gpu_receiver_fsm/n618_20 ),
	.I1(\gpu/gpu_receiver_fsm/n618_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n618_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n618_s34  (
	.I0(\gpu/gpu_receiver_fsm/n618_22 ),
	.I1(\gpu/gpu_receiver_fsm/n618_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n618_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n618_s35  (
	.I0(\gpu/gpu_receiver_fsm/n618_24 ),
	.I1(\gpu/gpu_receiver_fsm/n618_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n618_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n619_s32  (
	.I0(\gpu/gpu_receiver_fsm/n619_18 ),
	.I1(\gpu/gpu_receiver_fsm/n619_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n619_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n619_s33  (
	.I0(\gpu/gpu_receiver_fsm/n619_20 ),
	.I1(\gpu/gpu_receiver_fsm/n619_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n619_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n619_s34  (
	.I0(\gpu/gpu_receiver_fsm/n619_22 ),
	.I1(\gpu/gpu_receiver_fsm/n619_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n619_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n619_s35  (
	.I0(\gpu/gpu_receiver_fsm/n619_24 ),
	.I1(\gpu/gpu_receiver_fsm/n619_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n619_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n620_s32  (
	.I0(\gpu/gpu_receiver_fsm/n620_18 ),
	.I1(\gpu/gpu_receiver_fsm/n620_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n620_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n620_s33  (
	.I0(\gpu/gpu_receiver_fsm/n620_20 ),
	.I1(\gpu/gpu_receiver_fsm/n620_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n620_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n620_s34  (
	.I0(\gpu/gpu_receiver_fsm/n620_22 ),
	.I1(\gpu/gpu_receiver_fsm/n620_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n620_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n620_s35  (
	.I0(\gpu/gpu_receiver_fsm/n620_24 ),
	.I1(\gpu/gpu_receiver_fsm/n620_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n620_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n621_s32  (
	.I0(\gpu/gpu_receiver_fsm/n621_18 ),
	.I1(\gpu/gpu_receiver_fsm/n621_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n621_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n621_s33  (
	.I0(\gpu/gpu_receiver_fsm/n621_20 ),
	.I1(\gpu/gpu_receiver_fsm/n621_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n621_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n621_s34  (
	.I0(\gpu/gpu_receiver_fsm/n621_22 ),
	.I1(\gpu/gpu_receiver_fsm/n621_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n621_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n621_s35  (
	.I0(\gpu/gpu_receiver_fsm/n621_24 ),
	.I1(\gpu/gpu_receiver_fsm/n621_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n621_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n622_s32  (
	.I0(\gpu/gpu_receiver_fsm/n622_18 ),
	.I1(\gpu/gpu_receiver_fsm/n622_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n622_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n622_s33  (
	.I0(\gpu/gpu_receiver_fsm/n622_20 ),
	.I1(\gpu/gpu_receiver_fsm/n622_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n622_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n622_s34  (
	.I0(\gpu/gpu_receiver_fsm/n622_22 ),
	.I1(\gpu/gpu_receiver_fsm/n622_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n622_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n622_s35  (
	.I0(\gpu/gpu_receiver_fsm/n622_24 ),
	.I1(\gpu/gpu_receiver_fsm/n622_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n622_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n623_s32  (
	.I0(\gpu/gpu_receiver_fsm/n623_18 ),
	.I1(\gpu/gpu_receiver_fsm/n623_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n623_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n623_s33  (
	.I0(\gpu/gpu_receiver_fsm/n623_20 ),
	.I1(\gpu/gpu_receiver_fsm/n623_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n623_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n623_s34  (
	.I0(\gpu/gpu_receiver_fsm/n623_22 ),
	.I1(\gpu/gpu_receiver_fsm/n623_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n623_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n623_s35  (
	.I0(\gpu/gpu_receiver_fsm/n623_24 ),
	.I1(\gpu/gpu_receiver_fsm/n623_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n623_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n624_s32  (
	.I0(\gpu/gpu_receiver_fsm/n624_18 ),
	.I1(\gpu/gpu_receiver_fsm/n624_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n624_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n624_s33  (
	.I0(\gpu/gpu_receiver_fsm/n624_20 ),
	.I1(\gpu/gpu_receiver_fsm/n624_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n624_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n624_s34  (
	.I0(\gpu/gpu_receiver_fsm/n624_22 ),
	.I1(\gpu/gpu_receiver_fsm/n624_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n624_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n624_s35  (
	.I0(\gpu/gpu_receiver_fsm/n624_24 ),
	.I1(\gpu/gpu_receiver_fsm/n624_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n624_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n625_s32  (
	.I0(\gpu/gpu_receiver_fsm/n625_18 ),
	.I1(\gpu/gpu_receiver_fsm/n625_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n625_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n625_s33  (
	.I0(\gpu/gpu_receiver_fsm/n625_20 ),
	.I1(\gpu/gpu_receiver_fsm/n625_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n625_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n625_s34  (
	.I0(\gpu/gpu_receiver_fsm/n625_22 ),
	.I1(\gpu/gpu_receiver_fsm/n625_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n625_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n625_s35  (
	.I0(\gpu/gpu_receiver_fsm/n625_24 ),
	.I1(\gpu/gpu_receiver_fsm/n625_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n625_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n626_s32  (
	.I0(\gpu/gpu_receiver_fsm/n626_18 ),
	.I1(\gpu/gpu_receiver_fsm/n626_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n626_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n626_s33  (
	.I0(\gpu/gpu_receiver_fsm/n626_20 ),
	.I1(\gpu/gpu_receiver_fsm/n626_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n626_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n626_s34  (
	.I0(\gpu/gpu_receiver_fsm/n626_22 ),
	.I1(\gpu/gpu_receiver_fsm/n626_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n626_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n626_s35  (
	.I0(\gpu/gpu_receiver_fsm/n626_24 ),
	.I1(\gpu/gpu_receiver_fsm/n626_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n626_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n627_s32  (
	.I0(\gpu/gpu_receiver_fsm/n627_18 ),
	.I1(\gpu/gpu_receiver_fsm/n627_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n627_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n627_s33  (
	.I0(\gpu/gpu_receiver_fsm/n627_20 ),
	.I1(\gpu/gpu_receiver_fsm/n627_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n627_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n627_s34  (
	.I0(\gpu/gpu_receiver_fsm/n627_22 ),
	.I1(\gpu/gpu_receiver_fsm/n627_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n627_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n627_s35  (
	.I0(\gpu/gpu_receiver_fsm/n627_24 ),
	.I1(\gpu/gpu_receiver_fsm/n627_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n627_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n628_s32  (
	.I0(\gpu/gpu_receiver_fsm/n628_18 ),
	.I1(\gpu/gpu_receiver_fsm/n628_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n628_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n628_s33  (
	.I0(\gpu/gpu_receiver_fsm/n628_20 ),
	.I1(\gpu/gpu_receiver_fsm/n628_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n628_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n628_s34  (
	.I0(\gpu/gpu_receiver_fsm/n628_22 ),
	.I1(\gpu/gpu_receiver_fsm/n628_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n628_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n628_s35  (
	.I0(\gpu/gpu_receiver_fsm/n628_24 ),
	.I1(\gpu/gpu_receiver_fsm/n628_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n628_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n629_s32  (
	.I0(\gpu/gpu_receiver_fsm/n629_18 ),
	.I1(\gpu/gpu_receiver_fsm/n629_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n629_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n629_s33  (
	.I0(\gpu/gpu_receiver_fsm/n629_20 ),
	.I1(\gpu/gpu_receiver_fsm/n629_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n629_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n629_s34  (
	.I0(\gpu/gpu_receiver_fsm/n629_22 ),
	.I1(\gpu/gpu_receiver_fsm/n629_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n629_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n629_s35  (
	.I0(\gpu/gpu_receiver_fsm/n629_24 ),
	.I1(\gpu/gpu_receiver_fsm/n629_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n629_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n630_s32  (
	.I0(\gpu/gpu_receiver_fsm/n630_18 ),
	.I1(\gpu/gpu_receiver_fsm/n630_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n630_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n630_s33  (
	.I0(\gpu/gpu_receiver_fsm/n630_20 ),
	.I1(\gpu/gpu_receiver_fsm/n630_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n630_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n630_s34  (
	.I0(\gpu/gpu_receiver_fsm/n630_22 ),
	.I1(\gpu/gpu_receiver_fsm/n630_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n630_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n630_s35  (
	.I0(\gpu/gpu_receiver_fsm/n630_24 ),
	.I1(\gpu/gpu_receiver_fsm/n630_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n630_33 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n631_s32  (
	.I0(\gpu/gpu_receiver_fsm/n631_18 ),
	.I1(\gpu/gpu_receiver_fsm/n631_19 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n631_27 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n631_s33  (
	.I0(\gpu/gpu_receiver_fsm/n631_20 ),
	.I1(\gpu/gpu_receiver_fsm/n631_21 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n631_29 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n631_s34  (
	.I0(\gpu/gpu_receiver_fsm/n631_22 ),
	.I1(\gpu/gpu_receiver_fsm/n631_23 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n631_31 )
);
MUX2_LUT5 \gpu/gpu_receiver_fsm/n631_s35  (
	.I0(\gpu/gpu_receiver_fsm/n631_24 ),
	.I1(\gpu/gpu_receiver_fsm/n631_25 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [1]),
	.O(\gpu/gpu_receiver_fsm/n631_33 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n616_s30  (
	.I0(\gpu/gpu_receiver_fsm/n616_27 ),
	.I1(\gpu/gpu_receiver_fsm/n616_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n616_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n616_s31  (
	.I0(\gpu/gpu_receiver_fsm/n616_31 ),
	.I1(\gpu/gpu_receiver_fsm/n616_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n616_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n617_s30  (
	.I0(\gpu/gpu_receiver_fsm/n617_27 ),
	.I1(\gpu/gpu_receiver_fsm/n617_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n617_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n617_s31  (
	.I0(\gpu/gpu_receiver_fsm/n617_31 ),
	.I1(\gpu/gpu_receiver_fsm/n617_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n617_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n618_s30  (
	.I0(\gpu/gpu_receiver_fsm/n618_27 ),
	.I1(\gpu/gpu_receiver_fsm/n618_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n618_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n618_s31  (
	.I0(\gpu/gpu_receiver_fsm/n618_31 ),
	.I1(\gpu/gpu_receiver_fsm/n618_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n618_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n619_s30  (
	.I0(\gpu/gpu_receiver_fsm/n619_27 ),
	.I1(\gpu/gpu_receiver_fsm/n619_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n619_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n619_s31  (
	.I0(\gpu/gpu_receiver_fsm/n619_31 ),
	.I1(\gpu/gpu_receiver_fsm/n619_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n619_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n620_s30  (
	.I0(\gpu/gpu_receiver_fsm/n620_27 ),
	.I1(\gpu/gpu_receiver_fsm/n620_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n620_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n620_s31  (
	.I0(\gpu/gpu_receiver_fsm/n620_31 ),
	.I1(\gpu/gpu_receiver_fsm/n620_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n620_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n621_s30  (
	.I0(\gpu/gpu_receiver_fsm/n621_27 ),
	.I1(\gpu/gpu_receiver_fsm/n621_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n621_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n621_s31  (
	.I0(\gpu/gpu_receiver_fsm/n621_31 ),
	.I1(\gpu/gpu_receiver_fsm/n621_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n621_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n622_s30  (
	.I0(\gpu/gpu_receiver_fsm/n622_27 ),
	.I1(\gpu/gpu_receiver_fsm/n622_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n622_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n622_s31  (
	.I0(\gpu/gpu_receiver_fsm/n622_31 ),
	.I1(\gpu/gpu_receiver_fsm/n622_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n622_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n623_s30  (
	.I0(\gpu/gpu_receiver_fsm/n623_27 ),
	.I1(\gpu/gpu_receiver_fsm/n623_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n623_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n623_s31  (
	.I0(\gpu/gpu_receiver_fsm/n623_31 ),
	.I1(\gpu/gpu_receiver_fsm/n623_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n623_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n624_s30  (
	.I0(\gpu/gpu_receiver_fsm/n624_27 ),
	.I1(\gpu/gpu_receiver_fsm/n624_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n624_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n624_s31  (
	.I0(\gpu/gpu_receiver_fsm/n624_31 ),
	.I1(\gpu/gpu_receiver_fsm/n624_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n624_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n625_s30  (
	.I0(\gpu/gpu_receiver_fsm/n625_27 ),
	.I1(\gpu/gpu_receiver_fsm/n625_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n625_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n625_s31  (
	.I0(\gpu/gpu_receiver_fsm/n625_31 ),
	.I1(\gpu/gpu_receiver_fsm/n625_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n625_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n626_s30  (
	.I0(\gpu/gpu_receiver_fsm/n626_27 ),
	.I1(\gpu/gpu_receiver_fsm/n626_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n626_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n626_s31  (
	.I0(\gpu/gpu_receiver_fsm/n626_31 ),
	.I1(\gpu/gpu_receiver_fsm/n626_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n626_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n627_s30  (
	.I0(\gpu/gpu_receiver_fsm/n627_27 ),
	.I1(\gpu/gpu_receiver_fsm/n627_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n627_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n627_s31  (
	.I0(\gpu/gpu_receiver_fsm/n627_31 ),
	.I1(\gpu/gpu_receiver_fsm/n627_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n627_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n628_s30  (
	.I0(\gpu/gpu_receiver_fsm/n628_27 ),
	.I1(\gpu/gpu_receiver_fsm/n628_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n628_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n628_s31  (
	.I0(\gpu/gpu_receiver_fsm/n628_31 ),
	.I1(\gpu/gpu_receiver_fsm/n628_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n628_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n629_s30  (
	.I0(\gpu/gpu_receiver_fsm/n629_27 ),
	.I1(\gpu/gpu_receiver_fsm/n629_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n629_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n629_s31  (
	.I0(\gpu/gpu_receiver_fsm/n629_31 ),
	.I1(\gpu/gpu_receiver_fsm/n629_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n629_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n630_s30  (
	.I0(\gpu/gpu_receiver_fsm/n630_27 ),
	.I1(\gpu/gpu_receiver_fsm/n630_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n630_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n630_s31  (
	.I0(\gpu/gpu_receiver_fsm/n630_31 ),
	.I1(\gpu/gpu_receiver_fsm/n630_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n630_37 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n631_s30  (
	.I0(\gpu/gpu_receiver_fsm/n631_27 ),
	.I1(\gpu/gpu_receiver_fsm/n631_29 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n631_35 )
);
MUX2_LUT6 \gpu/gpu_receiver_fsm/n631_s31  (
	.I0(\gpu/gpu_receiver_fsm/n631_31 ),
	.I1(\gpu/gpu_receiver_fsm/n631_33 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [2]),
	.O(\gpu/gpu_receiver_fsm/n631_37 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n616_s29  (
	.I0(\gpu/gpu_receiver_fsm/n616_35 ),
	.I1(\gpu/gpu_receiver_fsm/n616_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n616_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n617_s29  (
	.I0(\gpu/gpu_receiver_fsm/n617_35 ),
	.I1(\gpu/gpu_receiver_fsm/n617_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n617_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n618_s29  (
	.I0(\gpu/gpu_receiver_fsm/n618_35 ),
	.I1(\gpu/gpu_receiver_fsm/n618_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n618_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n619_s29  (
	.I0(\gpu/gpu_receiver_fsm/n619_35 ),
	.I1(\gpu/gpu_receiver_fsm/n619_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n619_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n620_s29  (
	.I0(\gpu/gpu_receiver_fsm/n620_35 ),
	.I1(\gpu/gpu_receiver_fsm/n620_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n620_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n621_s29  (
	.I0(\gpu/gpu_receiver_fsm/n621_35 ),
	.I1(\gpu/gpu_receiver_fsm/n621_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n621_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n622_s29  (
	.I0(\gpu/gpu_receiver_fsm/n622_35 ),
	.I1(\gpu/gpu_receiver_fsm/n622_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n622_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n623_s29  (
	.I0(\gpu/gpu_receiver_fsm/n623_35 ),
	.I1(\gpu/gpu_receiver_fsm/n623_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n623_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n624_s29  (
	.I0(\gpu/gpu_receiver_fsm/n624_35 ),
	.I1(\gpu/gpu_receiver_fsm/n624_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n624_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n625_s29  (
	.I0(\gpu/gpu_receiver_fsm/n625_35 ),
	.I1(\gpu/gpu_receiver_fsm/n625_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n625_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n626_s29  (
	.I0(\gpu/gpu_receiver_fsm/n626_35 ),
	.I1(\gpu/gpu_receiver_fsm/n626_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n626_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n627_s29  (
	.I0(\gpu/gpu_receiver_fsm/n627_35 ),
	.I1(\gpu/gpu_receiver_fsm/n627_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n627_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n628_s29  (
	.I0(\gpu/gpu_receiver_fsm/n628_35 ),
	.I1(\gpu/gpu_receiver_fsm/n628_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n628_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n629_s29  (
	.I0(\gpu/gpu_receiver_fsm/n629_35 ),
	.I1(\gpu/gpu_receiver_fsm/n629_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n629_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n630_s29  (
	.I0(\gpu/gpu_receiver_fsm/n630_35 ),
	.I1(\gpu/gpu_receiver_fsm/n630_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n630_39 )
);
MUX2_LUT7 \gpu/gpu_receiver_fsm/n631_s29  (
	.I0(\gpu/gpu_receiver_fsm/n631_35 ),
	.I1(\gpu/gpu_receiver_fsm/n631_37 ),
	.S0(\gpu/gpu_receiver_fsm/coord_generator_delay[1] [3]),
	.O(\gpu/gpu_receiver_fsm/n631_39 )
);
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1301_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1301_s1 .INIT=8'h80;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1317_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1317_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1333_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1333_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1349_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1349_s1 .INIT=8'h10;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1365_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1365_s1 .INIT=8'h80;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1381_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1381_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1397_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1397_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1413_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1413_s1 .INIT=8'h10;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1429_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1429_s1 .INIT=8'h80;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1445_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1445_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1461_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1461_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1477_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1477_s1 .INIT=8'h10;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1493_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1493_s1 .INIT=8'h80;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1509_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1509_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1525_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1525_s1 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1541_s1  (
	.I0(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [1]),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [0]),
	.I2(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_5 ),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1541_s1 .INIT=8'h10;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1301_s2  (
	.I0(\gpu/fsm_we ),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [2]),
	.I2(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [3]),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_5 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1301_s2 .INIT=8'h40;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1365_s2  (
	.I0(\gpu/fsm_we ),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [2]),
	.I2(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [3]),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_5 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1365_s2 .INIT=8'h10;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1429_s2  (
	.I0(\gpu/fsm_we ),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [3]),
	.I2(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [2]),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_5 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1429_s2 .INIT=8'h10;
LUT3 \gpu/gpu_receiver_fsm/gpu_buffer/n1493_s2  (
	.I0(\gpu/fsm_we ),
	.I1(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [2]),
	.I2(\gpu/gpu_receiver_fsm/rect_counter_delay[2] [3]),
	.F(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_5 )
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/n1493_s2 .INIT=8'h01;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1317_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[14] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[14]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1333_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[13] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[13]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1349_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[12] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[12]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1365_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[11] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[11]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1381_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[10] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[10]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1397_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[9] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[9]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1413_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[8] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[8]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1429_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[7] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[7]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1445_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[6] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[6]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1461_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[5] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[5]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1477_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[4] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[4]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1493_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[3] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[3]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1509_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[2] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[2]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1525_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[1] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[1]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_15_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_14_s0  (
	.D(gpu_data[14]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [14])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_14_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_13_s0  (
	.D(gpu_data[13]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [13])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_13_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_12_s0  (
	.D(gpu_data[12]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [12])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_12_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_11_s0  (
	.D(gpu_data[11]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [11])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_11_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_10_s0  (
	.D(gpu_data[10]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [10])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_10_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_9_s0  (
	.D(gpu_data[9]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [9])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_9_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_8_s0  (
	.D(gpu_data[8]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [8])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_8_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_7_s0  (
	.D(gpu_data[7]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [7])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_7_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_6_s0  (
	.D(gpu_data[6]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [6])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_6_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_5_s0  (
	.D(gpu_data[5]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [5])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_5_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_4_s0  (
	.D(gpu_data[4]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [4])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_4_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_3_s0  (
	.D(gpu_data[3]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [3])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_3_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_2_s0  (
	.D(gpu_data[2]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [2])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_2_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_1_s0  (
	.D(gpu_data[1]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [1])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_1_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_0_s0  (
	.D(gpu_data[0]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1541_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[0] [0])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[0]_0_s0 .INIT=1'b0;
DFFE \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_15_s0  (
	.D(gpu_data[15]),
	.CLK(system_clk),
	.CE(\gpu/gpu_receiver_fsm/gpu_buffer/n1301_4 ),
	.Q(\gpu/gpu_receiver_fsm/buffer[15] [15])
);
defparam \gpu/gpu_receiver_fsm/gpu_buffer/data[15]_15_s0 .INIT=1'b0;
LUT4 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s0  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[0] [9]),
	.I2(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_5 ),
	.I3(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_6 ),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_4 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s0 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s1  (
	.I0(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_7 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[0] [6]),
	.I3(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_8 ),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_5 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s1 .INIT=16'h7100;
LUT4 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s2  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[0] [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[0] [7]),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_6 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s2 .INIT=16'h8EAF;
LUT3 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[0] [5]),
	.I2(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_9 ),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_7 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s3 .INIT=8'hB2;
LUT4 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[0] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[0] [8]),
	.I3(\gpu/fsm_mem_din_addr [8]),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_8 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s4 .INIT=16'hB0BB;
LUT3 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s5  (
	.I0(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_10 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[0] [4]),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_9 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s5 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[0] [3]),
	.I2(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_11 ),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_10 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s7  (
	.I0(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[0] [2]),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_11 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[0] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[0] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_12 )
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s8 .INIT=16'hD4DD;
LUT3 \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s9  (
	.I0(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.I2(\gpu/gpu_receiver_fsm/[0].comp/collisions_0_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions [0])
);
defparam \gpu/gpu_receiver_fsm/[0].comp/collisions_0_s9 .INIT=8'hB4;
LUT4 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s  (
	.I0(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_4 ),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/buffer[1] [9]),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_0 [1])
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s .INIT=16'h8E71;
LUT3 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_5 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[1] [8]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_4 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s0 .INIT=8'h8E;
LUT4 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s1  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_6 ),
	.I2(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_7 ),
	.I3(\gpu/gpu_receiver_fsm/buffer[1] [7]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_5 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s1 .INIT=16'hA8FE;
LUT4 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s2  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [5]),
	.I2(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_8 ),
	.I3(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_9 ),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_6 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s2 .INIT=16'h002B;
LUT2 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s3  (
	.I0(\gpu/gpu_receiver_fsm/buffer[1] [6]),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_7 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s3 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s4  (
	.I0(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_10 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_8 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s4 .INIT=8'h4D;
LUT2 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s5  (
	.I0(\gpu/fsm_mem_din_addr [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [6]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_9 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s5 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [3]),
	.I2(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_11 ),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_10 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s7  (
	.I0(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[1] [2]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_11 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[1] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[1] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[1].comp/collisions_1_12 )
);
defparam \gpu/gpu_receiver_fsm/[1].comp/collisions_1_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s0  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[2] [9]),
	.I2(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_5 ),
	.I3(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_6 ),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_4 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s0 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s1  (
	.I0(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_7 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[2] [6]),
	.I3(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_8 ),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_5 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s1 .INIT=16'h7100;
LUT4 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s2  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[2] [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[2] [7]),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_6 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s2 .INIT=16'h8EAF;
LUT3 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[2] [5]),
	.I2(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_9 ),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_7 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s3 .INIT=8'hB2;
LUT4 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[2] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[2] [8]),
	.I3(\gpu/fsm_mem_din_addr [8]),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_8 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s4 .INIT=16'hB0BB;
LUT3 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s5  (
	.I0(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_10 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[2] [4]),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_9 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s5 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[2] [3]),
	.I2(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_11 ),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_10 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s7  (
	.I0(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[2] [2]),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_11 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[2] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[2] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_12 )
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s8 .INIT=16'hD4DD;
LUT3 \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s9  (
	.I0(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.I2(\gpu/gpu_receiver_fsm/[2].comp/collisions_2_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_1 [2])
);
defparam \gpu/gpu_receiver_fsm/[2].comp/collisions_2_s9 .INIT=8'hB4;
LUT4 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [9]),
	.I2(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_4 ),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_2 [3])
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s .INIT=16'h2BD4;
LUT4 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [8]),
	.I2(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_5 ),
	.I3(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_6 ),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_4 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s0 .INIT=16'hDDD4;
LUT2 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s1  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [7]),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_5 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s1 .INIT=4'h4;
LUT4 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s2  (
	.I0(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_7 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[3] [6]),
	.I3(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_8 ),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_6 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s2 .INIT=16'h0071;
LUT3 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [5]),
	.I2(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_9 ),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_7 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s3 .INIT=8'hB2;
LUT2 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[3] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_8 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s5  (
	.I0(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_10 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[3] [4]),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_9 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s5 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [3]),
	.I2(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_11 ),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_10 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s7  (
	.I0(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[3] [2]),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_11 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[3] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[3] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[3].comp/collisions_3_12 )
);
defparam \gpu/gpu_receiver_fsm/[3].comp/collisions_3_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s  (
	.I0(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_4 ),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/buffer[4] [9]),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_3 [4])
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s .INIT=16'h4DB2;
LUT4 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[4] [8]),
	.I2(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_5 ),
	.I3(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_6 ),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_4 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s0 .INIT=16'hDDD4;
LUT4 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s1  (
	.I0(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_7 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[4] [6]),
	.I3(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_8 ),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_5 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s1 .INIT=16'h0071;
LUT2 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s2  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[4] [7]),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_6 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s2 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_9 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[4] [5]),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_7 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s3 .INIT=8'h2B;
LUT2 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[4] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_8 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s5  (
	.I0(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_10 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[4] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_9 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s5 .INIT=8'h4D;
LUT3 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[4] [3]),
	.I2(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_11 ),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_10 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s7  (
	.I0(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[4] [2]),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_11 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[4] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[4] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[4].comp/collisions_4_12 )
);
defparam \gpu/gpu_receiver_fsm/[4].comp/collisions_4_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s  (
	.I0(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_4 ),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/buffer[5] [9]),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_4 [5])
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s .INIT=16'h8E71;
LUT4 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_5 ),
	.I2(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_6 ),
	.I3(\gpu/gpu_receiver_fsm/buffer[5] [8]),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_4 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s0 .INIT=16'hA8FE;
LUT4 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s1  (
	.I0(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_7 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [6]),
	.I2(\gpu/fsm_mem_din_addr [6]),
	.I3(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_8 ),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_5 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s1 .INIT=16'h00B2;
LUT2 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s2  (
	.I0(\gpu/gpu_receiver_fsm/buffer[5] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_6 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s2 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [5]),
	.I2(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_9 ),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_7 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s3 .INIT=8'hB2;
LUT2 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s4  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [7]),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_8 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s5  (
	.I0(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_10 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[5] [4]),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_9 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s5 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [3]),
	.I2(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_11 ),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_10 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s7  (
	.I0(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[5] [2]),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_11 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[5] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[5] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[5].comp/collisions_5_12 )
);
defparam \gpu/gpu_receiver_fsm/[5].comp/collisions_5_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s0  (
	.I0(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_5 ),
	.I1(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_6 ),
	.I2(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_7 ),
	.I3(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_8 ),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_4 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s0 .INIT=16'h008F;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s1  (
	.I0(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_9 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[6] [6]),
	.I2(\gpu/fsm_mem_din_addr [6]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_5 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s1 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s2  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[6] [8]),
	.I3(\gpu/fsm_mem_din_addr [8]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_6 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s2 .INIT=16'hB0BB;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s3  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [9]),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_10 ),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_7 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s3 .INIT=8'hD0;
LUT2 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[6] [9]),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_8 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s5  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[6] [5]),
	.I2(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_11 ),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_9 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s5 .INIT=8'hB2;
LUT4 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s6  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[6] [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[6] [7]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_10 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s6 .INIT=16'h8EAF;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s7  (
	.I0(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_12 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[6] [4]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_11 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s7 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s8  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[6] [3]),
	.I2(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_13 ),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_12 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s8 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s9  (
	.I0(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_14 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[6] [2]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_13 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s9 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s10  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[6] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[6] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_14 )
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s10 .INIT=16'hD4DD;
LUT3 \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s11  (
	.I0(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.I2(\gpu/gpu_receiver_fsm/[6].comp/collisions_6_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_5 [6])
);
defparam \gpu/gpu_receiver_fsm/[6].comp/collisions_6_s11 .INIT=8'hB4;
LUT4 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s  (
	.I0(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_4 ),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/buffer[7] [9]),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_6 [7])
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s .INIT=16'h8E71;
LUT4 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_5 ),
	.I2(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_6 ),
	.I3(\gpu/gpu_receiver_fsm/buffer[7] [8]),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_4 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s0 .INIT=16'hA8FE;
LUT4 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s1  (
	.I0(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_7 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [6]),
	.I2(\gpu/fsm_mem_din_addr [6]),
	.I3(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_8 ),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_5 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s1 .INIT=16'h00B2;
LUT2 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s2  (
	.I0(\gpu/gpu_receiver_fsm/buffer[7] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_6 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s2 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [5]),
	.I2(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_9 ),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_7 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s3 .INIT=8'hB2;
LUT2 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s4  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [7]),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_8 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s5  (
	.I0(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_10 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[7] [4]),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_9 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s5 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [3]),
	.I2(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_11 ),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_10 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s7  (
	.I0(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[7] [2]),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_11 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[7] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[7] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[7].comp/collisions_7_12 )
);
defparam \gpu/gpu_receiver_fsm/[7].comp/collisions_7_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[8] [9]),
	.I2(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_4 ),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_7 [8])
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s .INIT=16'hB24D;
LUT4 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s0  (
	.I0(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_5 ),
	.I1(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_6 ),
	.I2(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_7 ),
	.I3(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_8 ),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_4 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s0 .INIT=16'hF200;
LUT4 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s1  (
	.I0(\gpu/gpu_receiver_fsm/buffer[8] [7]),
	.I1(\gpu/fsm_mem_din_addr [8]),
	.I2(\gpu/fsm_mem_din_addr [7]),
	.I3(\gpu/gpu_receiver_fsm/buffer[8] [8]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_5 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s1 .INIT=16'h50FC;
LUT2 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s2  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[8] [7]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_6 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s2 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s3  (
	.I0(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_9 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[8] [6]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_7 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s3 .INIT=8'h8E;
LUT4 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s4  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[8] [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[8] [7]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_8 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s4 .INIT=16'h8EAF;
LUT3 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s5  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_10 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[8] [5]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_9 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s5 .INIT=8'h2B;
LUT3 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s6  (
	.I0(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_11 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[8] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_10 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s6 .INIT=8'h4D;
LUT3 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s7  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[8] [3]),
	.I2(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_12 ),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_11 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s7 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s8  (
	.I0(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_13 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[8] [2]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_12 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s8 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s9  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[8] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[8] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[8].comp/collisions_8_13 )
);
defparam \gpu/gpu_receiver_fsm/[8].comp/collisions_8_s9 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s  (
	.I0(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_4 ),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/buffer[9] [9]),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_8 [9])
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s .INIT=16'h4DB2;
LUT4 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [8]),
	.I2(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_5 ),
	.I3(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_6 ),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_4 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s0 .INIT=16'hDDD4;
LUT4 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s1  (
	.I0(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_7 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[9] [6]),
	.I3(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_8 ),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_5 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s1 .INIT=16'h0071;
LUT2 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s2  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [7]),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_6 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s2 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_9 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[9] [5]),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_7 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s3 .INIT=8'h2B;
LUT2 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[9] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_8 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s5  (
	.I0(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_10 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_9 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s5 .INIT=8'h4D;
LUT3 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [3]),
	.I2(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_11 ),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_10 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s7  (
	.I0(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[9] [2]),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_11 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[9] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[9] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[9].comp/collisions_9_12 )
);
defparam \gpu/gpu_receiver_fsm/[9].comp/collisions_9_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [9]),
	.I2(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_4 ),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_9 [10])
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s .INIT=16'hF20D;
LUT4 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s0  (
	.I0(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_5 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [8]),
	.I2(\gpu/fsm_mem_din_addr [8]),
	.I3(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_6 ),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_4 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s0 .INIT=16'h00B2;
LUT3 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s1  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [7]),
	.I2(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_7 ),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_5 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s1 .INIT=8'hB2;
LUT2 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s2  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [9]),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_6 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s2 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s3  (
	.I0(\gpu/fsm_mem_din_addr [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [6]),
	.I2(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_8 ),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_7 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s3 .INIT=8'h2B;
LUT4 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s4  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [5]),
	.I2(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_9 ),
	.I3(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_10 ),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_8 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s4 .INIT=16'hDDD4;
LUT2 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s5  (
	.I0(\gpu/fsm_mem_din_addr [4]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [4]),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_9 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s5 .INIT=4'h4;
LUT4 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [3]),
	.I2(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_11 ),
	.I3(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_12 ),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_10 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s6 .INIT=16'h004D;
LUT3 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s7  (
	.I0(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_13 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[10] [2]),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_11 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s7 .INIT=8'h4D;
LUT2 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s8  (
	.I0(\gpu/gpu_receiver_fsm/buffer[10] [4]),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_12 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s8 .INIT=4'h4;
LUT4 \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s9  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[10] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[10] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[10].comp/collisions_10_13 )
);
defparam \gpu/gpu_receiver_fsm/[10].comp/collisions_10_s9 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s0  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [9]),
	.I2(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_5 ),
	.I3(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_6 ),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_4 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s0 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s1  (
	.I0(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_7 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[11] [6]),
	.I3(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_8 ),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_5 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s1 .INIT=16'h7100;
LUT4 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s2  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[11] [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[11] [7]),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_6 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s2 .INIT=16'h8EAF;
LUT3 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s3  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [5]),
	.I2(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_9 ),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_7 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s3 .INIT=8'hB2;
LUT4 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s4  (
	.I0(\gpu/gpu_receiver_fsm/buffer[11] [7]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[11] [8]),
	.I3(\gpu/fsm_mem_din_addr [8]),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_8 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s4 .INIT=16'hB0BB;
LUT3 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s5  (
	.I0(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_10 ),
	.I1(\gpu/fsm_mem_din_addr [4]),
	.I2(\gpu/gpu_receiver_fsm/buffer[11] [4]),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_9 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s5 .INIT=8'h8E;
LUT3 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [3]),
	.I2(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_11 ),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_10 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s7  (
	.I0(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[11] [2]),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_11 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[11] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[11] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_12 )
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s8 .INIT=16'hD4DD;
LUT3 \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s9  (
	.I0(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.I2(\gpu/gpu_receiver_fsm/[11].comp/collisions_11_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_10 [11])
);
defparam \gpu/gpu_receiver_fsm/[11].comp/collisions_11_s9 .INIT=8'hB4;
LUT4 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s  (
	.I0(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_4 ),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/buffer[12] [9]),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_11 [12])
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s .INIT=16'h8E71;
LUT3 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s0  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_5 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[12] [8]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_4 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s0 .INIT=8'h8E;
LUT4 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s1  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_6 ),
	.I2(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_7 ),
	.I3(\gpu/gpu_receiver_fsm/buffer[12] [7]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_5 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s1 .INIT=16'hA8FE;
LUT4 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s2  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[12] [5]),
	.I2(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_8 ),
	.I3(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_9 ),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_6 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s2 .INIT=16'h002B;
LUT2 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s3  (
	.I0(\gpu/gpu_receiver_fsm/buffer[12] [6]),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_7 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s3 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s4  (
	.I0(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_10 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[12] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_8 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s4 .INIT=8'h4D;
LUT2 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s5  (
	.I0(\gpu/fsm_mem_din_addr [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[12] [6]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_9 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s5 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s6  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[12] [3]),
	.I2(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_11 ),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_10 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s6 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s7  (
	.I0(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_12 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[12] [2]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_11 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s7 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s8  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[12] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[12] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[12].comp/collisions_12_12 )
);
defparam \gpu/gpu_receiver_fsm/[12].comp/collisions_12_s8 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s0  (
	.I0(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_5 ),
	.I1(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_6 ),
	.I2(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_7 ),
	.I3(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_8 ),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_4 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s0 .INIT=16'h008F;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s1  (
	.I0(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_9 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[13] [6]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_5 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s1 .INIT=8'h8E;
LUT4 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s2  (
	.I0(\gpu/fsm_mem_din_addr [7]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [7]),
	.I2(\gpu/fsm_mem_din_addr [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[13] [8]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_6 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s2 .INIT=16'hB0BB;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s3  (
	.I0(\gpu/gpu_receiver_fsm/buffer[13] [9]),
	.I1(\gpu/fsm_mem_din_addr [9]),
	.I2(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_10 ),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_7 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s3 .INIT=8'hB0;
LUT2 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s4  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [9]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_8 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s4 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s5  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_11 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[13] [5]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_9 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s5 .INIT=8'h2B;
LUT4 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s6  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [8]),
	.I2(\gpu/gpu_receiver_fsm/buffer[13] [7]),
	.I3(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_10 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s6 .INIT=16'hD4DD;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s7  (
	.I0(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_12 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_11 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s7 .INIT=8'h4D;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s8  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [3]),
	.I2(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_13 ),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_12 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s8 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s9  (
	.I0(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_14 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[13] [2]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_13 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s9 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s10  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[13] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[13] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_14 )
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s10 .INIT=16'hD4DD;
LUT3 \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s11  (
	.I0(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.I2(\gpu/gpu_receiver_fsm/[13].comp/collisions_13_4 ),
	.F(\gpu/gpu_receiver_fsm/collisions_12 [13])
);
defparam \gpu/gpu_receiver_fsm/[13].comp/collisions_13_s11 .INIT=8'h4B;
LUT4 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s  (
	.I0(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_4 ),
	.I1(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_5 ),
	.I2(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_6 ),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_13 [14])
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s .INIT=16'hB04F;
LUT4 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s0  (
	.I0(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_7 ),
	.I1(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_8 ),
	.I2(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_9 ),
	.I3(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_10 ),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_4 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s0 .INIT=16'h0001;
LUT3 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s1  (
	.I0(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_11 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [7]),
	.I2(\gpu/fsm_mem_din_addr [7]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_5 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s1 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s2  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/fsm_mem_din_addr [8]),
	.I2(\gpu/gpu_receiver_fsm/buffer[14] [9]),
	.I3(\gpu/gpu_receiver_fsm/buffer[14] [8]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_6 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s2 .INIT=16'h8EAF;
LUT2 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s3  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [8]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_7 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s3 .INIT=4'h8;
LUT2 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s4  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [9]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_8 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s4 .INIT=4'h4;
LUT2 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s5  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [8]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_9 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s5 .INIT=4'h4;
LUT2 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s6  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/fsm_mem_din_addr [8]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_10 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s6 .INIT=4'h1;
LUT3 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s7  (
	.I0(\gpu/fsm_mem_din_addr [6]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [6]),
	.I2(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_12 ),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_11 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s7 .INIT=8'h2B;
LUT3 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s8  (
	.I0(\gpu/gpu_receiver_fsm/buffer[14] [5]),
	.I1(\gpu/fsm_mem_din_addr [5]),
	.I2(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_13 ),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_12 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s8 .INIT=8'h0B;
LUT4 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s9  (
	.I0(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_14 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.I3(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_15 ),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_13 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s9 .INIT=16'h00B2;
LUT3 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s10  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [3]),
	.I2(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_16 ),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_14 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s10 .INIT=8'hB2;
LUT2 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s11  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [5]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_15 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s11 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s12  (
	.I0(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_17 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[14] [2]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_16 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s12 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s13  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[14] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[14] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[14].comp/collisions_14_17 )
);
defparam \gpu/gpu_receiver_fsm/[14].comp/collisions_14_s13 .INIT=16'hD4DD;
LUT4 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s  (
	.I0(\gpu/fsm_mem_din_addr [9]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [9]),
	.I2(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_4 ),
	.I3(\gpu/gpu_receiver_fsm/collisions_15_5 ),
	.F(\gpu/gpu_receiver_fsm/collisions_14 [15])
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s .INIT=16'hB24D;
LUT4 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s0  (
	.I0(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_6 ),
	.I1(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_7 ),
	.I2(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_8 ),
	.I3(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_9 ),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_4 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s0 .INIT=16'hF200;
LUT2 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s1  (
	.I0(\gpu/gpu_receiver_fsm/state_delay[0] [2]),
	.I1(\gpu/gpu_receiver_fsm/state_delay[0] [0]),
	.F(\gpu/gpu_receiver_fsm/collisions_15_5 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s1 .INIT=4'h4;
LUT4 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s2  (
	.I0(\gpu/gpu_receiver_fsm/buffer[15] [7]),
	.I1(\gpu/fsm_mem_din_addr [8]),
	.I2(\gpu/fsm_mem_din_addr [7]),
	.I3(\gpu/gpu_receiver_fsm/buffer[15] [8]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_6 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s2 .INIT=16'h50FC;
LUT2 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s3  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [7]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_7 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s3 .INIT=4'h4;
LUT3 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s4  (
	.I0(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_10 ),
	.I1(\gpu/fsm_mem_din_addr [6]),
	.I2(\gpu/gpu_receiver_fsm/buffer[15] [6]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_8 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s4 .INIT=8'h8E;
LUT4 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s5  (
	.I0(\gpu/fsm_mem_din_addr [8]),
	.I1(\gpu/fsm_mem_din_addr [7]),
	.I2(\gpu/gpu_receiver_fsm/buffer[15] [8]),
	.I3(\gpu/gpu_receiver_fsm/buffer[15] [7]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_9 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s5 .INIT=16'h8EAF;
LUT3 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s6  (
	.I0(\gpu/fsm_mem_din_addr [5]),
	.I1(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_11 ),
	.I2(\gpu/gpu_receiver_fsm/buffer[15] [5]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_10 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s6 .INIT=8'h2B;
LUT3 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s7  (
	.I0(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_12 ),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [4]),
	.I2(\gpu/fsm_mem_din_addr [4]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_11 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s7 .INIT=8'h4D;
LUT3 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s8  (
	.I0(\gpu/fsm_mem_din_addr [3]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [3]),
	.I2(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_13 ),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_12 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s8 .INIT=8'hB2;
LUT3 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s9  (
	.I0(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_14 ),
	.I1(\gpu/fsm_mem_din_addr [2]),
	.I2(\gpu/gpu_receiver_fsm/buffer[15] [2]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_13 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s9 .INIT=8'h4D;
LUT4 \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s10  (
	.I0(\gpu/fsm_mem_din_addr [1]),
	.I1(\gpu/gpu_receiver_fsm/buffer[15] [1]),
	.I2(\gpu/gpu_receiver_fsm/buffer[15] [0]),
	.I3(\gpu/fsm_mem_din_addr [0]),
	.F(\gpu/gpu_receiver_fsm/[15].comp/collisions_15_14 )
);
defparam \gpu/gpu_receiver_fsm/[15].comp/collisions_15_s10 .INIT=16'hD4DD;
SDPB \gpu/xs_mem/collisions_bram/sdpb_inst_0  (
	.CLKA(system_clk),
	.CEA(\gpu/xs_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [15:0]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/xs_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/xs_mem/collisions_bram/DO [31:16], \gpu/xs_mem_dout [15:0]})
);
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_0 .READ_MODE=1'b0;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_0 .BIT_WIDTH_0=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_0 .BIT_WIDTH_1=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_0 .RESET_MODE="SYNC";
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_0 .BLK_SEL_0=3'b000;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_0 .BLK_SEL_1=3'b000;
SDPB \gpu/xs_mem/collisions_bram/sdpb_inst_1  (
	.CLKA(system_clk),
	.CEA(\gpu/xs_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [31:16]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/xs_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/xs_mem/collisions_bram/DO_0 [31:16], \gpu/xs_mem_dout [31:16]})
);
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_1 .READ_MODE=1'b0;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_1 .BIT_WIDTH_0=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_1 .BIT_WIDTH_1=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_1 .RESET_MODE="SYNC";
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_1 .BLK_SEL_0=3'b000;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_1 .BLK_SEL_1=3'b000;
SDPB \gpu/xs_mem/collisions_bram/sdpb_inst_2  (
	.CLKA(system_clk),
	.CEA(\gpu/xs_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [47:32]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/xs_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/xs_mem/collisions_bram/DO_1 [31:16], \gpu/xs_mem_dout [47:32]})
);
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_2 .READ_MODE=1'b0;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_2 .BIT_WIDTH_0=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_2 .BIT_WIDTH_1=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_2 .RESET_MODE="SYNC";
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_2 .BLK_SEL_0=3'b000;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_2 .BLK_SEL_1=3'b000;
SDPB \gpu/xs_mem/collisions_bram/sdpb_inst_3  (
	.CLKA(system_clk),
	.CEA(\gpu/xs_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [63:48]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/xs_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/xs_mem/collisions_bram/DO_2 [31:16], \gpu/xs_mem_dout [63:48]})
);
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_3 .READ_MODE=1'b0;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_3 .BIT_WIDTH_0=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_3 .BIT_WIDTH_1=16;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_3 .RESET_MODE="SYNC";
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_3 .BLK_SEL_0=3'b000;
defparam \gpu/xs_mem/collisions_bram/sdpb_inst_3 .BLK_SEL_1=3'b000;
SDPB \gpu/ys_mem/collisions_bram/sdpb_inst_0  (
	.CLKA(system_clk),
	.CEA(\gpu/ys_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [15:0]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/ys_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/ys_mem/collisions_bram/DO [31:16], \gpu/ys_mem_dout [15:0]})
);
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_0 .READ_MODE=1'b0;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_0 .BIT_WIDTH_0=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_0 .BIT_WIDTH_1=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_0 .RESET_MODE="SYNC";
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_0 .BLK_SEL_0=3'b000;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_0 .BLK_SEL_1=3'b000;
SDPB \gpu/ys_mem/collisions_bram/sdpb_inst_1  (
	.CLKA(system_clk),
	.CEA(\gpu/ys_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [31:16]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/ys_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/ys_mem/collisions_bram/DO_0 [31:16], \gpu/ys_mem_dout [31:16]})
);
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_1 .READ_MODE=1'b0;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_1 .BIT_WIDTH_0=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_1 .BIT_WIDTH_1=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_1 .RESET_MODE="SYNC";
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_1 .BLK_SEL_0=3'b000;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_1 .BLK_SEL_1=3'b000;
SDPB \gpu/ys_mem/collisions_bram/sdpb_inst_2  (
	.CLKA(system_clk),
	.CEA(\gpu/ys_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [47:32]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/ys_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/ys_mem/collisions_bram/DO_1 [31:16], \gpu/ys_mem_dout [47:32]})
);
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_2 .READ_MODE=1'b0;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_2 .BIT_WIDTH_0=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_2 .BIT_WIDTH_1=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_2 .RESET_MODE="SYNC";
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_2 .BLK_SEL_0=3'b000;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_2 .BLK_SEL_1=3'b000;
SDPB \gpu/ys_mem/collisions_bram/sdpb_inst_3  (
	.CLKA(system_clk),
	.CEA(\gpu/ys_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [63:48]}),
	.ADA({\gpu/fsm_dout_addr [9:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({\gpu/ys_read_addr [9:0], GND, GND, GND, GND}),
	.DO({\gpu/ys_mem/collisions_bram/DO_2 [31:16], \gpu/ys_mem_dout [63:48]})
);
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_3 .READ_MODE=1'b0;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_3 .BIT_WIDTH_0=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_3 .BIT_WIDTH_1=16;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_3 .RESET_MODE="SYNC";
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_3 .BLK_SEL_0=3'b000;
defparam \gpu/ys_mem/collisions_bram/sdpb_inst_3 .BLK_SEL_1=3'b000;
SDPB \gpu/colors_mem/colors_bram/sdpb_inst_0  (
	.CLKA(system_clk),
	.CEA(\gpu/colors_we ),
	.RESETA(GND),
	.CLKB(system_clk),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(VCC),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \gpu/fsm_dout [15:0]}),
	.ADA({GND, GND, GND, GND, \gpu/fsm_dout_addr [5:4], \gpu/coord_generator_delay[2] [3:0], GND, GND, VCC, VCC}),
	.ADB({GND, GND, GND, GND, \gpu/rect_idx [5:0], GND, GND, GND, GND}),
	.DO({\gpu/colors_mem/colors_bram/DO [31:16], \gpu/colors_mem_dout [15:0]})
);
defparam \gpu/colors_mem/colors_bram/sdpb_inst_0 .READ_MODE=1'b0;
defparam \gpu/colors_mem/colors_bram/sdpb_inst_0 .BIT_WIDTH_0=16;
defparam \gpu/colors_mem/colors_bram/sdpb_inst_0 .BIT_WIDTH_1=16;
defparam \gpu/colors_mem/colors_bram/sdpb_inst_0 .RESET_MODE="SYNC";
defparam \gpu/colors_mem/colors_bram/sdpb_inst_0 .BLK_SEL_0=3'b000;
defparam \gpu/colors_mem/colors_bram/sdpb_inst_0 .BLK_SEL_1=3'b000;
LUT2 \gpu/btree_mux/layer1/layer1_flags_1_s  (
	.I0(\gpu/collisions_buffer [3]),
	.I1(\gpu/collisions_buffer [2]),
	.F(\gpu/btree_mux/layer1_flags [1])
);
defparam \gpu/btree_mux/layer1/layer1_flags_1_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_3_s  (
	.I0(\gpu/collisions_buffer [7]),
	.I1(\gpu/collisions_buffer [6]),
	.F(\gpu/btree_mux/layer1_flags [3])
);
defparam \gpu/btree_mux/layer1/layer1_flags_3_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_5_s  (
	.I0(\gpu/collisions_buffer [11]),
	.I1(\gpu/collisions_buffer [10]),
	.F(\gpu/btree_mux/layer1_flags [5])
);
defparam \gpu/btree_mux/layer1/layer1_flags_5_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_7_s  (
	.I0(\gpu/collisions_buffer [15]),
	.I1(\gpu/collisions_buffer [14]),
	.F(\gpu/btree_mux/layer1_flags [7])
);
defparam \gpu/btree_mux/layer1/layer1_flags_7_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_9_s  (
	.I0(\gpu/collisions_buffer [19]),
	.I1(\gpu/collisions_buffer [18]),
	.F(\gpu/btree_mux/layer1_flags [9])
);
defparam \gpu/btree_mux/layer1/layer1_flags_9_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_13_s  (
	.I0(\gpu/collisions_buffer [27]),
	.I1(\gpu/collisions_buffer [26]),
	.F(\gpu/btree_mux/layer1_flags [13])
);
defparam \gpu/btree_mux/layer1/layer1_flags_13_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_15_s  (
	.I0(\gpu/collisions_buffer [31]),
	.I1(\gpu/collisions_buffer [30]),
	.F(\gpu/btree_mux/layer1_flags [15])
);
defparam \gpu/btree_mux/layer1/layer1_flags_15_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_19_s  (
	.I0(\gpu/collisions_buffer [39]),
	.I1(\gpu/collisions_buffer [38]),
	.F(\gpu/btree_mux/layer1_flags [19])
);
defparam \gpu/btree_mux/layer1/layer1_flags_19_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_21_s  (
	.I0(\gpu/collisions_buffer [43]),
	.I1(\gpu/collisions_buffer [42]),
	.F(\gpu/btree_mux/layer1_flags [21])
);
defparam \gpu/btree_mux/layer1/layer1_flags_21_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_23_s  (
	.I0(\gpu/collisions_buffer [47]),
	.I1(\gpu/collisions_buffer [46]),
	.F(\gpu/btree_mux/layer1_flags [23])
);
defparam \gpu/btree_mux/layer1/layer1_flags_23_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_27_s  (
	.I0(\gpu/collisions_buffer [55]),
	.I1(\gpu/collisions_buffer [54]),
	.F(\gpu/btree_mux/layer1_flags [27])
);
defparam \gpu/btree_mux/layer1/layer1_flags_27_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_29_s  (
	.I0(\gpu/collisions_buffer [59]),
	.I1(\gpu/collisions_buffer [58]),
	.F(\gpu/btree_mux/layer1_flags [29])
);
defparam \gpu/btree_mux/layer1/layer1_flags_29_s .INIT=4'hE;
LUT2 \gpu/btree_mux/layer1/layer1_flags_31_s  (
	.I0(\gpu/collisions_buffer [63]),
	.I1(\gpu/collisions_buffer [62]),
	.F(\gpu/btree_mux/layer1_flags [31])
);
defparam \gpu/btree_mux/layer1/layer1_flags_31_s .INIT=4'hE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_5_s0  (
	.I0(\gpu/collisions_buffer [21]),
	.I1(\gpu/collisions_buffer [20]),
	.I2(\gpu/collisions_buffer [23]),
	.I3(\gpu/collisions_buffer [22]),
	.F(\gpu/btree_mux/layer2_flags [5])
);
defparam \gpu/btree_mux/layer2/layer2_flags_5_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_7_s0  (
	.I0(\gpu/collisions_buffer [29]),
	.I1(\gpu/collisions_buffer [28]),
	.I2(\gpu/collisions_buffer [31]),
	.I3(\gpu/collisions_buffer [30]),
	.F(\gpu/btree_mux/layer2_flags [7])
);
defparam \gpu/btree_mux/layer2/layer2_flags_7_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_9_s0  (
	.I0(\gpu/collisions_buffer [37]),
	.I1(\gpu/collisions_buffer [36]),
	.I2(\gpu/collisions_buffer [39]),
	.I3(\gpu/collisions_buffer [38]),
	.F(\gpu/btree_mux/layer2_flags [9])
);
defparam \gpu/btree_mux/layer2/layer2_flags_9_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_11_s0  (
	.I0(\gpu/collisions_buffer [45]),
	.I1(\gpu/collisions_buffer [44]),
	.I2(\gpu/collisions_buffer [47]),
	.I3(\gpu/collisions_buffer [46]),
	.F(\gpu/btree_mux/layer2_flags [11])
);
defparam \gpu/btree_mux/layer2/layer2_flags_11_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_13_s0  (
	.I0(\gpu/collisions_buffer [53]),
	.I1(\gpu/collisions_buffer [52]),
	.I2(\gpu/collisions_buffer [55]),
	.I3(\gpu/collisions_buffer [54]),
	.F(\gpu/btree_mux/layer2_flags [13])
);
defparam \gpu/btree_mux/layer2/layer2_flags_13_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_15_s0  (
	.I0(\gpu/collisions_buffer [61]),
	.I1(\gpu/collisions_buffer [60]),
	.I2(\gpu/collisions_buffer [63]),
	.I3(\gpu/collisions_buffer [62]),
	.F(\gpu/btree_mux/layer2_flags [15])
);
defparam \gpu/btree_mux/layer2/layer2_flags_15_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_1_s0  (
	.I0(\gpu/collisions_buffer [5]),
	.I1(\gpu/collisions_buffer [4]),
	.I2(\gpu/collisions_buffer [7]),
	.I3(\gpu/collisions_buffer [6]),
	.F(\gpu/btree_mux/layer2_flags [1])
);
defparam \gpu/btree_mux/layer2/layer2_flags_1_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer2/layer2_flags_3_s0  (
	.I0(\gpu/collisions_buffer [13]),
	.I1(\gpu/collisions_buffer [12]),
	.I2(\gpu/collisions_buffer [15]),
	.I3(\gpu/collisions_buffer [14]),
	.F(\gpu/btree_mux/layer2_flags [3])
);
defparam \gpu/btree_mux/layer2/layer2_flags_3_s0 .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer3/layer3_flags_1_s  (
	.I0(\gpu/collisions_buffer [9]),
	.I1(\gpu/collisions_buffer [8]),
	.I2(\gpu/btree_mux/layer1_flags [5]),
	.I3(\gpu/btree_mux/layer2_flags [3]),
	.F(\gpu/btree_mux/layer3_flags [1])
);
defparam \gpu/btree_mux/layer3/layer3_flags_1_s .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer3/layer3_flags_3_s  (
	.I0(\gpu/collisions_buffer [25]),
	.I1(\gpu/collisions_buffer [24]),
	.I2(\gpu/btree_mux/layer1_flags [13]),
	.I3(\gpu/btree_mux/layer2_flags [7]),
	.F(\gpu/btree_mux/layer3_flags [3])
);
defparam \gpu/btree_mux/layer3/layer3_flags_3_s .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer3/layer3_flags_5_s  (
	.I0(\gpu/collisions_buffer [41]),
	.I1(\gpu/collisions_buffer [40]),
	.I2(\gpu/btree_mux/layer1_flags [21]),
	.I3(\gpu/btree_mux/layer2_flags [11]),
	.F(\gpu/btree_mux/layer3_flags [5])
);
defparam \gpu/btree_mux/layer3/layer3_flags_5_s .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer3/layer3_flags_7_s  (
	.I0(\gpu/collisions_buffer [57]),
	.I1(\gpu/collisions_buffer [56]),
	.I2(\gpu/btree_mux/layer1_flags [29]),
	.I3(\gpu/btree_mux/layer2_flags [15]),
	.F(\gpu/btree_mux/layer3_flags [7])
);
defparam \gpu/btree_mux/layer3/layer3_flags_7_s .INIT=16'hFFFE;
LUT4 \gpu/btree_mux/layer4/layer4_flags_1_s  (
	.I0(\gpu/collisions_buffer [17]),
	.I1(\gpu/collisions_buffer [16]),
	.I2(\gpu/btree_mux/layer3_flags [3]),
	.I3(\gpu/btree_mux/layer4/layer4_flags_1_5 ),
	.F(\gpu/btree_mux/layer4_flags [1])
);
defparam \gpu/btree_mux/layer4/layer4_flags_1_s .INIT=16'hFEFF;
LUT4 \gpu/btree_mux/layer4/layer4_flags_3_s  (
	.I0(\gpu/collisions_buffer [49]),
	.I1(\gpu/collisions_buffer [48]),
	.I2(\gpu/btree_mux/layer3_flags [7]),
	.I3(\gpu/btree_mux/layer4/layer4_flags_3_5 ),
	.F(\gpu/btree_mux/layer4_flags [3])
);
defparam \gpu/btree_mux/layer4/layer4_flags_3_s .INIT=16'hFEFF;
LUT3 \gpu/btree_mux/layer4/layer4_flags_3_s1  (
	.I0(\gpu/collisions_buffer [51]),
	.I1(\gpu/collisions_buffer [50]),
	.I2(\gpu/btree_mux/layer2_flags [13]),
	.F(\gpu/btree_mux/layer4/layer4_flags_3_5 )
);
defparam \gpu/btree_mux/layer4/layer4_flags_3_s1 .INIT=8'h01;
LUT3 \gpu/btree_mux/layer4/layer4_flags_1_s1  (
	.I0(\gpu/collisions_buffer [19]),
	.I1(\gpu/collisions_buffer [18]),
	.I2(\gpu/btree_mux/layer2_flags [5]),
	.F(\gpu/btree_mux/layer4/layer4_flags_1_5 )
);
defparam \gpu/btree_mux/layer4/layer4_flags_1_s1 .INIT=8'h01;
LUT4 \gpu/btree_mux/layer5/layer5_flags_1_s  (
	.I0(\gpu/collisions_buffer [33]),
	.I1(\gpu/collisions_buffer [32]),
	.I2(\gpu/btree_mux/layer4_flags [3]),
	.I3(\gpu/btree_mux/layer5/layer5_flags_1_5 ),
	.F(\gpu/layer5_flags [1])
);
defparam \gpu/btree_mux/layer5/layer5_flags_1_s .INIT=16'hFEFF;
LUT4 \gpu/btree_mux/layer5/layer5_flags_1_s1  (
	.I0(\gpu/collisions_buffer [35]),
	.I1(\gpu/collisions_buffer [34]),
	.I2(\gpu/btree_mux/layer2_flags [9]),
	.I3(\gpu/btree_mux/layer3_flags [5]),
	.F(\gpu/btree_mux/layer5/layer5_flags_1_5 )
);
defparam \gpu/btree_mux/layer5/layer5_flags_1_s1 .INIT=16'h0001;
LUT3 \gpu/btree_mux/layer6/rect_idx_new_2_s2  (
	.I0(\gpu/btree_mux/layer3_flags [1]),
	.I1(\gpu/btree_mux/layer2_flags [1]),
	.I2(\gpu/btree_mux/layer2_flags [3]),
	.F(\gpu/btree_mux/layer6/layer4_data[0] [2])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_2_s2 .INIT=8'hF4;
LUT3 \gpu/btree_mux/layer6/rect_idx_new_2_s3  (
	.I0(\gpu/btree_mux/layer3_flags [3]),
	.I1(\gpu/btree_mux/layer2_flags [5]),
	.I2(\gpu/btree_mux/layer2_flags [7]),
	.F(\gpu/btree_mux/layer6/layer4_data[1] [2])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_2_s3 .INIT=8'hF4;
LUT3 \gpu/btree_mux/layer6/rect_idx_new_2_s4  (
	.I0(\gpu/btree_mux/layer3_flags [5]),
	.I1(\gpu/btree_mux/layer2_flags [9]),
	.I2(\gpu/btree_mux/layer2_flags [11]),
	.F(\gpu/btree_mux/layer6/layer4_data[2] [2])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_2_s4 .INIT=8'hF4;
LUT3 \gpu/btree_mux/layer6/rect_idx_new_2_s5  (
	.I0(\gpu/btree_mux/layer3_flags [7]),
	.I1(\gpu/btree_mux/layer2_flags [13]),
	.I2(\gpu/btree_mux/layer2_flags [15]),
	.F(\gpu/btree_mux/layer6/layer4_data[3] [2])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_2_s5 .INIT=8'hF4;
LUT3 \gpu/btree_mux/layer6/rect_idx_new_4_s  (
	.I0(\gpu/layer5_flags [1]),
	.I1(\gpu/btree_mux/layer4_flags [1]),
	.I2(\gpu/btree_mux/layer4_flags [3]),
	.F(\gpu/rect_idx_new [4])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_4_s .INIT=8'hF4;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_3_s  (
	.I0(\gpu/btree_mux/layer3_flags [7]),
	.I1(\gpu/btree_mux/layer6/rect_idx_new_3_3 ),
	.I2(\gpu/btree_mux/layer6/rect_idx_new_3_4 ),
	.I3(\gpu/layer5_flags [1]),
	.F(\gpu/rect_idx_new [3])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_3_s .INIT=16'hEE0F;
LUT4 \gpu/btree_mux/layer6/any_collision_new_s  (
	.I0(\gpu/collisions_buffer [1]),
	.I1(\gpu/collisions_buffer [0]),
	.I2(\gpu/layer5_flags [1]),
	.I3(\gpu/btree_mux/layer6/any_collision_new_3 ),
	.F(\gpu/any_collision_new )
);
defparam \gpu/btree_mux/layer6/any_collision_new_s .INIT=16'hFEFF;
LUT2 \gpu/btree_mux/layer6/rect_idx_new_3_s0  (
	.I0(\gpu/btree_mux/layer4_flags [3]),
	.I1(\gpu/btree_mux/layer3_flags [5]),
	.F(\gpu/btree_mux/layer6/rect_idx_new_3_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_3_s0 .INIT=4'h4;
LUT3 \gpu/btree_mux/layer6/rect_idx_new_3_s1  (
	.I0(\gpu/btree_mux/layer4_flags [1]),
	.I1(\gpu/btree_mux/layer3_flags [1]),
	.I2(\gpu/btree_mux/layer3_flags [3]),
	.F(\gpu/btree_mux/layer6/rect_idx_new_3_4 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_3_s1 .INIT=8'h0B;
LUT4 \gpu/btree_mux/layer6/any_collision_new_s0  (
	.I0(\gpu/btree_mux/layer1_flags [1]),
	.I1(\gpu/btree_mux/layer2_flags [1]),
	.I2(\gpu/btree_mux/layer3_flags [1]),
	.I3(\gpu/btree_mux/layer4_flags [1]),
	.F(\gpu/btree_mux/layer6/any_collision_new_3 )
);
defparam \gpu/btree_mux/layer6/any_collision_new_s0 .INIT=16'h0001;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s8  (
	.I0(\gpu/btree_mux/layer2_flags [5]),
	.I1(\gpu/btree_mux/layer1_flags [9]),
	.I2(\gpu/collisions_buffer [23]),
	.I3(\gpu/collisions_buffer [22]),
	.F(\gpu/btree_mux/layer6/layer3_data[2] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s8 .INIT=16'hFFF4;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s19  (
	.I0(\gpu/collisions_buffer [21]),
	.I1(\gpu/collisions_buffer [23]),
	.I2(\gpu/collisions_buffer [23]),
	.I3(\gpu/collisions_buffer [22]),
	.F(\gpu/btree_mux/layer6/layer2_data[5]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s19 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s9  (
	.I0(\gpu/btree_mux/layer2_flags [7]),
	.I1(\gpu/collisions_buffer [27]),
	.I2(\gpu/collisions_buffer [26]),
	.I3(\gpu/btree_mux/layer1_flags [15]),
	.F(\gpu/btree_mux/layer6/layer3_data[3] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s9 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s20  (
	.I0(\gpu/collisions_buffer [25]),
	.I1(\gpu/collisions_buffer [27]),
	.I2(\gpu/collisions_buffer [27]),
	.I3(\gpu/collisions_buffer [26]),
	.F(\gpu/btree_mux/layer6/layer2_data[6]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s20 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s21  (
	.I0(\gpu/collisions_buffer [29]),
	.I1(\gpu/collisions_buffer [31]),
	.I2(\gpu/collisions_buffer [31]),
	.I3(\gpu/collisions_buffer [30]),
	.F(\gpu/btree_mux/layer6/layer2_data[7]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s21 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s10  (
	.I0(\gpu/btree_mux/layer2_flags [9]),
	.I1(\gpu/collisions_buffer [35]),
	.I2(\gpu/collisions_buffer [34]),
	.I3(\gpu/btree_mux/layer1_flags [19]),
	.F(\gpu/btree_mux/layer6/layer3_data[4] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s10 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s22  (
	.I0(\gpu/collisions_buffer [33]),
	.I1(\gpu/collisions_buffer [35]),
	.I2(\gpu/collisions_buffer [35]),
	.I3(\gpu/collisions_buffer [34]),
	.F(\gpu/btree_mux/layer6/layer2_data[8]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s22 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s23  (
	.I0(\gpu/collisions_buffer [37]),
	.I1(\gpu/collisions_buffer [39]),
	.I2(\gpu/collisions_buffer [39]),
	.I3(\gpu/collisions_buffer [38]),
	.F(\gpu/btree_mux/layer6/layer2_data[9]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s23 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s6  (
	.I0(\gpu/btree_mux/layer2_flags [1]),
	.I1(\gpu/collisions_buffer [3]),
	.I2(\gpu/collisions_buffer [2]),
	.I3(\gpu/btree_mux/layer1_flags [3]),
	.F(\gpu/btree_mux/layer6/layer3_data[0] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s6 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s14  (
	.I0(\gpu/collisions_buffer [1]),
	.I1(\gpu/collisions_buffer [3]),
	.I2(\gpu/collisions_buffer [3]),
	.I3(\gpu/collisions_buffer [2]),
	.F(\gpu/btree_mux/layer6/layer2_data[0]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s14 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s11  (
	.I0(\gpu/btree_mux/layer2_flags [11]),
	.I1(\gpu/collisions_buffer [43]),
	.I2(\gpu/collisions_buffer [42]),
	.I3(\gpu/btree_mux/layer1_flags [23]),
	.F(\gpu/btree_mux/layer6/layer3_data[5] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s11 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s24  (
	.I0(\gpu/collisions_buffer [41]),
	.I1(\gpu/collisions_buffer [43]),
	.I2(\gpu/collisions_buffer [43]),
	.I3(\gpu/collisions_buffer [42]),
	.F(\gpu/btree_mux/layer6/layer2_data[10]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s24 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s25  (
	.I0(\gpu/collisions_buffer [45]),
	.I1(\gpu/collisions_buffer [47]),
	.I2(\gpu/collisions_buffer [47]),
	.I3(\gpu/collisions_buffer [46]),
	.F(\gpu/btree_mux/layer6/layer2_data[11]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s25 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s12  (
	.I0(\gpu/btree_mux/layer2_flags [13]),
	.I1(\gpu/collisions_buffer [51]),
	.I2(\gpu/collisions_buffer [50]),
	.I3(\gpu/btree_mux/layer1_flags [27]),
	.F(\gpu/btree_mux/layer6/layer3_data[6] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s12 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s26  (
	.I0(\gpu/collisions_buffer [49]),
	.I1(\gpu/collisions_buffer [51]),
	.I2(\gpu/collisions_buffer [51]),
	.I3(\gpu/collisions_buffer [50]),
	.F(\gpu/btree_mux/layer6/layer2_data[12]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s26 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s27  (
	.I0(\gpu/collisions_buffer [53]),
	.I1(\gpu/collisions_buffer [55]),
	.I2(\gpu/collisions_buffer [55]),
	.I3(\gpu/collisions_buffer [54]),
	.F(\gpu/btree_mux/layer6/layer2_data[13]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s27 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s13  (
	.I0(\gpu/btree_mux/layer2_flags [15]),
	.I1(\gpu/collisions_buffer [59]),
	.I2(\gpu/collisions_buffer [58]),
	.I3(\gpu/btree_mux/layer1_flags [31]),
	.F(\gpu/btree_mux/layer6/layer3_data[7] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s13 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s28  (
	.I0(\gpu/collisions_buffer [57]),
	.I1(\gpu/collisions_buffer [59]),
	.I2(\gpu/collisions_buffer [59]),
	.I3(\gpu/collisions_buffer [58]),
	.F(\gpu/btree_mux/layer6/layer2_data[14]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s28 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s29  (
	.I0(\gpu/collisions_buffer [61]),
	.I1(\gpu/collisions_buffer [63]),
	.I2(\gpu/collisions_buffer [63]),
	.I3(\gpu/collisions_buffer [62]),
	.F(\gpu/btree_mux/layer6/layer2_data[15]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s29 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s15  (
	.I0(\gpu/collisions_buffer [5]),
	.I1(\gpu/collisions_buffer [7]),
	.I2(\gpu/collisions_buffer [7]),
	.I3(\gpu/collisions_buffer [6]),
	.F(\gpu/btree_mux/layer6/layer2_data[1]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s15 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_1_s7  (
	.I0(\gpu/btree_mux/layer2_flags [3]),
	.I1(\gpu/collisions_buffer [11]),
	.I2(\gpu/collisions_buffer [10]),
	.I3(\gpu/btree_mux/layer1_flags [7]),
	.F(\gpu/btree_mux/layer6/layer3_data[1] [1])
);
defparam \gpu/btree_mux/layer6/rect_idx_new_1_s7 .INIT=16'hFF54;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s16  (
	.I0(\gpu/collisions_buffer [9]),
	.I1(\gpu/collisions_buffer [11]),
	.I2(\gpu/collisions_buffer [11]),
	.I3(\gpu/collisions_buffer [10]),
	.F(\gpu/btree_mux/layer6/layer2_data[2]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s16 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s17  (
	.I0(\gpu/collisions_buffer [13]),
	.I1(\gpu/collisions_buffer [15]),
	.I2(\gpu/collisions_buffer [15]),
	.I3(\gpu/collisions_buffer [14]),
	.F(\gpu/btree_mux/layer6/layer2_data[3]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s17 .INIT=16'hCCCA;
LUT4 \gpu/btree_mux/layer6/rect_idx_new_0_s18  (
	.I0(\gpu/collisions_buffer [17]),
	.I1(\gpu/collisions_buffer [19]),
	.I2(\gpu/collisions_buffer [19]),
	.I3(\gpu/collisions_buffer [18]),
	.F(\gpu/btree_mux/layer6/layer2_data[4]_0_3 )
);
defparam \gpu/btree_mux/layer6/rect_idx_new_0_s18 .INIT=16'hCCCA;
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s6  (
	.I0(\gpu/btree_mux/layer6/layer2_data[0]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[1]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [1]),
	.O(\gpu/btree_mux/layer6/layer3_data[0] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s7  (
	.I0(\gpu/btree_mux/layer6/layer2_data[2]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[3]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [3]),
	.O(\gpu/btree_mux/layer6/layer3_data[1] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s8  (
	.I0(\gpu/btree_mux/layer6/layer2_data[4]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[5]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [5]),
	.O(\gpu/btree_mux/layer6/layer3_data[2] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s9  (
	.I0(\gpu/btree_mux/layer6/layer2_data[6]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[7]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [7]),
	.O(\gpu/btree_mux/layer6/layer3_data[3] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s10  (
	.I0(\gpu/btree_mux/layer6/layer2_data[8]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[9]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [9]),
	.O(\gpu/btree_mux/layer6/layer3_data[4] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s11  (
	.I0(\gpu/btree_mux/layer6/layer2_data[10]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[11]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [11]),
	.O(\gpu/btree_mux/layer6/layer3_data[5] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s12  (
	.I0(\gpu/btree_mux/layer6/layer2_data[12]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[13]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [13]),
	.O(\gpu/btree_mux/layer6/layer3_data[6] [0])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_0_s13  (
	.I0(\gpu/btree_mux/layer6/layer2_data[14]_0_3 ),
	.I1(\gpu/btree_mux/layer6/layer2_data[15]_0_3 ),
	.S0(\gpu/btree_mux/layer2_flags [15]),
	.O(\gpu/btree_mux/layer6/layer3_data[7] [0])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_0_s2  (
	.I0(\gpu/btree_mux/layer6/layer3_data[0] [0]),
	.I1(\gpu/btree_mux/layer6/layer3_data[1] [0]),
	.S0(\gpu/btree_mux/layer3_flags [1]),
	.O(\gpu/btree_mux/layer6/layer4_data[0] [0])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_0_s3  (
	.I0(\gpu/btree_mux/layer6/layer3_data[2] [0]),
	.I1(\gpu/btree_mux/layer6/layer3_data[3] [0]),
	.S0(\gpu/btree_mux/layer3_flags [3]),
	.O(\gpu/btree_mux/layer6/layer4_data[1] [0])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_0_s4  (
	.I0(\gpu/btree_mux/layer6/layer3_data[4] [0]),
	.I1(\gpu/btree_mux/layer6/layer3_data[5] [0]),
	.S0(\gpu/btree_mux/layer3_flags [5]),
	.O(\gpu/btree_mux/layer6/layer4_data[2] [0])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_0_s5  (
	.I0(\gpu/btree_mux/layer6/layer3_data[6] [0]),
	.I1(\gpu/btree_mux/layer6/layer3_data[7] [0]),
	.S0(\gpu/btree_mux/layer3_flags [7]),
	.O(\gpu/btree_mux/layer6/layer4_data[3] [0])
);
MUX2_LUT7 \gpu/btree_mux/layer6/rect_idx_new_0_s0  (
	.I0(\gpu/btree_mux/layer6/layer4_data[0] [0]),
	.I1(\gpu/btree_mux/layer6/layer4_data[1] [0]),
	.S0(\gpu/btree_mux/layer4_flags [1]),
	.O(\gpu/btree_mux/layer6/layer5_data[0] [0])
);
MUX2_LUT7 \gpu/btree_mux/layer6/rect_idx_new_0_s1  (
	.I0(\gpu/btree_mux/layer6/layer4_data[2] [0]),
	.I1(\gpu/btree_mux/layer6/layer4_data[3] [0]),
	.S0(\gpu/btree_mux/layer4_flags [3]),
	.O(\gpu/btree_mux/layer6/layer5_data[1] [0])
);
MUX2_LUT8 \gpu/btree_mux/layer6/rect_idx_new_0_s  (
	.I0(\gpu/btree_mux/layer6/layer5_data[0] [0]),
	.I1(\gpu/btree_mux/layer6/layer5_data[1] [0]),
	.S0(\gpu/layer5_flags [1]),
	.O(\gpu/rect_idx_new [0])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_2_s  (
	.I0(\gpu/btree_mux/layer6/layer5_data[0] [2]),
	.I1(\gpu/btree_mux/layer6/layer5_data[1] [2]),
	.S0(\gpu/layer5_flags [1]),
	.O(\gpu/rect_idx_new [2])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_2_s0  (
	.I0(\gpu/btree_mux/layer6/layer4_data[0] [2]),
	.I1(\gpu/btree_mux/layer6/layer4_data[1] [2]),
	.S0(\gpu/btree_mux/layer4_flags [1]),
	.O(\gpu/btree_mux/layer6/layer5_data[0] [2])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_2_s1  (
	.I0(\gpu/btree_mux/layer6/layer4_data[2] [2]),
	.I1(\gpu/btree_mux/layer6/layer4_data[3] [2]),
	.S0(\gpu/btree_mux/layer4_flags [3]),
	.O(\gpu/btree_mux/layer6/layer5_data[1] [2])
);
MUX2_LUT7 \gpu/btree_mux/layer6/rect_idx_new_1_s  (
	.I0(\gpu/btree_mux/layer6/layer5_data[0] [1]),
	.I1(\gpu/btree_mux/layer6/layer5_data[1] [1]),
	.S0(\gpu/layer5_flags [1]),
	.O(\gpu/rect_idx_new [1])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_1_s0  (
	.I0(\gpu/btree_mux/layer6/layer4_data[0] [1]),
	.I1(\gpu/btree_mux/layer6/layer4_data[1] [1]),
	.S0(\gpu/btree_mux/layer4_flags [1]),
	.O(\gpu/btree_mux/layer6/layer5_data[0] [1])
);
MUX2_LUT6 \gpu/btree_mux/layer6/rect_idx_new_1_s1  (
	.I0(\gpu/btree_mux/layer6/layer4_data[2] [1]),
	.I1(\gpu/btree_mux/layer6/layer4_data[3] [1]),
	.S0(\gpu/btree_mux/layer4_flags [3]),
	.O(\gpu/btree_mux/layer6/layer5_data[1] [1])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_1_s2  (
	.I0(\gpu/btree_mux/layer6/layer3_data[0] [1]),
	.I1(\gpu/btree_mux/layer6/layer3_data[1] [1]),
	.S0(\gpu/btree_mux/layer3_flags [1]),
	.O(\gpu/btree_mux/layer6/layer4_data[0] [1])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_1_s3  (
	.I0(\gpu/btree_mux/layer6/layer3_data[2] [1]),
	.I1(\gpu/btree_mux/layer6/layer3_data[3] [1]),
	.S0(\gpu/btree_mux/layer3_flags [3]),
	.O(\gpu/btree_mux/layer6/layer4_data[1] [1])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_1_s4  (
	.I0(\gpu/btree_mux/layer6/layer3_data[4] [1]),
	.I1(\gpu/btree_mux/layer6/layer3_data[5] [1]),
	.S0(\gpu/btree_mux/layer3_flags [5]),
	.O(\gpu/btree_mux/layer6/layer4_data[2] [1])
);
MUX2_LUT5 \gpu/btree_mux/layer6/rect_idx_new_1_s5  (
	.I0(\gpu/btree_mux/layer6/layer3_data[6] [1]),
	.I1(\gpu/btree_mux/layer6/layer3_data[7] [1]),
	.S0(\gpu/btree_mux/layer3_flags [7]),
	.O(\gpu/btree_mux/layer6/layer4_data[3] [1])
);
LUT2 \hdmi/rgb_p_addr_tmp_s11  (
	.I0(reset_counter[0]),
	.I1(\hdmi/enc11_0_9 ),
	.F(\hdmi/rgb_p_addr_tmp_20 )
);
defparam \hdmi/rgb_p_addr_tmp_s11 .INIT=4'h9;
DFF \hdmi/hve_p_1_s0  (
	.D(\dvh_delay[4] [1]),
	.CLK(system_clk),
	.Q(\hdmi/hve_p [1])
);
defparam \hdmi/hve_p_1_s0 .INIT=1'b0;
DFF \hdmi/hve_p_0_s0  (
	.D(\dvh_delay[4] [0]),
	.CLK(system_clk),
	.Q(\hdmi/hve_p [0])
);
defparam \hdmi/hve_p_0_s0 .INIT=1'b0;
DFF \hdmi/hve_p_2_s0  (
	.D(\dvh_delay[4] [2]),
	.CLK(system_clk),
	.Q(\hdmi/hve_p [2])
);
defparam \hdmi/hve_p_2_s0 .INIT=1'b0;
RAM16SDP4 \hdmi/rgb_p_3_s5  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({rgb_reg[3:0]}),
	.WAD({GND, GND, \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, GND, \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/dat1 [6:3]}));
defparam \hdmi/rgb_p_3_s5 .INIT_0=16'h0000;
defparam \hdmi/rgb_p_3_s5 .INIT_1=16'h0000;
defparam \hdmi/rgb_p_3_s5 .INIT_2=16'h0000;
defparam \hdmi/rgb_p_3_s5 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/rgb_p_3_s6  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({rgb_reg[7:4]}),
	.WAD({GND, GND, \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, GND, \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/dat1_0 [4:2], \hdmi/dat1 [7]}));
defparam \hdmi/rgb_p_3_s6 .INIT_0=16'h0000;
defparam \hdmi/rgb_p_3_s6 .INIT_1=16'h0000;
defparam \hdmi/rgb_p_3_s6 .INIT_2=16'h0000;
defparam \hdmi/rgb_p_3_s6 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/rgb_p_3_s7  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({rgb_reg[11:8]}),
	.WAD({GND, GND, \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, GND, \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/dat1_1 [3], \hdmi/dat1_0 [7:5]}));
defparam \hdmi/rgb_p_3_s7 .INIT_0=16'h0000;
defparam \hdmi/rgb_p_3_s7 .INIT_1=16'h0000;
defparam \hdmi/rgb_p_3_s7 .INIT_2=16'h0000;
defparam \hdmi/rgb_p_3_s7 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/rgb_p_3_s8  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({rgb_reg[15:12]}),
	.WAD({GND, GND, \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, GND, \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/dat1_1 [7:4]}));
defparam \hdmi/rgb_p_3_s8 .INIT_0=16'h0000;
defparam \hdmi/rgb_p_3_s8 .INIT_1=16'h0000;
defparam \hdmi/rgb_p_3_s8 .INIT_2=16'h0000;
defparam \hdmi/rgb_p_3_s8 .INIT_3=16'h0000;
OSER10 \hdmi/ser_c0  (
	.D0(\hdmi/tmds_ch0 [0]),
	.D1(\hdmi/tmds_ch0 [1]),
	.D2(\hdmi/tmds_ch0 [2]),
	.D3(\hdmi/tmds_ch0 [3]),
	.D4(\hdmi/tmds_ch0 [4]),
	.D5(\hdmi/tmds_ch0 [5]),
	.D6(\hdmi/tmds_ch0 [6]),
	.D7(\hdmi/tmds_ch0 [7]),
	.D8(\hdmi/tmds_ch0 [8]),
	.D9(\hdmi/tmds_ch0 [9]),
	.PCLK(system_clk),
	.FCLK(vga_x5),
	.RESET(n7_6),
	.Q(\hdmi/serial_tmds [0])
);
defparam \hdmi/ser_c0 .GSREN="false";
defparam \hdmi/ser_c0 .LSREN="true";
OSER10 \hdmi/ser_c1  (
	.D0(\hdmi/tmds_ch1 [0]),
	.D1(\hdmi/tmds_ch1 [1]),
	.D2(\hdmi/tmds_ch1 [2]),
	.D3(\hdmi/tmds_ch1 [3]),
	.D4(\hdmi/tmds_ch1 [4]),
	.D5(\hdmi/tmds_ch1 [5]),
	.D6(\hdmi/tmds_ch1 [6]),
	.D7(\hdmi/tmds_ch1 [7]),
	.D8(\hdmi/tmds_ch1 [8]),
	.D9(\hdmi/tmds_ch1 [9]),
	.PCLK(system_clk),
	.FCLK(vga_x5),
	.RESET(n7_6),
	.Q(\hdmi/serial_tmds [1])
);
defparam \hdmi/ser_c1 .GSREN="false";
defparam \hdmi/ser_c1 .LSREN="true";
OSER10 \hdmi/ser_c2  (
	.D0(\hdmi/tmds_ch2 [0]),
	.D1(\hdmi/tmds_ch2 [1]),
	.D2(\hdmi/tmds_ch2 [2]),
	.D3(\hdmi/tmds_ch2 [3]),
	.D4(\hdmi/tmds_ch2 [4]),
	.D5(\hdmi/tmds_ch2 [5]),
	.D6(\hdmi/tmds_ch2 [6]),
	.D7(\hdmi/tmds_ch2 [7]),
	.D8(\hdmi/tmds_ch2 [8]),
	.D9(\hdmi/tmds_ch2 [9]),
	.PCLK(system_clk),
	.FCLK(vga_x5),
	.RESET(n7_6),
	.Q(\hdmi/serial_tmds [2])
);
defparam \hdmi/ser_c2 .GSREN="false";
defparam \hdmi/ser_c2 .LSREN="true";
OSER10 \hdmi/ser_c3  (
	.D0(VCC),
	.D1(VCC),
	.D2(VCC),
	.D3(VCC),
	.D4(VCC),
	.D5(GND),
	.D6(GND),
	.D7(GND),
	.D8(GND),
	.D9(GND),
	.PCLK(system_clk),
	.FCLK(vga_x5),
	.RESET(n7_6),
	.Q(\hdmi/serial_tmds [3])
);
defparam \hdmi/ser_c3 .GSREN="false";
defparam \hdmi/ser_c3 .LSREN="true";
LUT3 \hdmi/encode_b/n28_s0  (
	.I0(\hdmi/encode_b/par3 [1]),
	.I1(\hdmi/encode_b/par3 [2]),
	.I2(\hdmi/encode_b/dat3 [3]),
	.F(\hdmi/encode_b/n28_3 )
);
defparam \hdmi/encode_b/n28_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n32_s0  (
	.I0(\hdmi/encode_b/par4 [2]),
	.I1(\hdmi/encode_b/par4 [3]),
	.I2(\hdmi/encode_b/dat4 [4]),
	.F(\hdmi/encode_b/n32_3 )
);
defparam \hdmi/encode_b/n32_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n33_s0  (
	.I0(\hdmi/encode_b/par4 [1]),
	.I1(\hdmi/encode_b/par4 [2]),
	.I2(\hdmi/encode_b/dat4 [4]),
	.F(\hdmi/encode_b/n33_3 )
);
defparam \hdmi/encode_b/n33_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n36_s0  (
	.I0(\hdmi/encode_b/par5 [3]),
	.I1(\hdmi/encode_b/par5 [4]),
	.I2(\hdmi/encode_b/dat5 [5]),
	.F(\hdmi/encode_b/n36_3 )
);
defparam \hdmi/encode_b/n36_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n37_s0  (
	.I0(\hdmi/encode_b/par5 [2]),
	.I1(\hdmi/encode_b/par5 [3]),
	.I2(\hdmi/encode_b/dat5 [5]),
	.F(\hdmi/encode_b/n37_3 )
);
defparam \hdmi/encode_b/n37_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n38_s0  (
	.I0(\hdmi/encode_b/par5 [2]),
	.I1(\hdmi/encode_b/par5 [1]),
	.I2(\hdmi/encode_b/dat5 [5]),
	.F(\hdmi/encode_b/n38_3 )
);
defparam \hdmi/encode_b/n38_s0 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n41_s0  (
	.I0(\hdmi/encode_b/par6 [3]),
	.I1(\hdmi/encode_b/par6 [4]),
	.I2(\hdmi/encode_b/dat6 [6]),
	.F(\hdmi/encode_b/n41_3 )
);
defparam \hdmi/encode_b/n41_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n42_s0  (
	.I0(\hdmi/encode_b/par6 [2]),
	.I1(\hdmi/encode_b/par6 [3]),
	.I2(\hdmi/encode_b/dat6 [6]),
	.F(\hdmi/encode_b/n42_3 )
);
defparam \hdmi/encode_b/n42_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n46_s0  (
	.I0(\hdmi/encode_b/par7 [3]),
	.I1(\hdmi/encode_b/par7 [4]),
	.I2(\hdmi/encode_b/dat7_0 [7]),
	.F(\hdmi/encode_b/n46_3 )
);
defparam \hdmi/encode_b/n46_s0 .INIT=8'hAC;
LUT2 \hdmi/encode_b/n52_s0  (
	.I0(\hdmi/encode_b/dat2_0 [6]),
	.I1(\hdmi/encode_b/dat2_0 [5]),
	.F(\hdmi/encode_b/n52_3 )
);
defparam \hdmi/encode_b/n52_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n53_s0  (
	.I0(\hdmi/encode_b/dat2_0 [6]),
	.I1(\hdmi/encode_b/dat2_0 [7]),
	.F(\hdmi/encode_b/n53_3 )
);
defparam \hdmi/encode_b/n53_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n54_s0  (
	.I0(\hdmi/encode_b/dat2_0 [7]),
	.I1(\hdmi/encode_b/dat2_0 [3]),
	.F(\hdmi/encode_b/n54_3 )
);
defparam \hdmi/encode_b/n54_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n55_s0  (
	.I0(\hdmi/encode_b/dat2_0 [3]),
	.I1(\hdmi/encode_b/dat2_0 [4]),
	.F(\hdmi/encode_b/n55_3 )
);
defparam \hdmi/encode_b/n55_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n56_s0  (
	.I0(\hdmi/encode_b/dat2_0 [5]),
	.I1(\hdmi/encode_b/dat2_0 [4]),
	.F(\hdmi/encode_b/n56_3 )
);
defparam \hdmi/encode_b/n56_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n59_s0  (
	.I0(\hdmi/encode_b/enc3 [7]),
	.I1(\hdmi/encode_b/dat3 [5]),
	.F(\hdmi/encode_b/n59_3 )
);
defparam \hdmi/encode_b/n59_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n60_s0  (
	.I0(\hdmi/encode_b/enc3 [3]),
	.I1(\hdmi/encode_b/enc3 [6]),
	.F(\hdmi/encode_b/n60_3 )
);
defparam \hdmi/encode_b/n60_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n61_s0  (
	.I0(\hdmi/encode_b/enc3 [7]),
	.I1(\hdmi/encode_b/enc3 [4]),
	.F(\hdmi/encode_b/n61_3 )
);
defparam \hdmi/encode_b/n61_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n62_s0  (
	.I0(\hdmi/encode_b/enc3 [3]),
	.I1(\hdmi/encode_b/enc3 [5]),
	.F(\hdmi/encode_b/n62_3 )
);
defparam \hdmi/encode_b/n62_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n63_s0  (
	.I0(\hdmi/encode_b/enc3 [6]),
	.I1(\hdmi/encode_b/enc3 [4]),
	.F(\hdmi/encode_b/n63_3 )
);
defparam \hdmi/encode_b/n63_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n64_s0  (
	.I0(\hdmi/encode_b/enc3 [7]),
	.I1(\hdmi/encode_b/enc3 [5]),
	.F(\hdmi/encode_b/n64_3 )
);
defparam \hdmi/encode_b/n64_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n65_s0  (
	.I0(\hdmi/encode_b/enc4_0 [4]),
	.I1(\hdmi/encode_b/dat4 [5]),
	.F(\hdmi/encode_b/n65_3_16 )
);
defparam \hdmi/encode_b/n65_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n66_s0  (
	.I0(\hdmi/encode_b/enc4_0 [5]),
	.I1(\hdmi/encode_b/enc4_0 [1]),
	.F(\hdmi/encode_b/n66_3 )
);
defparam \hdmi/encode_b/n66_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n67_s0  (
	.I0(\hdmi/encode_b/enc4_0 [6]),
	.I1(\hdmi/encode_b/enc4_0 [2]),
	.F(\hdmi/encode_b/n67_3_17 )
);
defparam \hdmi/encode_b/n67_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n68_s0  (
	.I0(\hdmi/encode_b/enc4_0 [7]),
	.I1(\hdmi/encode_b/enc4_0 [3]),
	.F(\hdmi/encode_b/n68_3 )
);
defparam \hdmi/encode_b/n68_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n69_s0  (
	.I0(\hdmi/encode_b/enc8 [1]),
	.I1(\hdmi/encode_b/par8_0 [4]),
	.F(\hdmi/encode_b/n69_3 )
);
defparam \hdmi/encode_b/n69_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n70_s0  (
	.I0(\hdmi/encode_b/par8_0 [4]),
	.I1(\hdmi/encode_b/enc8 [3]),
	.F(\hdmi/encode_b/n70_3 )
);
defparam \hdmi/encode_b/n70_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n71_s0  (
	.I0(\hdmi/encode_b/par8_0 [4]),
	.I1(\hdmi/encode_b/enc8 [5]),
	.F(\hdmi/encode_b/n71_3 )
);
defparam \hdmi/encode_b/n71_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n72_s0  (
	.I0(\hdmi/encode_b/par8_0 [4]),
	.I1(\hdmi/encode_b/enc8 [7]),
	.F(\hdmi/encode_b/n72_3 )
);
defparam \hdmi/encode_b/n72_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n73_s0  (
	.I0(\hdmi/encode_b/enc9_0 [0]),
	.I1(\hdmi/encode_b/enc9_0 [4]),
	.F(\hdmi/encode_b/n73_3 )
);
defparam \hdmi/encode_b/n73_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n74_s0  (
	.I0(\hdmi/encode_b/enc9_0 [1]),
	.I1(\hdmi/encode_b/enc9_0 [5]),
	.F(\hdmi/encode_b/n74_3 )
);
defparam \hdmi/encode_b/n74_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n75_s0  (
	.I0(\hdmi/encode_b/enc9_0 [2]),
	.I1(\hdmi/encode_b/enc9_0 [6]),
	.F(\hdmi/encode_b/n75_3 )
);
defparam \hdmi/encode_b/n75_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n76_s0  (
	.I0(\hdmi/encode_b/enc9_0 [3]),
	.I1(\hdmi/encode_b/enc9_0 [7]),
	.F(\hdmi/encode_b/n76_3 )
);
defparam \hdmi/encode_b/n76_s0 .INIT=4'h6;
LUT3 \hdmi/encode_b/n112_s0  (
	.I0(\hdmi/encode_b/n102_4 ),
	.I1(\hdmi/encode_b/par17_20 ),
	.I2(\hdmi/encode_b/eon17_0 [3]),
	.F(\hdmi/encode_b/n112_3 )
);
defparam \hdmi/encode_b/n112_s0 .INIT=8'hB4;
LUT4 \hdmi/encode_b/n113_s0  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/eon17_0 [1]),
	.I2(\hdmi/encode_b/par17_20 ),
	.I3(\hdmi/encode_b/eon17_0 [2]),
	.F(\hdmi/encode_b/n113_3 )
);
defparam \hdmi/encode_b/n113_s0 .INIT=16'h1FE0;
LUT3 \hdmi/encode_b/n114_s0  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/par17_20 ),
	.I2(\hdmi/encode_b/eon17_0 [1]),
	.F(\hdmi/encode_b/n114_3 )
);
defparam \hdmi/encode_b/n114_s0 .INIT=8'h78;
LUT3 \hdmi/encode_b/n121_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/n102_4 ),
	.I2(\hdmi/encode_b/eon17_0 [3]),
	.F(\hdmi/encode_b/n121_3 )
);
defparam \hdmi/encode_b/n121_s0 .INIT=8'hB4;
LUT4 \hdmi/encode_b/n122_s0  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/eon17_0 [1]),
	.I2(\hdmi/encode_b/par17_20 ),
	.I3(\hdmi/encode_b/eon17_0 [2]),
	.F(\hdmi/encode_b/n122_3 )
);
defparam \hdmi/encode_b/n122_s0 .INIT=16'hFE01;
LUT3 \hdmi/encode_b/n123_s0  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/par17_20 ),
	.I2(\hdmi/encode_b/eon17_0 [1]),
	.F(\hdmi/encode_b/n123_3 )
);
defparam \hdmi/encode_b/n123_s0 .INIT=8'hE1;
LUT2 \hdmi/encode_b/n124_s1  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/par17_20 ),
	.F(\hdmi/encode_b/n124_4 )
);
defparam \hdmi/encode_b/n124_s1 .INIT=4'h9;
LUT3 \hdmi/encode_b/n130_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/n102_4 ),
	.I2(\hdmi/encode_b/eon17_0 [3]),
	.F(\hdmi/encode_b/n130_3 )
);
defparam \hdmi/encode_b/n130_s0 .INIT=8'h78;
LUT4 \hdmi/encode_b/n131_s0  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/eon17_0 [1]),
	.I2(\hdmi/encode_b/par17_20 ),
	.I3(\hdmi/encode_b/eon17_0 [2]),
	.F(\hdmi/encode_b/n131_3 )
);
defparam \hdmi/encode_b/n131_s0 .INIT=16'hEF10;
LUT3 \hdmi/encode_b/n132_s0  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/par17_20 ),
	.I2(\hdmi/encode_b/eon17_0 [1]),
	.F(\hdmi/encode_b/n132_3 )
);
defparam \hdmi/encode_b/n132_s0 .INIT=8'hB4;
LUT2 \hdmi/encode_b/n141_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [0]),
	.F(\hdmi/encode_b/n141_3 )
);
defparam \hdmi/encode_b/n141_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n142_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [1]),
	.F(\hdmi/encode_b/n142_3 )
);
defparam \hdmi/encode_b/n142_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n143_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [2]),
	.F(\hdmi/encode_b/n143_3 )
);
defparam \hdmi/encode_b/n143_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n144_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [3]),
	.F(\hdmi/encode_b/n144_3 )
);
defparam \hdmi/encode_b/n144_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n145_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [4]),
	.F(\hdmi/encode_b/n145_3 )
);
defparam \hdmi/encode_b/n145_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n146_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [5]),
	.F(\hdmi/encode_b/n146_3 )
);
defparam \hdmi/encode_b/n146_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n147_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [6]),
	.F(\hdmi/encode_b/n147_3 )
);
defparam \hdmi/encode_b/n147_s0 .INIT=4'h6;
LUT2 \hdmi/encode_b/n148_s0  (
	.I0(\hdmi/encode_b/par17_20 ),
	.I1(\hdmi/encode_b/enc17_0 [7]),
	.F(\hdmi/encode_b/n148_3 )
);
defparam \hdmi/encode_b/n148_s0 .INIT=4'h6;
LUT4 \hdmi/encode_b/n212_s7  (
	.I0(\hdmi/encode_b/tmds_neg18 [7]),
	.I1(\hdmi/encode_b/tmds_pos18 [7]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n184_4 )
);
defparam \hdmi/encode_b/n212_s7 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n213_s6  (
	.I0(\hdmi/encode_b/tmds_neg18 [6]),
	.I1(\hdmi/encode_b/tmds_pos18 [6]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n185_4 )
);
defparam \hdmi/encode_b/n213_s6 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n214_s6  (
	.I0(\hdmi/encode_b/tmds_neg18 [5]),
	.I1(\hdmi/encode_b/tmds_pos18 [5]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n186_4 )
);
defparam \hdmi/encode_b/n214_s6 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n215_s6  (
	.I0(\hdmi/encode_b/tmds_neg18 [4]),
	.I1(\hdmi/encode_b/tmds_pos18 [4]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n187_4 )
);
defparam \hdmi/encode_b/n215_s6 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n216_s6  (
	.I0(\hdmi/encode_b/tmds_neg18 [3]),
	.I1(\hdmi/encode_b/tmds_pos18 [3]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n188_4 )
);
defparam \hdmi/encode_b/n216_s6 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n217_s6  (
	.I0(\hdmi/encode_b/tmds_neg18 [2]),
	.I1(\hdmi/encode_b/tmds_pos18 [2]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n189_4 )
);
defparam \hdmi/encode_b/n217_s6 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n218_s6  (
	.I0(\hdmi/encode_b/tmds_neg18 [1]),
	.I1(\hdmi/encode_b/tmds_pos18 [1]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n190_4 )
);
defparam \hdmi/encode_b/n218_s6 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n219_s7  (
	.I0(\hdmi/encode_b/tmds_neg18 [0]),
	.I1(\hdmi/encode_b/tmds_pos18 [0]),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n191_4 )
);
defparam \hdmi/encode_b/n219_s7 .INIT=16'hCAAC;
LUT3 \hdmi/encode_b/n210_s0  (
	.I0(\hdmi/encode_b/tmds_blank18 [9]),
	.I1(\hdmi/encode_b/n210_4 ),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n210_3 )
);
defparam \hdmi/encode_b/n210_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_b/n211_s0  (
	.I0(\hdmi/encode_b/tmds_even18 [8]),
	.I1(\hdmi/encode_b/tmds_blank18 [8]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n211_3 )
);
defparam \hdmi/encode_b/n211_s0 .INIT=8'hCA;
LUT2 \hdmi/encode_b/n90_s5  (
	.I0(\hdmi/encode_b/tpb11 [2]),
	.I1(\hdmi/encode_b/tpb11 [3]),
	.F(\hdmi/encode_b/n90_8 )
);
defparam \hdmi/encode_b/n90_s5 .INIT=4'h6;
LUT2 \hdmi/encode_b/n90_s6  (
	.I0(\hdmi/encode_b/tpb11 [2]),
	.I1(\hdmi/encode_b/tpb11 [3]),
	.F(\hdmi/encode_b/n90_10 )
);
defparam \hdmi/encode_b/n90_s6 .INIT=4'h8;
LUT2 \hdmi/encode_b/n139_s1  (
	.I0(\hdmi/encode_b/ctl17 [0]),
	.I1(\hdmi/encode_b/ctl17 [1]),
	.F(\hdmi/encode_b/n139_5 )
);
defparam \hdmi/encode_b/n139_s1 .INIT=4'h9;
LUT4 \hdmi/encode_b/n98_s6  (
	.I0(\hdmi/encode_b/n98_17 ),
	.I1(\hdmi/encode_b/n98_18 ),
	.I2(\hdmi/encode_b/tpb11 [0]),
	.I3(\hdmi/encode_b/tpb11 [1]),
	.F(\hdmi/encode_b/n98_16 )
);
defparam \hdmi/encode_b/n98_s6 .INIT=16'h4BB4;
LUT3 \hdmi/encode_b/n96_s2  (
	.I0(\hdmi/encode_b/tpb11 [0]),
	.I1(\hdmi/encode_b/tpb11 [1]),
	.I2(\hdmi/encode_b/n98_17 ),
	.F(\hdmi/encode_b/n96_10 )
);
defparam \hdmi/encode_b/n96_s2 .INIT=8'h80;
LUT4 \hdmi/encode_b/n97_s5  (
	.I0(\hdmi/encode_b/n98_18 ),
	.I1(\hdmi/encode_b/n98_17 ),
	.I2(\hdmi/encode_b/tpb11 [0]),
	.I3(\hdmi/encode_b/tpb11 [1]),
	.F(\hdmi/encode_b/n97_12 )
);
defparam \hdmi/encode_b/n97_s5 .INIT=16'h3AA8;
LUT4 \hdmi/encode_b/n87_s4  (
	.I0(\hdmi/encode_b/tpa11 [0]),
	.I1(\hdmi/encode_b/tpa11 [1]),
	.I2(\hdmi/encode_b/tpa11 [2]),
	.I3(\hdmi/encode_b/tpa11 [3]),
	.F(\hdmi/encode_b/n87_13_18 )
);
defparam \hdmi/encode_b/n87_s4 .INIT=16'h6996;
LUT2 \hdmi/encode_b/n100_s4  (
	.I0(\hdmi/encode_b/eon13 [2]),
	.I1(\hdmi/encode_b/eon13 [3]),
	.F(\hdmi/encode_b/n100_12 )
);
defparam \hdmi/encode_b/n100_s4 .INIT=4'h9;
LUT2 \hdmi/encode_b/tpa12_addr_tmp_s9  (
	.I0(\hdmi/enc11_0_9 ),
	.I1(\hdmi/encode_b/enc11_0_13 ),
	.F(\hdmi/encode_b/tpa12_addr_tmp_21 )
);
defparam \hdmi/encode_b/tpa12_addr_tmp_s9 .INIT=4'h9;
LUT3 \hdmi/encode_b/n212_s6  (
	.I0(\hdmi/encode_b/tmds_even18 [7]),
	.I1(\hdmi/encode_b/tmds_blank18 [7]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n212_7 )
);
defparam \hdmi/encode_b/n212_s6 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n213_s5  (
	.I0(\hdmi/encode_b/tmds_even18 [6]),
	.I1(\hdmi/encode_b/tmds_blank18 [8]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n213_7 )
);
defparam \hdmi/encode_b/n213_s5 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n214_s5  (
	.I0(\hdmi/encode_b/tmds_even18 [5]),
	.I1(\hdmi/encode_b/tmds_blank18 [7]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n214_7 )
);
defparam \hdmi/encode_b/n214_s5 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n215_s5  (
	.I0(\hdmi/encode_b/tmds_even18 [4]),
	.I1(\hdmi/encode_b/tmds_blank18 [8]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n215_7 )
);
defparam \hdmi/encode_b/n215_s5 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n216_s5  (
	.I0(\hdmi/encode_b/tmds_even18 [3]),
	.I1(\hdmi/encode_b/tmds_blank18 [7]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n216_7 )
);
defparam \hdmi/encode_b/n216_s5 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n217_s5  (
	.I0(\hdmi/encode_b/tmds_even18 [2]),
	.I1(\hdmi/encode_b/tmds_blank18 [8]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n217_7 )
);
defparam \hdmi/encode_b/n217_s5 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n218_s5  (
	.I0(\hdmi/encode_b/tmds_even18 [1]),
	.I1(\hdmi/encode_b/tmds_blank18 [7]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n218_7 )
);
defparam \hdmi/encode_b/n218_s5 .INIT=8'hCA;
LUT3 \hdmi/encode_b/n219_s6  (
	.I0(\hdmi/encode_b/tmds_even18 [0]),
	.I1(\hdmi/encode_b/tmds_blank18 [7]),
	.I2(\hdmi/not_den18 ),
	.F(\hdmi/encode_b/n219_7 )
);
defparam \hdmi/encode_b/n219_s6 .INIT=8'hCA;
LUT2 \hdmi/encode_b/dat3_7_s12  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/dat3_7_9 ),
	.F(\hdmi/encode_b/dat3_addr_tmp_14 )
);
defparam \hdmi/encode_b/dat3_7_s12 .INIT=4'h6;
LUT4 \hdmi/encode_b/ctl2_0_s14  (
	.I0(reset_counter[0]),
	.I1(\hdmi/enc11_0_9 ),
	.I2(\hdmi/encode_b/enc11_0_13 ),
	.I3(\hdmi/encode_b/ctl2_0_17 ),
	.F(\hdmi/encode_b/ctl2_0_27 )
);
defparam \hdmi/encode_b/ctl2_0_s14 .INIT=16'h7F80;
LUT2 \hdmi/encode_b/par9_s11  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/par9_9 ),
	.F(\hdmi/encode_b/par9_addr_tmp_14 )
);
defparam \hdmi/encode_b/par9_s11 .INIT=4'h6;
LUT3 \hdmi/encode_b/par9_s12  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/par9_9 ),
	.I2(\hdmi/encode_b/par9_13 ),
	.F(\hdmi/encode_b/par9_addr_tmp_15 )
);
defparam \hdmi/encode_b/par9_s12 .INIT=8'h78;
LUT2 \hdmi/encode_b/tpa12_0_s9  (
	.I0(reset_counter[0]),
	.I1(\hdmi/enc11_0_9 ),
	.F(\hdmi/encode_b/tpa12_0_19 )
);
defparam \hdmi/encode_b/tpa12_0_s9 .INIT=4'h6;
LUT3 \hdmi/encode_b/tpa12_0_s10  (
	.I0(reset_counter[0]),
	.I1(\hdmi/enc11_0_9 ),
	.I2(\hdmi/encode_b/enc11_0_13 ),
	.F(\hdmi/encode_b/tpa12_0_21 )
);
defparam \hdmi/encode_b/tpa12_0_s10 .INIT=8'h78;
LUT3 \hdmi/encode_b/enc11_addr_tmp_s10  (
	.I0(reset_counter[0]),
	.I1(\hdmi/enc11_0_9 ),
	.I2(\hdmi/encode_b/enc11_0_13 ),
	.F(\hdmi/encode_b/enc11_addr_tmp_19 )
);
defparam \hdmi/encode_b/enc11_addr_tmp_s10 .INIT=8'hE1;
LUT3 \hdmi/encode_b/dat3_addr_tmp_s7  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/dat3_7_9 ),
	.I2(\hdmi/encode_b/dat3_7_13 ),
	.F(\hdmi/encode_b/dat3_addr_tmp_16 )
);
defparam \hdmi/encode_b/dat3_addr_tmp_s7 .INIT=8'h87;
LUT4 \hdmi/encode_b/par9_addr_tmp_s5  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/par9_9 ),
	.I2(\hdmi/encode_b/par9_13 ),
	.I3(\hdmi/encode_b/par9_17 ),
	.F(\hdmi/encode_b/par9_addr_tmp_17 )
);
defparam \hdmi/encode_b/par9_addr_tmp_s5 .INIT=16'h807F;
LUT3 \hdmi/encode_b/n102_s1  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/eon17_0 [1]),
	.I2(\hdmi/encode_b/eon17_0 [2]),
	.F(\hdmi/encode_b/n102_4 )
);
defparam \hdmi/encode_b/n102_s1 .INIT=8'h01;
LUT4 \hdmi/encode_b/n206_s1  (
	.I0(\hdmi/encode_b/n178_1 ),
	.I1(\hdmi/encode_b/n173_2 ),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n206_4 )
);
defparam \hdmi/encode_b/n206_s1 .INIT=16'hCAAC;
LUT2 \hdmi/encode_b/n206_s2  (
	.I0(\hdmi/encode_b/n206_6 ),
	.I1(\hdmi/encode_b/eve18 ),
	.F(\hdmi/encode_b/n206_5 )
);
defparam \hdmi/encode_b/n206_s2 .INIT=4'h1;
LUT4 \hdmi/encode_b/n207_s1  (
	.I0(\hdmi/encode_b/n179_1 ),
	.I1(\hdmi/encode_b/n174_2 ),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n207_4 )
);
defparam \hdmi/encode_b/n207_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n208_s1  (
	.I0(\hdmi/encode_b/n180_1 ),
	.I1(\hdmi/encode_b/n175_2 ),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n208_4 )
);
defparam \hdmi/encode_b/n208_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n209_s1  (
	.I0(\hdmi/encode_b/n181_1 ),
	.I1(\hdmi/encode_b/n176_2 ),
	.I2(\hdmi/encode_b/bias [3]),
	.I3(\hdmi/encode_b/eon18 [3]),
	.F(\hdmi/encode_b/n209_4 )
);
defparam \hdmi/encode_b/n209_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_b/n210_s1  (
	.I0(\hdmi/encode_b/tmds_even18 [9]),
	.I1(\hdmi/encode_b/bias [3]),
	.I2(\hdmi/encode_b/eon18 [3]),
	.I3(\hdmi/encode_b/n206_5 ),
	.F(\hdmi/encode_b/n210_4 )
);
defparam \hdmi/encode_b/n210_s1 .INIT=16'hC3AA;
LUT4 \hdmi/encode_b/n98_s7  (
	.I0(\hdmi/encode_b/tpa11 [0]),
	.I1(\hdmi/encode_b/tpa11 [1]),
	.I2(\hdmi/encode_b/tpa11 [2]),
	.I3(\hdmi/encode_b/tpa11 [3]),
	.F(\hdmi/encode_b/n98_17 )
);
defparam \hdmi/encode_b/n98_s7 .INIT=16'h8000;
LUT4 \hdmi/encode_b/n98_s8  (
	.I0(\hdmi/encode_b/tpa11 [0]),
	.I1(\hdmi/encode_b/tpa11 [1]),
	.I2(\hdmi/encode_b/tpa11 [2]),
	.I3(\hdmi/encode_b/tpa11 [3]),
	.F(\hdmi/encode_b/n98_18 )
);
defparam \hdmi/encode_b/n98_s8 .INIT=16'hFEE8;
LUT4 \hdmi/encode_b/n206_s3  (
	.I0(\hdmi/encode_b/bias [0]),
	.I1(\hdmi/encode_b/bias [1]),
	.I2(\hdmi/encode_b/bias [2]),
	.I3(\hdmi/encode_b/bias [3]),
	.F(\hdmi/encode_b/n206_6 )
);
defparam \hdmi/encode_b/n206_s3 .INIT=16'h0001;
LUT2 \hdmi/encode_b/n133_s2  (
	.I0(\hdmi/encode_b/eon17_0 [0]),
	.I1(\hdmi/encode_b/par17_20 ),
	.F(\hdmi/encode_b/n133_6 )
);
defparam \hdmi/encode_b/n133_s2 .INIT=4'h6;
LUT4 \hdmi/encode_b/par9_s14  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/par9_9 ),
	.I2(\hdmi/encode_b/par9_13 ),
	.I3(\hdmi/encode_b/par9_17 ),
	.F(\hdmi/encode_b/par9_29 )
);
defparam \hdmi/encode_b/par9_s14 .INIT=16'h7F80;
LUT4 \hdmi/encode_b/n102_s2  (
	.I0(\hdmi/encode_b/eon17_0 [3]),
	.I1(\hdmi/encode_b/eon17_0 [0]),
	.I2(\hdmi/encode_b/eon17_0 [1]),
	.I3(\hdmi/encode_b/eon17_0 [2]),
	.F(\hdmi/encode_b/n102_6 )
);
defparam \hdmi/encode_b/n102_s2 .INIT=16'h0001;
LUT3 \hdmi/encode_b/dat3_7_s14  (
	.I0(reset_counter[0]),
	.I1(\hdmi/encode_b/dat3_7_9 ),
	.I2(\hdmi/encode_b/dat3_7_13 ),
	.F(\hdmi/encode_b/dat3_7_26 )
);
defparam \hdmi/encode_b/dat3_7_s14 .INIT=8'h78;
LUT3 \hdmi/encode_b/n219_s5  (
	.I0(\hdmi/not_den18 ),
	.I1(\hdmi/encode_b/n206_6 ),
	.I2(\hdmi/encode_b/eve18 ),
	.F(\hdmi/encode_b/n219_10 )
);
defparam \hdmi/encode_b/n219_s5 .INIT=8'h01;
LUT4 \hdmi/encode_b/n209_s2  (
	.I0(\hdmi/encode_b/n165_1 ),
	.I1(\hdmi/encode_b/n209_4 ),
	.I2(\hdmi/encode_b/n206_6 ),
	.I3(\hdmi/encode_b/eve18 ),
	.F(\hdmi/encode_b/n209_6 )
);
defparam \hdmi/encode_b/n209_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_b/n208_s2  (
	.I0(\hdmi/encode_b/n164_1 ),
	.I1(\hdmi/encode_b/n208_4 ),
	.I2(\hdmi/encode_b/n206_6 ),
	.I3(\hdmi/encode_b/eve18 ),
	.F(\hdmi/encode_b/n208_6 )
);
defparam \hdmi/encode_b/n208_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_b/n207_s2  (
	.I0(\hdmi/encode_b/n163_1 ),
	.I1(\hdmi/encode_b/n207_4 ),
	.I2(\hdmi/encode_b/n206_6 ),
	.I3(\hdmi/encode_b/eve18 ),
	.F(\hdmi/encode_b/n207_6 )
);
defparam \hdmi/encode_b/n207_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_b/n206_s4  (
	.I0(\hdmi/encode_b/n162_1 ),
	.I1(\hdmi/encode_b/n206_4 ),
	.I2(\hdmi/encode_b/n206_6 ),
	.I3(\hdmi/encode_b/eve18 ),
	.F(\hdmi/encode_b/n206_8 )
);
defparam \hdmi/encode_b/n206_s4 .INIT=16'hAAAC;
DFF \hdmi/encode_b/ctl0_1_s0  (
	.D(\hdmi/hve_p [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/ctl0 [1])
);
defparam \hdmi/encode_b/ctl0_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/ctl0_0_s0  (
	.D(\hdmi/hve_p [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/ctl0 [0])
);
defparam \hdmi/encode_b/ctl0_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/den0_s0  (
	.D(\hdmi/hve_p [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/den0 )
);
defparam \hdmi/encode_b/den0_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/ctl1_1_s0  (
	.D(\hdmi/encode_b/ctl0 [1]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/rst0 ),
	.Q(\hdmi/encode_b/ctl1 [1])
);
defparam \hdmi/encode_b/ctl1_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/ctl1_0_s0  (
	.D(\hdmi/encode_b/ctl0 [0]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/rst0 ),
	.Q(\hdmi/encode_b/ctl1 [0])
);
defparam \hdmi/encode_b/ctl1_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/den1_s0  (
	.D(\hdmi/encode_b/den0 ),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/rst0 ),
	.Q(\hdmi/encode_b/den1 )
);
defparam \hdmi/encode_b/den1_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/dat2_7_s0  (
	.D(\hdmi/dat1 [7]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_b/dat2_0 [7])
);
defparam \hdmi/encode_b/dat2_7_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/dat2_6_s0  (
	.D(\hdmi/dat1 [6]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_b/dat2_0 [6])
);
defparam \hdmi/encode_b/dat2_6_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/dat2_5_s0  (
	.D(\hdmi/dat1 [5]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_b/dat2_0 [5])
);
defparam \hdmi/encode_b/dat2_5_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/dat2_4_s0  (
	.D(\hdmi/dat1 [4]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_b/dat2_0 [4])
);
defparam \hdmi/encode_b/dat2_4_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/dat2_3_s0  (
	.D(\hdmi/dat1 [3]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_b/dat2_0 [3])
);
defparam \hdmi/encode_b/dat2_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat3_6_s0  (
	.D(\hdmi/encode_b/dat2_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat3 [6])
);
defparam \hdmi/encode_b/dat3_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat3_5_s0  (
	.D(\hdmi/encode_b/dat2_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat3 [5])
);
defparam \hdmi/encode_b/dat3_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat3_4_s0  (
	.D(\hdmi/encode_b/dat2_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat3 [4])
);
defparam \hdmi/encode_b/dat3_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat3_3_s0  (
	.D(\hdmi/encode_b/dat2_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat3 [3])
);
defparam \hdmi/encode_b/dat3_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat4_6_s0  (
	.D(\hdmi/encode_b/dat3 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat4 [6])
);
defparam \hdmi/encode_b/dat4_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat4_5_s0  (
	.D(\hdmi/encode_b/dat3 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat4 [5])
);
defparam \hdmi/encode_b/dat4_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat4_4_s0  (
	.D(\hdmi/encode_b/dat3 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat4 [4])
);
defparam \hdmi/encode_b/dat4_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat5_6_s0  (
	.D(\hdmi/encode_b/dat4 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat5 [6])
);
defparam \hdmi/encode_b/dat5_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat5_5_s0  (
	.D(\hdmi/encode_b/dat4 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat5 [5])
);
defparam \hdmi/encode_b/dat5_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/dat6_6_s0  (
	.D(\hdmi/encode_b/dat5 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat6 [6])
);
defparam \hdmi/encode_b/dat6_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par2_1_s0  (
	.D(\hdmi/dat1 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par2 [1])
);
defparam \hdmi/encode_b/par2_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/par3_2_s0  (
	.D(\hdmi/encode_b/par2 [1]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/n23_5 ),
	.Q(\hdmi/encode_b/par3 [2])
);
defparam \hdmi/encode_b/par3_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_b/par3_1_s0  (
	.D(\hdmi/encode_b/par2 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_b/dat2_0 [7]),
	.Q(\hdmi/encode_b/par3 [1])
);
defparam \hdmi/encode_b/par3_1_s0 .INIT=1'b1;
DFFR \hdmi/encode_b/par4_3_s0  (
	.D(\hdmi/encode_b/par3 [2]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/n27_5 ),
	.Q(\hdmi/encode_b/par4 [3])
);
defparam \hdmi/encode_b/par4_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par4_2_s0  (
	.D(\hdmi/encode_b/n28_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par4 [2])
);
defparam \hdmi/encode_b/par4_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_b/par4_1_s0  (
	.D(\hdmi/encode_b/par3 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_b/dat3 [3]),
	.Q(\hdmi/encode_b/par4 [1])
);
defparam \hdmi/encode_b/par4_1_s0 .INIT=1'b1;
DFFR \hdmi/encode_b/par5_4_s0  (
	.D(\hdmi/encode_b/par4 [3]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/n31_5 ),
	.Q(\hdmi/encode_b/par5 [4])
);
defparam \hdmi/encode_b/par5_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par5_3_s0  (
	.D(\hdmi/encode_b/n32_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par5 [3])
);
defparam \hdmi/encode_b/par5_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par5_2_s0  (
	.D(\hdmi/encode_b/n33_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par5 [2])
);
defparam \hdmi/encode_b/par5_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_b/par5_1_s0  (
	.D(\hdmi/encode_b/par4 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_b/dat4 [4]),
	.Q(\hdmi/encode_b/par5 [1])
);
defparam \hdmi/encode_b/par5_1_s0 .INIT=1'b1;
DFF \hdmi/encode_b/par6_4_s0  (
	.D(\hdmi/encode_b/n36_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par6 [4])
);
defparam \hdmi/encode_b/par6_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par6_3_s0  (
	.D(\hdmi/encode_b/n37_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par6 [3])
);
defparam \hdmi/encode_b/par6_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par6_2_s0  (
	.D(\hdmi/encode_b/n38_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par6 [2])
);
defparam \hdmi/encode_b/par6_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par7_4_s0  (
	.D(\hdmi/encode_b/n41_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par7 [4])
);
defparam \hdmi/encode_b/par7_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par7_3_s0  (
	.D(\hdmi/encode_b/n42_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par7 [3])
);
defparam \hdmi/encode_b/par7_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/par8_4_s0  (
	.D(\hdmi/encode_b/n46_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par8_0 [4])
);
defparam \hdmi/encode_b/par8_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/not_den18_s0  (
	.D(\hdmi/encode_b/n51_6 ),
	.CLK(system_clk),
	.Q(\hdmi/not_den18 )
);
defparam \hdmi/encode_b/not_den18_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc3_7_s0  (
	.D(\hdmi/encode_b/n53_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc3 [7])
);
defparam \hdmi/encode_b/enc3_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc3_6_s0  (
	.D(\hdmi/encode_b/n52_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc3 [6])
);
defparam \hdmi/encode_b/enc3_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc3_5_s0  (
	.D(\hdmi/encode_b/n56_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc3 [5])
);
defparam \hdmi/encode_b/enc3_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc3_4_s0  (
	.D(\hdmi/encode_b/n55_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc3 [4])
);
defparam \hdmi/encode_b/enc3_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc3_3_s0  (
	.D(\hdmi/encode_b/n54_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc3 [3])
);
defparam \hdmi/encode_b/enc3_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_7_s0  (
	.D(\hdmi/encode_b/n64_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [7])
);
defparam \hdmi/encode_b/enc4_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_6_s0  (
	.D(\hdmi/encode_b/n63_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [6])
);
defparam \hdmi/encode_b/enc4_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_5_s0  (
	.D(\hdmi/encode_b/n62_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [5])
);
defparam \hdmi/encode_b/enc4_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_4_s0  (
	.D(\hdmi/encode_b/n61_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [4])
);
defparam \hdmi/encode_b/enc4_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_3_s0  (
	.D(\hdmi/encode_b/n60_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [3])
);
defparam \hdmi/encode_b/enc4_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_2_s0  (
	.D(\hdmi/encode_b/n59_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [2])
);
defparam \hdmi/encode_b/enc4_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc4_1_s0  (
	.D(\hdmi/encode_b/enc3 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc4_0 [1])
);
defparam \hdmi/encode_b/enc4_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc5_7_s0  (
	.D(\hdmi/encode_b/n68_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc5 [7])
);
defparam \hdmi/encode_b/enc5_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc5_5_s0  (
	.D(\hdmi/encode_b/n66_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc5 [5])
);
defparam \hdmi/encode_b/enc5_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc5_3_s0  (
	.D(\hdmi/encode_b/enc4_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc5 [3])
);
defparam \hdmi/encode_b/enc5_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc5_1_s0  (
	.D(\hdmi/encode_b/enc4_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc5 [1])
);
defparam \hdmi/encode_b/enc5_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc6_7_s0  (
	.D(\hdmi/encode_b/enc5 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc6 [7])
);
defparam \hdmi/encode_b/enc6_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc6_5_s0  (
	.D(\hdmi/encode_b/enc5 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc6 [5])
);
defparam \hdmi/encode_b/enc6_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc6_3_s0  (
	.D(\hdmi/encode_b/enc5 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc6 [3])
);
defparam \hdmi/encode_b/enc6_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc6_1_s0  (
	.D(\hdmi/encode_b/enc5 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc6 [1])
);
defparam \hdmi/encode_b/enc6_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc6_0_s0  (
	.D(\hdmi/encode_b/dat5 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc6 [0])
);
defparam \hdmi/encode_b/enc6_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc7_7_s0  (
	.D(\hdmi/encode_b/enc6 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc7 [7])
);
defparam \hdmi/encode_b/enc7_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc7_5_s0  (
	.D(\hdmi/encode_b/enc6 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc7 [5])
);
defparam \hdmi/encode_b/enc7_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc7_3_s0  (
	.D(\hdmi/encode_b/enc6 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc7 [3])
);
defparam \hdmi/encode_b/enc7_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc7_1_s0  (
	.D(\hdmi/encode_b/enc6 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc7 [1])
);
defparam \hdmi/encode_b/enc7_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc7_0_s0  (
	.D(\hdmi/encode_b/enc6 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc7 [0])
);
defparam \hdmi/encode_b/enc7_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc8_7_s0  (
	.D(\hdmi/encode_b/enc7 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc8 [7])
);
defparam \hdmi/encode_b/enc8_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc8_5_s0  (
	.D(\hdmi/encode_b/enc7 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc8 [5])
);
defparam \hdmi/encode_b/enc8_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc8_3_s0  (
	.D(\hdmi/encode_b/enc7 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc8 [3])
);
defparam \hdmi/encode_b/enc8_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc8_1_s0  (
	.D(\hdmi/encode_b/enc7 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc8 [1])
);
defparam \hdmi/encode_b/enc8_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc8_0_s0  (
	.D(\hdmi/encode_b/enc7 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc8 [0])
);
defparam \hdmi/encode_b/enc8_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc9_7_s0  (
	.D(\hdmi/encode_b/n72_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc9_0 [7])
);
defparam \hdmi/encode_b/enc9_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc9_5_s0  (
	.D(\hdmi/encode_b/n71_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc9_0 [5])
);
defparam \hdmi/encode_b/enc9_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc9_3_s0  (
	.D(\hdmi/encode_b/n70_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc9_0 [3])
);
defparam \hdmi/encode_b/enc9_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc9_1_s0  (
	.D(\hdmi/encode_b/n69_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc9_0 [1])
);
defparam \hdmi/encode_b/enc9_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc9_0_s0  (
	.D(\hdmi/encode_b/enc8 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc9_0 [0])
);
defparam \hdmi/encode_b/enc9_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_7_s0  (
	.D(\hdmi/encode_b/enc9_0 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [7])
);
defparam \hdmi/encode_b/enc10_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_6_s0  (
	.D(\hdmi/encode_b/enc9_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [6])
);
defparam \hdmi/encode_b/enc10_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_5_s0  (
	.D(\hdmi/encode_b/enc9_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [5])
);
defparam \hdmi/encode_b/enc10_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_4_s0  (
	.D(\hdmi/encode_b/enc9_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [4])
);
defparam \hdmi/encode_b/enc10_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_3_s0  (
	.D(\hdmi/encode_b/enc9_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [3])
);
defparam \hdmi/encode_b/enc10_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_2_s0  (
	.D(\hdmi/encode_b/enc9_0 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [2])
);
defparam \hdmi/encode_b/enc10_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_1_s0  (
	.D(\hdmi/encode_b/enc9_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [1])
);
defparam \hdmi/encode_b/enc10_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc10_0_s0  (
	.D(\hdmi/encode_b/enc9_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc10_0 [0])
);
defparam \hdmi/encode_b/enc10_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa10_3_s0  (
	.D(\hdmi/encode_b/n76_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa10 [3])
);
defparam \hdmi/encode_b/tpa10_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa10_2_s0  (
	.D(\hdmi/encode_b/n75_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa10 [2])
);
defparam \hdmi/encode_b/tpa10_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa10_1_s0  (
	.D(\hdmi/encode_b/n74_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa10 [1])
);
defparam \hdmi/encode_b/tpa10_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa10_0_s0  (
	.D(\hdmi/encode_b/n73_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa10 [0])
);
defparam \hdmi/encode_b/tpa10_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa11_3_s0  (
	.D(\hdmi/encode_b/tpa10 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa11 [3])
);
defparam \hdmi/encode_b/tpa11_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa11_2_s0  (
	.D(\hdmi/encode_b/tpa10 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa11 [2])
);
defparam \hdmi/encode_b/tpa11_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa11_1_s0  (
	.D(\hdmi/encode_b/tpa10 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa11 [1])
);
defparam \hdmi/encode_b/tpa11_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tpa11_0_s0  (
	.D(\hdmi/encode_b/tpa10 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tpa11 [0])
);
defparam \hdmi/encode_b/tpa11_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/tpb11_3_s0  (
	.D(\hdmi/encode_b/enc10_0 [7]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/tpb11_3_7 ),
	.Q(\hdmi/encode_b/tpb11 [3])
);
defparam \hdmi/encode_b/tpb11_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/tpb11_2_s0  (
	.D(\hdmi/encode_b/enc10_0 [6]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/tpb11_2_7 ),
	.Q(\hdmi/encode_b/tpb11 [2])
);
defparam \hdmi/encode_b/tpb11_2_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/tpb11_1_s0  (
	.D(\hdmi/encode_b/enc10_0 [5]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/tpb11_1_7 ),
	.Q(\hdmi/encode_b/tpb11 [1])
);
defparam \hdmi/encode_b/tpb11_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/tpb11_0_s0  (
	.D(\hdmi/encode_b/enc10_0 [4]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_b/tpb11_0_7 ),
	.Q(\hdmi/encode_b/tpb11 [0])
);
defparam \hdmi/encode_b/tpb11_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon13_3_s0  (
	.D(\hdmi/encode_b/n96_2 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon13 [3])
);
defparam \hdmi/encode_b/eon13_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon13_2_s0  (
	.D(\hdmi/encode_b/n97_2 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon13 [2])
);
defparam \hdmi/encode_b/eon13_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon14_3_s0  (
	.D(\hdmi/encode_b/n100_12 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon14 [3])
);
defparam \hdmi/encode_b/eon14_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon14_2_s0  (
	.D(\hdmi/encode_b/n101_7 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon14 [2])
);
defparam \hdmi/encode_b/eon14_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon15_3_s0  (
	.D(\hdmi/encode_b/eon14 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon15 [3])
);
defparam \hdmi/encode_b/eon15_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon15_2_s0  (
	.D(\hdmi/encode_b/eon14 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon15 [2])
);
defparam \hdmi/encode_b/eon15_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon16_3_s0  (
	.D(\hdmi/encode_b/eon15 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon16 [3])
);
defparam \hdmi/encode_b/eon16_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon16_2_s0  (
	.D(\hdmi/encode_b/eon15 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon16 [2])
);
defparam \hdmi/encode_b/eon16_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon17_3_s0  (
	.D(\hdmi/encode_b/eon16 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon17_0 [3])
);
defparam \hdmi/encode_b/eon17_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon17_2_s0  (
	.D(\hdmi/encode_b/eon16 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon17_0 [2])
);
defparam \hdmi/encode_b/eon17_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eon18_3_s0  (
	.D(\hdmi/encode_b/eon17_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eon18 [3])
);
defparam \hdmi/encode_b/eon18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/eve18_s0  (
	.D(\hdmi/encode_b/n102_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/eve18 )
);
defparam \hdmi/encode_b/eve18_s0 .INIT=1'b0;
DFF \hdmi/encode_b/inv18_3_s0  (
	.D(\hdmi/encode_b/n112_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/inv18 [3])
);
defparam \hdmi/encode_b/inv18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/inv18_2_s0  (
	.D(\hdmi/encode_b/n113_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/inv18 [2])
);
defparam \hdmi/encode_b/inv18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/inv18_1_s0  (
	.D(\hdmi/encode_b/n114_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/inv18 [1])
);
defparam \hdmi/encode_b/inv18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/inv18_0_s0  (
	.D(\hdmi/encode_b/eon17_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/inv18 [0])
);
defparam \hdmi/encode_b/inv18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shr18_3_s0  (
	.D(\hdmi/encode_b/n121_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shr18 [3])
);
defparam \hdmi/encode_b/shr18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shr18_2_s0  (
	.D(\hdmi/encode_b/n122_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shr18 [2])
);
defparam \hdmi/encode_b/shr18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shr18_1_s0  (
	.D(\hdmi/encode_b/n123_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shr18 [1])
);
defparam \hdmi/encode_b/shr18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shr18_0_s0  (
	.D(\hdmi/encode_b/n124_4 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shr18 [0])
);
defparam \hdmi/encode_b/shr18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shl18_3_s0  (
	.D(\hdmi/encode_b/n130_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shl18 [3])
);
defparam \hdmi/encode_b/shl18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shl18_2_s0  (
	.D(\hdmi/encode_b/n131_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shl18 [2])
);
defparam \hdmi/encode_b/shl18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shl18_1_s0  (
	.D(\hdmi/encode_b/n132_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shl18 [1])
);
defparam \hdmi/encode_b/shl18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/shl18_0_s0  (
	.D(\hdmi/encode_b/n133_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/shl18 [0])
);
defparam \hdmi/encode_b/shl18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_blank18_9_s0  (
	.D(\hdmi/encode_b/n139_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_blank18 [9])
);
defparam \hdmi/encode_b/tmds_blank18_9_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_blank18_8_s0  (
	.D(\hdmi/encode_b/n135_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_blank18 [8])
);
defparam \hdmi/encode_b/tmds_blank18_8_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_blank18_7_s0  (
	.D(\hdmi/encode_b/ctl17 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_blank18 [7])
);
defparam \hdmi/encode_b/tmds_blank18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_9_s0  (
	.D(\hdmi/encode_b/par17_20 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [9])
);
defparam \hdmi/encode_b/tmds_even18_9_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_8_s0  (
	.D(\hdmi/encode_b/n140_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [8])
);
defparam \hdmi/encode_b/tmds_even18_8_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_7_s0  (
	.D(\hdmi/encode_b/n148_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [7])
);
defparam \hdmi/encode_b/tmds_even18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_6_s0  (
	.D(\hdmi/encode_b/n147_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [6])
);
defparam \hdmi/encode_b/tmds_even18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_5_s0  (
	.D(\hdmi/encode_b/n146_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [5])
);
defparam \hdmi/encode_b/tmds_even18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_4_s0  (
	.D(\hdmi/encode_b/n145_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [4])
);
defparam \hdmi/encode_b/tmds_even18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_3_s0  (
	.D(\hdmi/encode_b/n144_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [3])
);
defparam \hdmi/encode_b/tmds_even18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_2_s0  (
	.D(\hdmi/encode_b/n143_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [2])
);
defparam \hdmi/encode_b/tmds_even18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_1_s0  (
	.D(\hdmi/encode_b/n142_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [1])
);
defparam \hdmi/encode_b/tmds_even18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_even18_0_s0  (
	.D(\hdmi/encode_b/n141_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_even18 [0])
);
defparam \hdmi/encode_b/tmds_even18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_7_s0  (
	.D(\hdmi/encode_b/n157_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [7])
);
defparam \hdmi/encode_b/tmds_pos18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_6_s0  (
	.D(\hdmi/encode_b/n156_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [6])
);
defparam \hdmi/encode_b/tmds_pos18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_5_s0  (
	.D(\hdmi/encode_b/n155_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [5])
);
defparam \hdmi/encode_b/tmds_pos18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_4_s0  (
	.D(\hdmi/encode_b/n154_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [4])
);
defparam \hdmi/encode_b/tmds_pos18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_3_s0  (
	.D(\hdmi/encode_b/n153_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [3])
);
defparam \hdmi/encode_b/tmds_pos18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_2_s0  (
	.D(\hdmi/encode_b/n152_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [2])
);
defparam \hdmi/encode_b/tmds_pos18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_1_s0  (
	.D(\hdmi/encode_b/n151_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [1])
);
defparam \hdmi/encode_b/tmds_pos18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_pos18_0_s0  (
	.D(\hdmi/encode_b/n150_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_pos18 [0])
);
defparam \hdmi/encode_b/tmds_pos18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_7_s0  (
	.D(\hdmi/encode_b/enc17_0 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [7])
);
defparam \hdmi/encode_b/tmds_neg18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_6_s0  (
	.D(\hdmi/encode_b/enc17_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [6])
);
defparam \hdmi/encode_b/tmds_neg18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_5_s0  (
	.D(\hdmi/encode_b/enc17_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [5])
);
defparam \hdmi/encode_b/tmds_neg18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_4_s0  (
	.D(\hdmi/encode_b/enc17_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [4])
);
defparam \hdmi/encode_b/tmds_neg18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_3_s0  (
	.D(\hdmi/encode_b/enc17_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [3])
);
defparam \hdmi/encode_b/tmds_neg18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_2_s0  (
	.D(\hdmi/encode_b/enc17_0 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [2])
);
defparam \hdmi/encode_b/tmds_neg18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_1_s0  (
	.D(\hdmi/encode_b/enc17_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [1])
);
defparam \hdmi/encode_b/tmds_neg18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/tmds_neg18_0_s0  (
	.D(\hdmi/encode_b/enc17_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/tmds_neg18 [0])
);
defparam \hdmi/encode_b/tmds_neg18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_9_s0  (
	.D(\hdmi/encode_b/n210_3 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [9])
);
defparam \hdmi/encode_b/o_tmds_9_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_8_s0  (
	.D(\hdmi/encode_b/n211_3 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [8])
);
defparam \hdmi/encode_b/o_tmds_8_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_7_s0  (
	.D(\hdmi/encode_b/n212_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [7])
);
defparam \hdmi/encode_b/o_tmds_7_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_6_s0  (
	.D(\hdmi/encode_b/n213_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [6])
);
defparam \hdmi/encode_b/o_tmds_6_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_5_s0  (
	.D(\hdmi/encode_b/n214_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [5])
);
defparam \hdmi/encode_b/o_tmds_5_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_4_s0  (
	.D(\hdmi/encode_b/n215_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [4])
);
defparam \hdmi/encode_b/o_tmds_4_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_3_s0  (
	.D(\hdmi/encode_b/n216_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [3])
);
defparam \hdmi/encode_b/o_tmds_3_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_2_s0  (
	.D(\hdmi/encode_b/n217_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [2])
);
defparam \hdmi/encode_b/o_tmds_2_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_1_s0  (
	.D(\hdmi/encode_b/n218_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [1])
);
defparam \hdmi/encode_b/o_tmds_1_s0 .INIT=1'b0;
DFF \hdmi/encode_b/o_tmds_0_s0  (
	.D(\hdmi/encode_b/n219_5 ),
	.CLK(system_clk),
	.Q(\hdmi/tmds_ch0 [0])
);
defparam \hdmi/encode_b/o_tmds_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/bias_3_s0  (
	.D(\hdmi/encode_b/n206_8 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_b/bias [3])
);
defparam \hdmi/encode_b/bias_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/bias_2_s0  (
	.D(\hdmi/encode_b/n207_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_b/bias [2])
);
defparam \hdmi/encode_b/bias_2_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/bias_1_s0  (
	.D(\hdmi/encode_b/n208_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_b/bias [1])
);
defparam \hdmi/encode_b/bias_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_b/bias_0_s0  (
	.D(\hdmi/encode_b/n209_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_b/bias [0])
);
defparam \hdmi/encode_b/bias_0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/rst0_s0  (
	.D(n7_6),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/rst0 )
);
defparam \hdmi/encode_b/rst0_s0 .INIT=1'b0;
DFF \hdmi/encode_b/enc11_0_s4  (
	.D(\hdmi/encode_b/tpa12_0_19 ),
	.CLK(system_clk),
	.Q(\hdmi/enc11_0_9 )
);
defparam \hdmi/encode_b/enc11_0_s4 .INIT=1'b0;
DFF \hdmi/encode_b/enc11_0_s6  (
	.D(\hdmi/encode_b/tpa12_0_21 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/enc11_0_13 )
);
defparam \hdmi/encode_b/enc11_0_s6 .INIT=1'b0;
DFF \hdmi/encode_b/dat3_7_s4  (
	.D(\hdmi/encode_b/dat3_addr_tmp_14 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat3_7_9 )
);
defparam \hdmi/encode_b/dat3_7_s4 .INIT=1'b0;
DFF \hdmi/encode_b/dat3_7_s6  (
	.D(\hdmi/encode_b/dat3_7_26 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/dat3_7_13 )
);
defparam \hdmi/encode_b/dat3_7_s6 .INIT=1'b0;
DFF \hdmi/encode_b/ctl2_0_s8  (
	.D(\hdmi/encode_b/ctl2_0_27 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/ctl2_0_17 )
);
defparam \hdmi/encode_b/ctl2_0_s8 .INIT=1'b0;
DFF \hdmi/encode_b/par9_s4  (
	.D(\hdmi/encode_b/par9_addr_tmp_14 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par9_9 )
);
defparam \hdmi/encode_b/par9_s4 .INIT=1'b0;
DFF \hdmi/encode_b/par9_s6  (
	.D(\hdmi/encode_b/par9_addr_tmp_15 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par9_13 )
);
defparam \hdmi/encode_b/par9_s6 .INIT=1'b0;
DFF \hdmi/encode_b/par9_s8  (
	.D(\hdmi/encode_b/par9_29 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/par9_17 )
);
defparam \hdmi/encode_b/par9_s8 .INIT=1'b0;
DFF \hdmi/encode_b/n98_s  (
	.D(\hdmi/encode_b/n98_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/n98_2_19 )
);
defparam \hdmi/encode_b/n98_s .INIT=1'b0;
DFF \hdmi/encode_b/n97_s  (
	.D(\hdmi/encode_b/n97_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/n97_2 )
);
defparam \hdmi/encode_b/n97_s .INIT=1'b0;
DFF \hdmi/encode_b/n96_s  (
	.D(\hdmi/encode_b/n96_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_b/n96_2 )
);
defparam \hdmi/encode_b/n96_s .INIT=1'b0;
RAM16SDP4 \hdmi/encode_b/enc11_0_s7  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/encode_b/enc10_0 [3:0]}),
	.WAD({GND, \hdmi/encode_b/enc11_addr_tmp_19 , \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/encode_b/enc17_0 [3:0]}));
defparam \hdmi/encode_b/enc11_0_s7 .INIT_0=16'h0000;
defparam \hdmi/encode_b/enc11_0_s7 .INIT_1=16'h0000;
defparam \hdmi/encode_b/enc11_0_s7 .INIT_2=16'h0000;
defparam \hdmi/encode_b/enc11_0_s7 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/enc11_0_s8  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/encode_b/enc10_0 [7:4]}),
	.WAD({GND, \hdmi/encode_b/enc11_addr_tmp_19 , \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/encode_b/enc17_0 [7:4]}));
defparam \hdmi/encode_b/enc11_0_s8 .INIT_0=16'h0000;
defparam \hdmi/encode_b/enc11_0_s8 .INIT_1=16'h0000;
defparam \hdmi/encode_b/enc11_0_s8 .INIT_2=16'h0000;
defparam \hdmi/encode_b/enc11_0_s8 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/enc11_0_s9  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/enc10 [3:0]}),
	.WAD({GND, \hdmi/encode_b/enc11_addr_tmp_19 , \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/enc17 [3:0]}));
defparam \hdmi/encode_b/enc11_0_s9 .INIT_0=16'h0000;
defparam \hdmi/encode_b/enc11_0_s9 .INIT_1=16'h0000;
defparam \hdmi/encode_b/enc11_0_s9 .INIT_2=16'h0000;
defparam \hdmi/encode_b/enc11_0_s9 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/enc11_0_s10  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/enc10 [7:4]}),
	.WAD({GND, \hdmi/encode_b/enc11_addr_tmp_19 , \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/enc17 [7:4]}));
defparam \hdmi/encode_b/enc11_0_s10 .INIT_0=16'h0000;
defparam \hdmi/encode_b/enc11_0_s10 .INIT_1=16'h0000;
defparam \hdmi/encode_b/enc11_0_s10 .INIT_2=16'h0000;
defparam \hdmi/encode_b/enc11_0_s10 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/enc11_0_s11  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/enc10_0 [3:0]}),
	.WAD({GND, \hdmi/encode_b/enc11_addr_tmp_19 , \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/enc17_0 [3:0]}));
defparam \hdmi/encode_b/enc11_0_s11 .INIT_0=16'h0000;
defparam \hdmi/encode_b/enc11_0_s11 .INIT_1=16'h0000;
defparam \hdmi/encode_b/enc11_0_s11 .INIT_2=16'h0000;
defparam \hdmi/encode_b/enc11_0_s11 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/enc11_0_s12  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/enc10_0 [7:4]}),
	.WAD({GND, \hdmi/encode_b/enc11_addr_tmp_19 , \hdmi/rgb_p_addr_tmp_20 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/enc17_0 [7:4]}));
defparam \hdmi/encode_b/enc11_0_s12 .INIT_0=16'h0000;
defparam \hdmi/encode_b/enc11_0_s12 .INIT_1=16'h0000;
defparam \hdmi/encode_b/enc11_0_s12 .INIT_2=16'h0000;
defparam \hdmi/encode_b/enc11_0_s12 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/dat3_7_s7  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/encode_b/n67_3_17 , \hdmi/encode_b/n65_3_16 , \hdmi/encode_b/enc4_0 [2], \hdmi/encode_b/dat2_0 [7]}),
	.WAD({GND, \hdmi/encode_b/dat3_addr_tmp_16 , \hdmi/encode_b/dat3_addr_tmp_14 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/dat3_7_13 , \hdmi/encode_b/dat3_7_9 , reset_counter[0]}),
	.DO({\hdmi/encode_b/enc9_0 [6], \hdmi/encode_b/enc9_0 [4], \hdmi/encode_b/enc9_0 [2], \hdmi/encode_b/dat7_0 [7]}));
defparam \hdmi/encode_b/dat3_7_s7 .INIT_0=16'h0000;
defparam \hdmi/encode_b/dat3_7_s7 .INIT_1=16'h0000;
defparam \hdmi/encode_b/dat3_7_s7 .INIT_2=16'h0000;
defparam \hdmi/encode_b/dat3_7_s7 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/dat3_7_s8  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/n65_3 , \hdmi/enc4 [2], \hdmi/dat2 [7], \hdmi/encode_b/n98_2_19 }),
	.WAD({GND, \hdmi/encode_b/dat3_addr_tmp_16 , \hdmi/encode_b/dat3_addr_tmp_14 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/dat3_7_13 , \hdmi/encode_b/dat3_7_9 , reset_counter[0]}),
	.DO({\hdmi/enc9 [4], \hdmi/enc9 [2], \hdmi/dat7 [7], \hdmi/encode_b/eon17_0 [1]}));
defparam \hdmi/encode_b/dat3_7_s8 .INIT_0=16'h0000;
defparam \hdmi/encode_b/dat3_7_s8 .INIT_1=16'h0000;
defparam \hdmi/encode_b/dat3_7_s8 .INIT_2=16'h0000;
defparam \hdmi/encode_b/dat3_7_s8 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/dat3_7_s9  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({\hdmi/enc4_0 [2], \hdmi/dat2_0 [7], \hdmi/n98_2 , \hdmi/n67_3 }),
	.WAD({GND, \hdmi/encode_b/dat3_addr_tmp_16 , \hdmi/encode_b/dat3_addr_tmp_14 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/dat3_7_13 , \hdmi/encode_b/dat3_7_9 , reset_counter[0]}),
	.DO({\hdmi/enc9_0 [2], \hdmi/dat7_0 [7], \hdmi/eon17 [1], \hdmi/enc9 [6]}));
defparam \hdmi/encode_b/dat3_7_s9 .INIT_0=16'h0000;
defparam \hdmi/encode_b/dat3_7_s9 .INIT_1=16'h0000;
defparam \hdmi/encode_b/dat3_7_s9 .INIT_2=16'h0000;
defparam \hdmi/encode_b/dat3_7_s9 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/dat3_7_s10  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({GND, \hdmi/n98_2_22 , \hdmi/n67_3_24 , \hdmi/n65_3_23 }),
	.WAD({GND, \hdmi/encode_b/dat3_addr_tmp_16 , \hdmi/encode_b/dat3_addr_tmp_14 , enc11_0_31}),
	.RAD({GND, \hdmi/encode_b/dat3_7_13 , \hdmi/encode_b/dat3_7_9 , reset_counter[0]}),
	.DO({\hdmi/encode_b/DO [3], \hdmi/eon17_0 [1], \hdmi/enc9_0 [6], \hdmi/enc9_0 [4]}));
defparam \hdmi/encode_b/dat3_7_s10 .INIT_0=16'h0000;
defparam \hdmi/encode_b/dat3_7_s10 .INIT_1=16'h0000;
defparam \hdmi/encode_b/dat3_7_s10 .INIT_2=16'h0000;
defparam \hdmi/encode_b/dat3_7_s10 .INIT_3=16'h0000;
RAM16S4 \hdmi/encode_b/ctl2_0_s10  (
	.CLK(system_clk),
	.WRE(VCC),
	.AD({\hdmi/encode_b/ctl2_0_17 , \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DI({GND, \hdmi/encode_b/den1 , \hdmi/encode_b/ctl1 [1:0]}),
	.DO({\hdmi/encode_b/DO_0 [3], \hdmi/encode_b/den17 , \hdmi/encode_b/ctl17 [1:0]}));
defparam \hdmi/encode_b/ctl2_0_s10 .INIT_0=16'h0000;
defparam \hdmi/encode_b/ctl2_0_s10 .INIT_1=16'h0000;
defparam \hdmi/encode_b/ctl2_0_s10 .INIT_2=16'h0000;
defparam \hdmi/encode_b/ctl2_0_s10 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/par9_s9  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({GND, \hdmi/par8_0 [4], \hdmi/par8 [4], \hdmi/encode_b/par8_0 [4]}),
	.WAD({\hdmi/encode_b/par9_addr_tmp_17 , \hdmi/encode_b/par9_addr_tmp_15 , \hdmi/encode_b/par9_addr_tmp_14 , enc11_0_31}),
	.RAD({\hdmi/encode_b/par9_17 , \hdmi/encode_b/par9_13 , \hdmi/encode_b/par9_9 , reset_counter[0]}),
	.DO({\hdmi/encode_b/DO_1 [3], \hdmi/par17_21 , \hdmi/par17 , \hdmi/encode_b/par17_20 }));
defparam \hdmi/encode_b/par9_s9 .INIT_0=16'h0000;
defparam \hdmi/encode_b/par9_s9 .INIT_1=16'h0000;
defparam \hdmi/encode_b/par9_s9 .INIT_2=16'h0000;
defparam \hdmi/encode_b/par9_s9 .INIT_3=16'h0000;
RAM16SDP4 \hdmi/encode_b/tpa12_0_s7  (
	.CLK(system_clk),
	.WRE(VCC),
	.DI({GND, \hdmi/n87_13_25 , \hdmi/n87_13 , \hdmi/encode_b/n87_13_18 }),
	.WAD({GND, \hdmi/encode_b/tpa12_addr_tmp_21 , \hdmi/encode_b/tpa12_addr_tmp_22 , reset_counter[0]}),
	.RAD({GND, \hdmi/encode_b/enc11_0_13 , \hdmi/enc11_0_9 , reset_counter[0]}),
	.DO({\hdmi/encode_b/DO_2 [3], \hdmi/eon17_0 [0], \hdmi/eon17 [0], \hdmi/encode_b/eon17_0 [0]}));
defparam \hdmi/encode_b/tpa12_0_s7 .INIT_0=16'h0000;
defparam \hdmi/encode_b/tpa12_0_s7 .INIT_1=16'h0000;
defparam \hdmi/encode_b/tpa12_0_s7 .INIT_2=16'h0000;
defparam \hdmi/encode_b/tpa12_0_s7 .INIT_3=16'h0000;
ALU \hdmi/encode_b/n98_s1  (
	.I0(\hdmi/encode_b/n98_16 ),
	.I1(\hdmi/encode_b/n90_8 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_b/n98_6 ),
	.SUM(\hdmi/encode_b/n98_5 )
);
defparam \hdmi/encode_b/n98_s1 .ALU_MODE=0;
ALU \hdmi/encode_b/n97_s1  (
	.I0(\hdmi/encode_b/n97_12 ),
	.I1(\hdmi/encode_b/n90_10 ),
	.I3(GND),
	.CIN(\hdmi/encode_b/n98_6 ),
	.COUT(\hdmi/encode_b/n97_6 ),
	.SUM(\hdmi/encode_b/n97_5 )
);
defparam \hdmi/encode_b/n97_s1 .ALU_MODE=0;
ALU \hdmi/encode_b/n96_s1  (
	.I0(GND),
	.I1(\hdmi/encode_b/n96_10 ),
	.I3(GND),
	.CIN(\hdmi/encode_b/n97_6 ),
	.COUT(\hdmi/encode_b/n96_2_COUT ),
	.SUM(\hdmi/encode_b/n96_5 )
);
defparam \hdmi/encode_b/n96_s1 .ALU_MODE=0;
ALU \hdmi/encode_b/n165_s  (
	.I0(\hdmi/encode_b/bias [0]),
	.I1(\hdmi/encode_b/inv18 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_b/n165_2 ),
	.SUM(\hdmi/encode_b/n165_1 )
);
defparam \hdmi/encode_b/n165_s .ALU_MODE=0;
ALU \hdmi/encode_b/n164_s  (
	.I0(\hdmi/encode_b/bias [1]),
	.I1(\hdmi/encode_b/inv18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n165_2 ),
	.COUT(\hdmi/encode_b/n164_2 ),
	.SUM(\hdmi/encode_b/n164_1 )
);
defparam \hdmi/encode_b/n164_s .ALU_MODE=0;
ALU \hdmi/encode_b/n163_s  (
	.I0(\hdmi/encode_b/bias [2]),
	.I1(\hdmi/encode_b/inv18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n164_2 ),
	.COUT(\hdmi/encode_b/n163_2 ),
	.SUM(\hdmi/encode_b/n163_1 )
);
defparam \hdmi/encode_b/n163_s .ALU_MODE=0;
ALU \hdmi/encode_b/n162_s  (
	.I0(\hdmi/encode_b/bias [3]),
	.I1(\hdmi/encode_b/inv18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n163_2 ),
	.COUT(\hdmi/encode_b/n162_0_COUT ),
	.SUM(\hdmi/encode_b/n162_1 )
);
defparam \hdmi/encode_b/n162_s .ALU_MODE=0;
ALU \hdmi/encode_b/n181_s  (
	.I0(\hdmi/encode_b/bias [0]),
	.I1(\hdmi/encode_b/shl18 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_b/n181_2 ),
	.SUM(\hdmi/encode_b/n181_1 )
);
defparam \hdmi/encode_b/n181_s .ALU_MODE=0;
ALU \hdmi/encode_b/n180_s  (
	.I0(\hdmi/encode_b/bias [1]),
	.I1(\hdmi/encode_b/shl18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n181_2 ),
	.COUT(\hdmi/encode_b/n180_2 ),
	.SUM(\hdmi/encode_b/n180_1 )
);
defparam \hdmi/encode_b/n180_s .ALU_MODE=0;
ALU \hdmi/encode_b/n179_s  (
	.I0(\hdmi/encode_b/bias [2]),
	.I1(\hdmi/encode_b/shl18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n180_2 ),
	.COUT(\hdmi/encode_b/n179_2 ),
	.SUM(\hdmi/encode_b/n179_1 )
);
defparam \hdmi/encode_b/n179_s .ALU_MODE=0;
ALU \hdmi/encode_b/n178_s  (
	.I0(\hdmi/encode_b/bias [3]),
	.I1(\hdmi/encode_b/shl18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n179_2 ),
	.COUT(\hdmi/encode_b/n178_0_COUT ),
	.SUM(\hdmi/encode_b/n178_1 )
);
defparam \hdmi/encode_b/n178_s .ALU_MODE=0;
ALU \hdmi/encode_b/n176_s  (
	.I0(\hdmi/encode_b/bias [0]),
	.I1(\hdmi/encode_b/shr18 [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\hdmi/encode_b/n176_3 ),
	.SUM(\hdmi/encode_b/n176_2 )
);
defparam \hdmi/encode_b/n176_s .ALU_MODE=1;
ALU \hdmi/encode_b/n175_s  (
	.I0(\hdmi/encode_b/bias [1]),
	.I1(\hdmi/encode_b/shr18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n176_3 ),
	.COUT(\hdmi/encode_b/n175_3 ),
	.SUM(\hdmi/encode_b/n175_2 )
);
defparam \hdmi/encode_b/n175_s .ALU_MODE=1;
ALU \hdmi/encode_b/n174_s  (
	.I0(\hdmi/encode_b/bias [2]),
	.I1(\hdmi/encode_b/shr18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n175_3 ),
	.COUT(\hdmi/encode_b/n174_3 ),
	.SUM(\hdmi/encode_b/n174_2 )
);
defparam \hdmi/encode_b/n174_s .ALU_MODE=1;
ALU \hdmi/encode_b/n173_s  (
	.I0(\hdmi/encode_b/bias [3]),
	.I1(\hdmi/encode_b/shr18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_b/n174_3 ),
	.COUT(\hdmi/encode_b/n173_0_COUT ),
	.SUM(\hdmi/encode_b/n173_2 )
);
defparam \hdmi/encode_b/n173_s .ALU_MODE=1;
MUX2_LUT5 \hdmi/encode_b/n212_s3  (
	.I0(\hdmi/encode_b/n212_7 ),
	.I1(\hdmi/encode_b/n184_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n212_5 )
);
MUX2_LUT5 \hdmi/encode_b/n213_s3  (
	.I0(\hdmi/encode_b/n213_7 ),
	.I1(\hdmi/encode_b/n185_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n213_5 )
);
MUX2_LUT5 \hdmi/encode_b/n214_s3  (
	.I0(\hdmi/encode_b/n214_7 ),
	.I1(\hdmi/encode_b/n186_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n214_5 )
);
MUX2_LUT5 \hdmi/encode_b/n215_s3  (
	.I0(\hdmi/encode_b/n215_7 ),
	.I1(\hdmi/encode_b/n187_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n215_5 )
);
MUX2_LUT5 \hdmi/encode_b/n216_s3  (
	.I0(\hdmi/encode_b/n216_7 ),
	.I1(\hdmi/encode_b/n188_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n216_5 )
);
MUX2_LUT5 \hdmi/encode_b/n217_s3  (
	.I0(\hdmi/encode_b/n217_7 ),
	.I1(\hdmi/encode_b/n189_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n217_5 )
);
MUX2_LUT5 \hdmi/encode_b/n218_s3  (
	.I0(\hdmi/encode_b/n218_7 ),
	.I1(\hdmi/encode_b/n190_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n218_5 )
);
MUX2_LUT5 \hdmi/encode_b/n219_s3  (
	.I0(\hdmi/encode_b/n219_7 ),
	.I1(\hdmi/encode_b/n191_4 ),
	.S0(\hdmi/encode_b/n219_10 ),
	.O(\hdmi/encode_b/n219_5 )
);
LUT1 \hdmi/encode_b/n51_s2  (
	.I0(\hdmi/encode_b/den17 ),
	.F(\hdmi/encode_b/n51_6 )
);
defparam \hdmi/encode_b/n51_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n135_s2  (
	.I0(\hdmi/encode_b/ctl17 [0]),
	.F(\hdmi/encode_b/n135_6 )
);
defparam \hdmi/encode_b/n135_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n140_s2  (
	.I0(\hdmi/encode_b/par17_20 ),
	.F(\hdmi/encode_b/n140_6 )
);
defparam \hdmi/encode_b/n140_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n150_s2  (
	.I0(\hdmi/encode_b/enc17_0 [0]),
	.F(\hdmi/encode_b/n150_6 )
);
defparam \hdmi/encode_b/n150_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n151_s2  (
	.I0(\hdmi/encode_b/enc17_0 [1]),
	.F(\hdmi/encode_b/n151_6 )
);
defparam \hdmi/encode_b/n151_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n152_s2  (
	.I0(\hdmi/encode_b/enc17_0 [2]),
	.F(\hdmi/encode_b/n152_6 )
);
defparam \hdmi/encode_b/n152_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n153_s2  (
	.I0(\hdmi/encode_b/enc17_0 [3]),
	.F(\hdmi/encode_b/n153_6 )
);
defparam \hdmi/encode_b/n153_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n154_s2  (
	.I0(\hdmi/encode_b/enc17_0 [4]),
	.F(\hdmi/encode_b/n154_6 )
);
defparam \hdmi/encode_b/n154_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n155_s2  (
	.I0(\hdmi/encode_b/enc17_0 [5]),
	.F(\hdmi/encode_b/n155_6 )
);
defparam \hdmi/encode_b/n155_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n156_s2  (
	.I0(\hdmi/encode_b/enc17_0 [6]),
	.F(\hdmi/encode_b/n156_6 )
);
defparam \hdmi/encode_b/n156_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/n157_s2  (
	.I0(\hdmi/encode_b/enc17_0 [7]),
	.F(\hdmi/encode_b/n157_6 )
);
defparam \hdmi/encode_b/n157_s2 .INIT=2'h1;
INV \hdmi/encode_b/n8_s2  (
	.I(\hdmi/encode_b/den1 ),
	.O(\hdmi/n8_5 )
);
INV \hdmi/encode_b/n23_s2  (
	.I(\hdmi/encode_b/dat2_0 [7]),
	.O(\hdmi/encode_b/n23_5 )
);
INV \hdmi/encode_b/n27_s2  (
	.I(\hdmi/encode_b/dat3 [3]),
	.O(\hdmi/encode_b/n27_5 )
);
INV \hdmi/encode_b/n31_s2  (
	.I(\hdmi/encode_b/dat4 [4]),
	.O(\hdmi/encode_b/n31_5 )
);
INV \hdmi/encode_b/tpb11_3_s3  (
	.I(\hdmi/encode_b/enc10_0 [3]),
	.O(\hdmi/encode_b/tpb11_3_7 )
);
INV \hdmi/encode_b/tpb11_2_s3  (
	.I(\hdmi/encode_b/enc10_0 [2]),
	.O(\hdmi/encode_b/tpb11_2_7 )
);
INV \hdmi/encode_b/tpb11_1_s3  (
	.I(\hdmi/encode_b/enc10_0 [1]),
	.O(\hdmi/encode_b/tpb11_1_7 )
);
INV \hdmi/encode_b/tpb11_0_s3  (
	.I(\hdmi/encode_b/enc10_0 [0]),
	.O(\hdmi/encode_b/tpb11_0_7 )
);
LUT1 \hdmi/encode_b/enc11_0_s18  (
	.I0(reset_counter[0]),
	.F(enc11_0_31)
);
defparam \hdmi/encode_b/enc11_0_s18 .INIT=2'h1;
LUT1 \hdmi/encode_b/n101_s2  (
	.I0(\hdmi/encode_b/eon13 [2]),
	.F(\hdmi/encode_b/n101_7 )
);
defparam \hdmi/encode_b/n101_s2 .INIT=2'h1;
LUT1 \hdmi/encode_b/tpa12_addr_tmp_s10  (
	.I0(\hdmi/enc11_0_9 ),
	.F(\hdmi/encode_b/tpa12_addr_tmp_22 )
);
defparam \hdmi/encode_b/tpa12_addr_tmp_s10 .INIT=2'h1;
LUT3 \hdmi/encode_g/n28_s0  (
	.I0(\hdmi/encode_g/par3 [1]),
	.I1(\hdmi/encode_g/par3 [2]),
	.I2(\hdmi/encode_g/dat3 [3]),
	.F(\hdmi/encode_g/n28_3 )
);
defparam \hdmi/encode_g/n28_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n32_s0  (
	.I0(\hdmi/encode_g/par4 [2]),
	.I1(\hdmi/encode_g/par4 [3]),
	.I2(\hdmi/encode_g/dat4 [4]),
	.F(\hdmi/encode_g/n32_3 )
);
defparam \hdmi/encode_g/n32_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n33_s0  (
	.I0(\hdmi/encode_g/par4 [1]),
	.I1(\hdmi/encode_g/par4 [2]),
	.I2(\hdmi/encode_g/dat4 [4]),
	.F(\hdmi/encode_g/n33_3 )
);
defparam \hdmi/encode_g/n33_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n36_s0  (
	.I0(\hdmi/encode_g/par5 [3]),
	.I1(\hdmi/encode_g/par5 [4]),
	.I2(\hdmi/encode_g/dat5 [5]),
	.F(\hdmi/encode_g/n36_3 )
);
defparam \hdmi/encode_g/n36_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n37_s0  (
	.I0(\hdmi/encode_g/par5 [2]),
	.I1(\hdmi/encode_g/par5 [3]),
	.I2(\hdmi/encode_g/dat5 [5]),
	.F(\hdmi/encode_g/n37_3 )
);
defparam \hdmi/encode_g/n37_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n38_s0  (
	.I0(\hdmi/encode_g/par5 [2]),
	.I1(\hdmi/encode_g/par5 [1]),
	.I2(\hdmi/encode_g/dat5 [5]),
	.F(\hdmi/encode_g/n38_3 )
);
defparam \hdmi/encode_g/n38_s0 .INIT=8'hCA;
LUT3 \hdmi/encode_g/n41_s0  (
	.I0(\hdmi/encode_g/par6 [3]),
	.I1(\hdmi/encode_g/par6 [4]),
	.I2(\hdmi/encode_g/dat6 [6]),
	.F(\hdmi/encode_g/n41_3 )
);
defparam \hdmi/encode_g/n41_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n42_s0  (
	.I0(\hdmi/encode_g/par6 [2]),
	.I1(\hdmi/encode_g/par6 [3]),
	.I2(\hdmi/encode_g/dat6 [6]),
	.F(\hdmi/encode_g/n42_3 )
);
defparam \hdmi/encode_g/n42_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_g/n46_s0  (
	.I0(\hdmi/encode_g/par7 [3]),
	.I1(\hdmi/encode_g/par7 [4]),
	.I2(\hdmi/dat7 [7]),
	.F(\hdmi/encode_g/n46_3 )
);
defparam \hdmi/encode_g/n46_s0 .INIT=8'hAC;
LUT2 \hdmi/encode_g/n52_s0  (
	.I0(\hdmi/dat2 [7]),
	.I1(\hdmi/encode_g/dat2_0 [6]),
	.F(\hdmi/encode_g/n52_3 )
);
defparam \hdmi/encode_g/n52_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n53_s0  (
	.I0(\hdmi/dat2 [7]),
	.I1(\hdmi/encode_g/dat2_0 [2]),
	.F(\hdmi/encode_g/n53_3 )
);
defparam \hdmi/encode_g/n53_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n54_s0  (
	.I0(\hdmi/encode_g/dat2_0 [2]),
	.I1(\hdmi/encode_g/dat2_0 [3]),
	.F(\hdmi/encode_g/n54_3 )
);
defparam \hdmi/encode_g/n54_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n55_s0  (
	.I0(\hdmi/encode_g/dat2_0 [3]),
	.I1(\hdmi/encode_g/dat2_0 [4]),
	.F(\hdmi/encode_g/n55_3 )
);
defparam \hdmi/encode_g/n55_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n56_s0  (
	.I0(\hdmi/encode_g/dat2_0 [4]),
	.I1(\hdmi/encode_g/dat2_0 [5]),
	.F(\hdmi/encode_g/n56_3 )
);
defparam \hdmi/encode_g/n56_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n57_s0  (
	.I0(\hdmi/encode_g/dat2_0 [6]),
	.I1(\hdmi/encode_g/dat2_0 [5]),
	.F(\hdmi/encode_g/n57_3 )
);
defparam \hdmi/encode_g/n57_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n59_s0  (
	.I0(\hdmi/encode_g/enc3 [2]),
	.I1(\hdmi/encode_g/dat3 [6]),
	.F(\hdmi/encode_g/n59_3 )
);
defparam \hdmi/encode_g/n59_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n60_s0  (
	.I0(\hdmi/encode_g/enc3 [3]),
	.I1(\hdmi/encode_g/enc3 [7]),
	.F(\hdmi/encode_g/n60_3 )
);
defparam \hdmi/encode_g/n60_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n61_s0  (
	.I0(\hdmi/encode_g/enc3 [2]),
	.I1(\hdmi/encode_g/enc3 [4]),
	.F(\hdmi/encode_g/n61_3 )
);
defparam \hdmi/encode_g/n61_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n62_s0  (
	.I0(\hdmi/encode_g/enc3 [3]),
	.I1(\hdmi/encode_g/enc3 [5]),
	.F(\hdmi/encode_g/n62_3 )
);
defparam \hdmi/encode_g/n62_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n63_s0  (
	.I0(\hdmi/encode_g/enc3 [4]),
	.I1(\hdmi/encode_g/enc3 [6]),
	.F(\hdmi/encode_g/n63_3 )
);
defparam \hdmi/encode_g/n63_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n64_s0  (
	.I0(\hdmi/encode_g/enc3 [7]),
	.I1(\hdmi/encode_g/enc3 [5]),
	.F(\hdmi/encode_g/n64_3 )
);
defparam \hdmi/encode_g/n64_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n65_s0  (
	.I0(\hdmi/encode_g/enc4_0 [4]),
	.I1(\hdmi/encode_g/dat4 [6]),
	.F(\hdmi/n65_3 )
);
defparam \hdmi/encode_g/n65_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n66_s0  (
	.I0(\hdmi/encode_g/enc4_0 [5]),
	.I1(\hdmi/encode_g/enc4_0 [1]),
	.F(\hdmi/encode_g/n66_3 )
);
defparam \hdmi/encode_g/n66_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n67_s0  (
	.I0(\hdmi/encode_g/enc4_0 [6]),
	.I1(\hdmi/enc4 [2]),
	.F(\hdmi/n67_3 )
);
defparam \hdmi/encode_g/n67_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n68_s0  (
	.I0(\hdmi/encode_g/enc4_0 [7]),
	.I1(\hdmi/encode_g/enc4_0 [3]),
	.F(\hdmi/encode_g/n68_3 )
);
defparam \hdmi/encode_g/n68_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n69_s0  (
	.I0(\hdmi/encode_g/enc8 [1]),
	.I1(\hdmi/par8 [4]),
	.F(\hdmi/encode_g/n69_3 )
);
defparam \hdmi/encode_g/n69_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n70_s0  (
	.I0(\hdmi/par8 [4]),
	.I1(\hdmi/encode_g/enc8 [3]),
	.F(\hdmi/encode_g/n70_3 )
);
defparam \hdmi/encode_g/n70_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n71_s0  (
	.I0(\hdmi/par8 [4]),
	.I1(\hdmi/encode_g/enc8 [5]),
	.F(\hdmi/encode_g/n71_3 )
);
defparam \hdmi/encode_g/n71_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n72_s0  (
	.I0(\hdmi/par8 [4]),
	.I1(\hdmi/encode_g/enc8 [7]),
	.F(\hdmi/encode_g/n72_3 )
);
defparam \hdmi/encode_g/n72_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n73_s0  (
	.I0(\hdmi/encode_g/enc9_0 [0]),
	.I1(\hdmi/enc9 [4]),
	.F(\hdmi/encode_g/n73_3 )
);
defparam \hdmi/encode_g/n73_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n74_s0  (
	.I0(\hdmi/encode_g/enc9_0 [1]),
	.I1(\hdmi/encode_g/enc9_0 [5]),
	.F(\hdmi/encode_g/n74_3 )
);
defparam \hdmi/encode_g/n74_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n75_s0  (
	.I0(\hdmi/enc9 [2]),
	.I1(\hdmi/enc9 [6]),
	.F(\hdmi/encode_g/n75_3 )
);
defparam \hdmi/encode_g/n75_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n76_s0  (
	.I0(\hdmi/encode_g/enc9_0 [3]),
	.I1(\hdmi/encode_g/enc9_0 [7]),
	.F(\hdmi/encode_g/n76_3 )
);
defparam \hdmi/encode_g/n76_s0 .INIT=4'h6;
LUT3 \hdmi/encode_g/n112_s0  (
	.I0(\hdmi/encode_g/n102_4 ),
	.I1(\hdmi/par17 ),
	.I2(\hdmi/encode_g/eon17_0 [3]),
	.F(\hdmi/encode_g/n112_3 )
);
defparam \hdmi/encode_g/n112_s0 .INIT=8'hB4;
LUT4 \hdmi/encode_g/n113_s0  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/eon17 [1]),
	.I2(\hdmi/par17 ),
	.I3(\hdmi/encode_g/eon17_0 [2]),
	.F(\hdmi/encode_g/n113_3 )
);
defparam \hdmi/encode_g/n113_s0 .INIT=16'h1FE0;
LUT3 \hdmi/encode_g/n114_s0  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/par17 ),
	.I2(\hdmi/eon17 [1]),
	.F(\hdmi/encode_g/n114_3 )
);
defparam \hdmi/encode_g/n114_s0 .INIT=8'h78;
LUT3 \hdmi/encode_g/n121_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/encode_g/n102_4 ),
	.I2(\hdmi/encode_g/eon17_0 [3]),
	.F(\hdmi/encode_g/n121_3 )
);
defparam \hdmi/encode_g/n121_s0 .INIT=8'hB4;
LUT4 \hdmi/encode_g/n122_s0  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/eon17 [1]),
	.I2(\hdmi/par17 ),
	.I3(\hdmi/encode_g/eon17_0 [2]),
	.F(\hdmi/encode_g/n122_3 )
);
defparam \hdmi/encode_g/n122_s0 .INIT=16'hFE01;
LUT3 \hdmi/encode_g/n123_s0  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/par17 ),
	.I2(\hdmi/eon17 [1]),
	.F(\hdmi/encode_g/n123_3 )
);
defparam \hdmi/encode_g/n123_s0 .INIT=8'hE1;
LUT2 \hdmi/encode_g/n124_s1  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/par17 ),
	.F(\hdmi/encode_g/n124_4 )
);
defparam \hdmi/encode_g/n124_s1 .INIT=4'h9;
LUT3 \hdmi/encode_g/n130_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/encode_g/n102_4 ),
	.I2(\hdmi/encode_g/eon17_0 [3]),
	.F(\hdmi/encode_g/n130_3 )
);
defparam \hdmi/encode_g/n130_s0 .INIT=8'h78;
LUT4 \hdmi/encode_g/n131_s0  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/eon17 [1]),
	.I2(\hdmi/par17 ),
	.I3(\hdmi/encode_g/eon17_0 [2]),
	.F(\hdmi/encode_g/n131_3 )
);
defparam \hdmi/encode_g/n131_s0 .INIT=16'hEF10;
LUT3 \hdmi/encode_g/n132_s0  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/par17 ),
	.I2(\hdmi/eon17 [1]),
	.F(\hdmi/encode_g/n132_3 )
);
defparam \hdmi/encode_g/n132_s0 .INIT=8'hB4;
LUT2 \hdmi/encode_g/n141_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [0]),
	.F(\hdmi/encode_g/n141_3 )
);
defparam \hdmi/encode_g/n141_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n142_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [1]),
	.F(\hdmi/encode_g/n142_3 )
);
defparam \hdmi/encode_g/n142_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n143_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [2]),
	.F(\hdmi/encode_g/n143_3 )
);
defparam \hdmi/encode_g/n143_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n144_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [3]),
	.F(\hdmi/encode_g/n144_3 )
);
defparam \hdmi/encode_g/n144_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n145_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [4]),
	.F(\hdmi/encode_g/n145_3 )
);
defparam \hdmi/encode_g/n145_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n146_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [5]),
	.F(\hdmi/encode_g/n146_3 )
);
defparam \hdmi/encode_g/n146_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n147_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [6]),
	.F(\hdmi/encode_g/n147_3 )
);
defparam \hdmi/encode_g/n147_s0 .INIT=4'h6;
LUT2 \hdmi/encode_g/n148_s0  (
	.I0(\hdmi/par17 ),
	.I1(\hdmi/enc17 [7]),
	.F(\hdmi/encode_g/n148_3 )
);
defparam \hdmi/encode_g/n148_s0 .INIT=4'h6;
LUT4 \hdmi/encode_g/n196_s0  (
	.I0(\hdmi/encode_g/tmds_even18 [9]),
	.I1(\hdmi/encode_g/eon18 [3]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/n196_4 ),
	.F(\hdmi/encode_g/n196_3 )
);
defparam \hdmi/encode_g/n196_s0 .INIT=16'hC3AA;
LUT2 \hdmi/encode_g/n90_s5  (
	.I0(\hdmi/encode_g/tpb11 [2]),
	.I1(\hdmi/encode_g/tpb11 [3]),
	.F(\hdmi/encode_g/n90_8 )
);
defparam \hdmi/encode_g/n90_s5 .INIT=4'h6;
LUT2 \hdmi/encode_g/n90_s6  (
	.I0(\hdmi/encode_g/tpb11 [2]),
	.I1(\hdmi/encode_g/tpb11 [3]),
	.F(\hdmi/encode_g/n90_10 )
);
defparam \hdmi/encode_g/n90_s6 .INIT=4'h8;
LUT4 \hdmi/encode_g/n98_s6  (
	.I0(\hdmi/encode_g/n98_17 ),
	.I1(\hdmi/encode_g/n98_18 ),
	.I2(\hdmi/encode_g/tpb11 [0]),
	.I3(\hdmi/encode_g/tpb11 [1]),
	.F(\hdmi/encode_g/n98_16 )
);
defparam \hdmi/encode_g/n98_s6 .INIT=16'h4BB4;
LUT3 \hdmi/encode_g/n96_s2  (
	.I0(\hdmi/encode_g/tpb11 [0]),
	.I1(\hdmi/encode_g/tpb11 [1]),
	.I2(\hdmi/encode_g/n98_17 ),
	.F(\hdmi/encode_g/n96_10 )
);
defparam \hdmi/encode_g/n96_s2 .INIT=8'h80;
LUT4 \hdmi/encode_g/n97_s5  (
	.I0(\hdmi/encode_g/n98_18 ),
	.I1(\hdmi/encode_g/n98_17 ),
	.I2(\hdmi/encode_g/tpb11 [0]),
	.I3(\hdmi/encode_g/tpb11 [1]),
	.F(\hdmi/encode_g/n97_12 )
);
defparam \hdmi/encode_g/n97_s5 .INIT=16'h3AA8;
LUT4 \hdmi/encode_g/n87_s4  (
	.I0(\hdmi/encode_g/tpa11 [0]),
	.I1(\hdmi/encode_g/tpa11 [1]),
	.I2(\hdmi/encode_g/tpa11 [2]),
	.I3(\hdmi/encode_g/tpa11 [3]),
	.F(\hdmi/n87_13 )
);
defparam \hdmi/encode_g/n87_s4 .INIT=16'h6996;
LUT2 \hdmi/encode_g/n100_s4  (
	.I0(\hdmi/encode_g/eon13 [2]),
	.I1(\hdmi/encode_g/eon13 [3]),
	.F(\hdmi/encode_g/n100_12 )
);
defparam \hdmi/encode_g/n100_s4 .INIT=4'h9;
LUT3 \hdmi/encode_g/n102_s1  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/eon17 [1]),
	.I2(\hdmi/encode_g/eon17_0 [2]),
	.F(\hdmi/encode_g/n102_4 )
);
defparam \hdmi/encode_g/n102_s1 .INIT=8'h01;
LUT2 \hdmi/encode_g/n196_s1  (
	.I0(\hdmi/encode_g/n196_5 ),
	.I1(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n196_4 )
);
defparam \hdmi/encode_g/n196_s1 .INIT=4'h1;
LUT4 \hdmi/encode_g/n198_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [7]),
	.I1(\hdmi/encode_g/tmds_pos18 [7]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n198_4 )
);
defparam \hdmi/encode_g/n198_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n199_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [6]),
	.I1(\hdmi/encode_g/tmds_pos18 [6]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n199_4 )
);
defparam \hdmi/encode_g/n199_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n200_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [5]),
	.I1(\hdmi/encode_g/tmds_pos18 [5]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n200_4 )
);
defparam \hdmi/encode_g/n200_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n201_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [4]),
	.I1(\hdmi/encode_g/tmds_pos18 [4]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n201_4 )
);
defparam \hdmi/encode_g/n201_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n202_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [3]),
	.I1(\hdmi/encode_g/tmds_pos18 [3]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n202_4 )
);
defparam \hdmi/encode_g/n202_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n203_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [2]),
	.I1(\hdmi/encode_g/tmds_pos18 [2]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n203_4 )
);
defparam \hdmi/encode_g/n203_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n204_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [1]),
	.I1(\hdmi/encode_g/tmds_pos18 [1]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n204_4 )
);
defparam \hdmi/encode_g/n204_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n205_s1  (
	.I0(\hdmi/encode_g/tmds_neg18 [0]),
	.I1(\hdmi/encode_g/tmds_pos18 [0]),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n205_4 )
);
defparam \hdmi/encode_g/n205_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n206_s1  (
	.I0(\hdmi/encode_g/n178_1 ),
	.I1(\hdmi/encode_g/n173_2 ),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n206_4 )
);
defparam \hdmi/encode_g/n206_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n207_s1  (
	.I0(\hdmi/encode_g/n179_1 ),
	.I1(\hdmi/encode_g/n174_2 ),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n207_4 )
);
defparam \hdmi/encode_g/n207_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n208_s1  (
	.I0(\hdmi/encode_g/n180_1 ),
	.I1(\hdmi/encode_g/n175_2 ),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n208_4 )
);
defparam \hdmi/encode_g/n208_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n209_s1  (
	.I0(\hdmi/encode_g/n181_1 ),
	.I1(\hdmi/encode_g/n176_2 ),
	.I2(\hdmi/encode_g/bias [3]),
	.I3(\hdmi/encode_g/eon18 [3]),
	.F(\hdmi/encode_g/n209_4 )
);
defparam \hdmi/encode_g/n209_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_g/n98_s7  (
	.I0(\hdmi/encode_g/tpa11 [0]),
	.I1(\hdmi/encode_g/tpa11 [1]),
	.I2(\hdmi/encode_g/tpa11 [2]),
	.I3(\hdmi/encode_g/tpa11 [3]),
	.F(\hdmi/encode_g/n98_17 )
);
defparam \hdmi/encode_g/n98_s7 .INIT=16'h8000;
LUT4 \hdmi/encode_g/n98_s8  (
	.I0(\hdmi/encode_g/tpa11 [0]),
	.I1(\hdmi/encode_g/tpa11 [1]),
	.I2(\hdmi/encode_g/tpa11 [2]),
	.I3(\hdmi/encode_g/tpa11 [3]),
	.F(\hdmi/encode_g/n98_18 )
);
defparam \hdmi/encode_g/n98_s8 .INIT=16'hFEE8;
LUT4 \hdmi/encode_g/n196_s2  (
	.I0(\hdmi/encode_g/bias [0]),
	.I1(\hdmi/encode_g/bias [1]),
	.I2(\hdmi/encode_g/bias [2]),
	.I3(\hdmi/encode_g/bias [3]),
	.F(\hdmi/encode_g/n196_5 )
);
defparam \hdmi/encode_g/n196_s2 .INIT=16'h0001;
LUT2 \hdmi/encode_g/n133_s2  (
	.I0(\hdmi/eon17 [0]),
	.I1(\hdmi/par17 ),
	.F(\hdmi/encode_g/n133_6 )
);
defparam \hdmi/encode_g/n133_s2 .INIT=4'h6;
LUT4 \hdmi/encode_g/n102_s2  (
	.I0(\hdmi/encode_g/eon17_0 [3]),
	.I1(\hdmi/eon17 [0]),
	.I2(\hdmi/eon17 [1]),
	.I3(\hdmi/encode_g/eon17_0 [2]),
	.F(\hdmi/encode_g/n102_6 )
);
defparam \hdmi/encode_g/n102_s2 .INIT=16'h0001;
LUT4 \hdmi/encode_g/n209_s2  (
	.I0(\hdmi/encode_g/n165_1 ),
	.I1(\hdmi/encode_g/n209_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n209_6 )
);
defparam \hdmi/encode_g/n209_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n208_s2  (
	.I0(\hdmi/encode_g/n164_1 ),
	.I1(\hdmi/encode_g/n208_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n208_6 )
);
defparam \hdmi/encode_g/n208_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n207_s2  (
	.I0(\hdmi/encode_g/n163_1 ),
	.I1(\hdmi/encode_g/n207_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n207_6 )
);
defparam \hdmi/encode_g/n207_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n206_s2  (
	.I0(\hdmi/encode_g/n162_1 ),
	.I1(\hdmi/encode_g/n206_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n206_6 )
);
defparam \hdmi/encode_g/n206_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n205_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [0]),
	.I1(\hdmi/encode_g/n205_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n205_6 )
);
defparam \hdmi/encode_g/n205_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n204_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [1]),
	.I1(\hdmi/encode_g/n204_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n204_6 )
);
defparam \hdmi/encode_g/n204_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n203_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [2]),
	.I1(\hdmi/encode_g/n203_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n203_6 )
);
defparam \hdmi/encode_g/n203_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n202_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [3]),
	.I1(\hdmi/encode_g/n202_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n202_6 )
);
defparam \hdmi/encode_g/n202_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n201_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [4]),
	.I1(\hdmi/encode_g/n201_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n201_6 )
);
defparam \hdmi/encode_g/n201_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n200_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [5]),
	.I1(\hdmi/encode_g/n200_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n200_6 )
);
defparam \hdmi/encode_g/n200_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n199_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [6]),
	.I1(\hdmi/encode_g/n199_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n199_6 )
);
defparam \hdmi/encode_g/n199_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_g/n198_s2  (
	.I0(\hdmi/encode_g/tmds_even18 [7]),
	.I1(\hdmi/encode_g/n198_4 ),
	.I2(\hdmi/encode_g/n196_5 ),
	.I3(\hdmi/encode_g/eve18 ),
	.F(\hdmi/encode_g/n198_6 )
);
defparam \hdmi/encode_g/n198_s2 .INIT=16'hAAAC;
DFFR \hdmi/encode_g/dat2_7_s0  (
	.D(\hdmi/dat1_0 [7]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/dat2 [7])
);
defparam \hdmi/encode_g/dat2_7_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/dat2_6_s0  (
	.D(\hdmi/dat1_0 [6]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_g/dat2_0 [6])
);
defparam \hdmi/encode_g/dat2_6_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/dat2_5_s0  (
	.D(\hdmi/dat1_0 [5]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_g/dat2_0 [5])
);
defparam \hdmi/encode_g/dat2_5_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/dat2_4_s0  (
	.D(\hdmi/dat1_0 [4]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_g/dat2_0 [4])
);
defparam \hdmi/encode_g/dat2_4_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/dat2_3_s0  (
	.D(\hdmi/dat1_0 [3]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_g/dat2_0 [3])
);
defparam \hdmi/encode_g/dat2_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/dat2_2_s0  (
	.D(\hdmi/dat1_0 [2]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_g/dat2_0 [2])
);
defparam \hdmi/encode_g/dat2_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat3_6_s0  (
	.D(\hdmi/encode_g/dat2_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat3 [6])
);
defparam \hdmi/encode_g/dat3_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat3_5_s0  (
	.D(\hdmi/encode_g/dat2_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat3 [5])
);
defparam \hdmi/encode_g/dat3_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat3_4_s0  (
	.D(\hdmi/encode_g/dat2_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat3 [4])
);
defparam \hdmi/encode_g/dat3_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat3_3_s0  (
	.D(\hdmi/encode_g/dat2_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat3 [3])
);
defparam \hdmi/encode_g/dat3_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat4_6_s0  (
	.D(\hdmi/encode_g/dat3 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat4 [6])
);
defparam \hdmi/encode_g/dat4_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat4_5_s0  (
	.D(\hdmi/encode_g/dat3 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat4 [5])
);
defparam \hdmi/encode_g/dat4_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat4_4_s0  (
	.D(\hdmi/encode_g/dat3 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat4 [4])
);
defparam \hdmi/encode_g/dat4_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat5_6_s0  (
	.D(\hdmi/encode_g/dat4 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat5 [6])
);
defparam \hdmi/encode_g/dat5_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat5_5_s0  (
	.D(\hdmi/encode_g/dat4 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat5 [5])
);
defparam \hdmi/encode_g/dat5_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/dat6_6_s0  (
	.D(\hdmi/encode_g/dat5 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/dat6 [6])
);
defparam \hdmi/encode_g/dat6_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par2_1_s0  (
	.D(\hdmi/dat1_0 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par2 [1])
);
defparam \hdmi/encode_g/par2_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/par3_2_s0  (
	.D(\hdmi/encode_g/par2 [1]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/n23_5 ),
	.Q(\hdmi/encode_g/par3 [2])
);
defparam \hdmi/encode_g/par3_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/par3_1_s0  (
	.D(\hdmi/encode_g/par2 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_g/dat2_0 [2]),
	.Q(\hdmi/encode_g/par3 [1])
);
defparam \hdmi/encode_g/par3_1_s0 .INIT=1'b1;
DFFR \hdmi/encode_g/par4_3_s0  (
	.D(\hdmi/encode_g/par3 [2]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/n27_5 ),
	.Q(\hdmi/encode_g/par4 [3])
);
defparam \hdmi/encode_g/par4_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par4_2_s0  (
	.D(\hdmi/encode_g/n28_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par4 [2])
);
defparam \hdmi/encode_g/par4_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/par4_1_s0  (
	.D(\hdmi/encode_g/par3 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_g/dat3 [3]),
	.Q(\hdmi/encode_g/par4 [1])
);
defparam \hdmi/encode_g/par4_1_s0 .INIT=1'b1;
DFFR \hdmi/encode_g/par5_4_s0  (
	.D(\hdmi/encode_g/par4 [3]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/n31_5 ),
	.Q(\hdmi/encode_g/par5 [4])
);
defparam \hdmi/encode_g/par5_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par5_3_s0  (
	.D(\hdmi/encode_g/n32_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par5 [3])
);
defparam \hdmi/encode_g/par5_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par5_2_s0  (
	.D(\hdmi/encode_g/n33_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par5 [2])
);
defparam \hdmi/encode_g/par5_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/par5_1_s0  (
	.D(\hdmi/encode_g/par4 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_g/dat4 [4]),
	.Q(\hdmi/encode_g/par5 [1])
);
defparam \hdmi/encode_g/par5_1_s0 .INIT=1'b1;
DFF \hdmi/encode_g/par6_4_s0  (
	.D(\hdmi/encode_g/n36_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par6 [4])
);
defparam \hdmi/encode_g/par6_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par6_3_s0  (
	.D(\hdmi/encode_g/n37_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par6 [3])
);
defparam \hdmi/encode_g/par6_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par6_2_s0  (
	.D(\hdmi/encode_g/n38_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par6 [2])
);
defparam \hdmi/encode_g/par6_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par7_4_s0  (
	.D(\hdmi/encode_g/n41_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par7 [4])
);
defparam \hdmi/encode_g/par7_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par7_3_s0  (
	.D(\hdmi/encode_g/n42_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/par7 [3])
);
defparam \hdmi/encode_g/par7_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/par8_4_s0  (
	.D(\hdmi/encode_g/n46_3 ),
	.CLK(system_clk),
	.Q(\hdmi/par8 [4])
);
defparam \hdmi/encode_g/par8_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc3_7_s0  (
	.D(\hdmi/encode_g/n52_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc3 [7])
);
defparam \hdmi/encode_g/enc3_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc3_6_s0  (
	.D(\hdmi/encode_g/n57_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc3 [6])
);
defparam \hdmi/encode_g/enc3_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc3_5_s0  (
	.D(\hdmi/encode_g/n56_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc3 [5])
);
defparam \hdmi/encode_g/enc3_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc3_4_s0  (
	.D(\hdmi/encode_g/n55_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc3 [4])
);
defparam \hdmi/encode_g/enc3_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc3_3_s0  (
	.D(\hdmi/encode_g/n54_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc3 [3])
);
defparam \hdmi/encode_g/enc3_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc3_2_s0  (
	.D(\hdmi/encode_g/n53_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc3 [2])
);
defparam \hdmi/encode_g/enc3_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_7_s0  (
	.D(\hdmi/encode_g/n64_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc4_0 [7])
);
defparam \hdmi/encode_g/enc4_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_6_s0  (
	.D(\hdmi/encode_g/n63_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc4_0 [6])
);
defparam \hdmi/encode_g/enc4_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_5_s0  (
	.D(\hdmi/encode_g/n62_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc4_0 [5])
);
defparam \hdmi/encode_g/enc4_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_4_s0  (
	.D(\hdmi/encode_g/n61_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc4_0 [4])
);
defparam \hdmi/encode_g/enc4_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_3_s0  (
	.D(\hdmi/encode_g/n60_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc4_0 [3])
);
defparam \hdmi/encode_g/enc4_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_2_s0  (
	.D(\hdmi/encode_g/n59_3 ),
	.CLK(system_clk),
	.Q(\hdmi/enc4 [2])
);
defparam \hdmi/encode_g/enc4_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc4_1_s0  (
	.D(\hdmi/encode_g/enc3 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc4_0 [1])
);
defparam \hdmi/encode_g/enc4_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc5_7_s0  (
	.D(\hdmi/encode_g/n68_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc5 [7])
);
defparam \hdmi/encode_g/enc5_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc5_5_s0  (
	.D(\hdmi/encode_g/n66_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc5 [5])
);
defparam \hdmi/encode_g/enc5_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc5_3_s0  (
	.D(\hdmi/encode_g/enc4_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc5 [3])
);
defparam \hdmi/encode_g/enc5_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc5_1_s0  (
	.D(\hdmi/encode_g/enc4_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc5 [1])
);
defparam \hdmi/encode_g/enc5_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc6_7_s0  (
	.D(\hdmi/encode_g/enc5 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc6 [7])
);
defparam \hdmi/encode_g/enc6_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc6_5_s0  (
	.D(\hdmi/encode_g/enc5 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc6 [5])
);
defparam \hdmi/encode_g/enc6_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc6_3_s0  (
	.D(\hdmi/encode_g/enc5 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc6 [3])
);
defparam \hdmi/encode_g/enc6_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc6_1_s0  (
	.D(\hdmi/encode_g/enc5 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc6 [1])
);
defparam \hdmi/encode_g/enc6_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc7_7_s0  (
	.D(\hdmi/encode_g/enc6 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc7 [7])
);
defparam \hdmi/encode_g/enc7_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc7_5_s0  (
	.D(\hdmi/encode_g/enc6 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc7 [5])
);
defparam \hdmi/encode_g/enc7_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc7_3_s0  (
	.D(\hdmi/encode_g/enc6 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc7 [3])
);
defparam \hdmi/encode_g/enc7_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc7_1_s0  (
	.D(\hdmi/encode_g/enc6 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc7 [1])
);
defparam \hdmi/encode_g/enc7_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc7_0_s0  (
	.D(\hdmi/encode_g/dat6 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc7 [0])
);
defparam \hdmi/encode_g/enc7_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc8_7_s0  (
	.D(\hdmi/encode_g/enc7 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc8 [7])
);
defparam \hdmi/encode_g/enc8_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc8_5_s0  (
	.D(\hdmi/encode_g/enc7 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc8 [5])
);
defparam \hdmi/encode_g/enc8_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc8_3_s0  (
	.D(\hdmi/encode_g/enc7 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc8 [3])
);
defparam \hdmi/encode_g/enc8_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc8_1_s0  (
	.D(\hdmi/encode_g/enc7 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc8 [1])
);
defparam \hdmi/encode_g/enc8_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc8_0_s0  (
	.D(\hdmi/encode_g/enc7 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc8 [0])
);
defparam \hdmi/encode_g/enc8_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc9_7_s0  (
	.D(\hdmi/encode_g/n72_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc9_0 [7])
);
defparam \hdmi/encode_g/enc9_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc9_5_s0  (
	.D(\hdmi/encode_g/n71_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc9_0 [5])
);
defparam \hdmi/encode_g/enc9_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc9_3_s0  (
	.D(\hdmi/encode_g/n70_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc9_0 [3])
);
defparam \hdmi/encode_g/enc9_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc9_1_s0  (
	.D(\hdmi/encode_g/n69_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc9_0 [1])
);
defparam \hdmi/encode_g/enc9_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc9_0_s0  (
	.D(\hdmi/encode_g/enc8 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/enc9_0 [0])
);
defparam \hdmi/encode_g/enc9_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_7_s0  (
	.D(\hdmi/encode_g/enc9_0 [7]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [7])
);
defparam \hdmi/encode_g/enc10_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_6_s0  (
	.D(\hdmi/enc9 [6]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [6])
);
defparam \hdmi/encode_g/enc10_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_5_s0  (
	.D(\hdmi/encode_g/enc9_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [5])
);
defparam \hdmi/encode_g/enc10_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_4_s0  (
	.D(\hdmi/enc9 [4]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [4])
);
defparam \hdmi/encode_g/enc10_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_3_s0  (
	.D(\hdmi/encode_g/enc9_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [3])
);
defparam \hdmi/encode_g/enc10_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_2_s0  (
	.D(\hdmi/enc9 [2]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [2])
);
defparam \hdmi/encode_g/enc10_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_1_s0  (
	.D(\hdmi/encode_g/enc9_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [1])
);
defparam \hdmi/encode_g/enc10_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/enc10_0_s0  (
	.D(\hdmi/encode_g/enc9_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/enc10 [0])
);
defparam \hdmi/encode_g/enc10_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa10_3_s0  (
	.D(\hdmi/encode_g/n76_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa10 [3])
);
defparam \hdmi/encode_g/tpa10_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa10_2_s0  (
	.D(\hdmi/encode_g/n75_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa10 [2])
);
defparam \hdmi/encode_g/tpa10_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa10_1_s0  (
	.D(\hdmi/encode_g/n74_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa10 [1])
);
defparam \hdmi/encode_g/tpa10_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa10_0_s0  (
	.D(\hdmi/encode_g/n73_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa10 [0])
);
defparam \hdmi/encode_g/tpa10_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa11_3_s0  (
	.D(\hdmi/encode_g/tpa10 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa11 [3])
);
defparam \hdmi/encode_g/tpa11_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa11_2_s0  (
	.D(\hdmi/encode_g/tpa10 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa11 [2])
);
defparam \hdmi/encode_g/tpa11_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa11_1_s0  (
	.D(\hdmi/encode_g/tpa10 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa11 [1])
);
defparam \hdmi/encode_g/tpa11_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tpa11_0_s0  (
	.D(\hdmi/encode_g/tpa10 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tpa11 [0])
);
defparam \hdmi/encode_g/tpa11_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/tpb11_3_s0  (
	.D(\hdmi/enc10 [7]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/tpb11_3_7 ),
	.Q(\hdmi/encode_g/tpb11 [3])
);
defparam \hdmi/encode_g/tpb11_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/tpb11_2_s0  (
	.D(\hdmi/enc10 [6]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/tpb11_2_7 ),
	.Q(\hdmi/encode_g/tpb11 [2])
);
defparam \hdmi/encode_g/tpb11_2_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/tpb11_1_s0  (
	.D(\hdmi/enc10 [5]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/tpb11_1_7 ),
	.Q(\hdmi/encode_g/tpb11 [1])
);
defparam \hdmi/encode_g/tpb11_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/tpb11_0_s0  (
	.D(\hdmi/enc10 [4]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_g/tpb11_0_7 ),
	.Q(\hdmi/encode_g/tpb11 [0])
);
defparam \hdmi/encode_g/tpb11_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon13_3_s0  (
	.D(\hdmi/encode_g/n96_2 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon13 [3])
);
defparam \hdmi/encode_g/eon13_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon13_2_s0  (
	.D(\hdmi/encode_g/n97_2 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon13 [2])
);
defparam \hdmi/encode_g/eon13_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon14_3_s0  (
	.D(\hdmi/encode_g/n100_12 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon14 [3])
);
defparam \hdmi/encode_g/eon14_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon14_2_s0  (
	.D(\hdmi/encode_g/n101_7 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon14 [2])
);
defparam \hdmi/encode_g/eon14_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon15_3_s0  (
	.D(\hdmi/encode_g/eon14 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon15 [3])
);
defparam \hdmi/encode_g/eon15_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon15_2_s0  (
	.D(\hdmi/encode_g/eon14 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon15 [2])
);
defparam \hdmi/encode_g/eon15_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon16_3_s0  (
	.D(\hdmi/encode_g/eon15 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon16 [3])
);
defparam \hdmi/encode_g/eon16_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon16_2_s0  (
	.D(\hdmi/encode_g/eon15 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon16 [2])
);
defparam \hdmi/encode_g/eon16_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon17_3_s0  (
	.D(\hdmi/encode_g/eon16 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon17_0 [3])
);
defparam \hdmi/encode_g/eon17_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon17_2_s0  (
	.D(\hdmi/encode_g/eon16 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon17_0 [2])
);
defparam \hdmi/encode_g/eon17_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eon18_3_s0  (
	.D(\hdmi/encode_g/eon17_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eon18 [3])
);
defparam \hdmi/encode_g/eon18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/eve18_s0  (
	.D(\hdmi/encode_g/n102_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/eve18 )
);
defparam \hdmi/encode_g/eve18_s0 .INIT=1'b0;
DFF \hdmi/encode_g/inv18_3_s0  (
	.D(\hdmi/encode_g/n112_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/inv18 [3])
);
defparam \hdmi/encode_g/inv18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/inv18_2_s0  (
	.D(\hdmi/encode_g/n113_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/inv18 [2])
);
defparam \hdmi/encode_g/inv18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/inv18_1_s0  (
	.D(\hdmi/encode_g/n114_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/inv18 [1])
);
defparam \hdmi/encode_g/inv18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/inv18_0_s0  (
	.D(\hdmi/eon17 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/inv18 [0])
);
defparam \hdmi/encode_g/inv18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shr18_3_s0  (
	.D(\hdmi/encode_g/n121_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shr18 [3])
);
defparam \hdmi/encode_g/shr18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shr18_2_s0  (
	.D(\hdmi/encode_g/n122_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shr18 [2])
);
defparam \hdmi/encode_g/shr18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shr18_1_s0  (
	.D(\hdmi/encode_g/n123_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shr18 [1])
);
defparam \hdmi/encode_g/shr18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shr18_0_s0  (
	.D(\hdmi/encode_g/n124_4 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shr18 [0])
);
defparam \hdmi/encode_g/shr18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shl18_3_s0  (
	.D(\hdmi/encode_g/n130_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shl18 [3])
);
defparam \hdmi/encode_g/shl18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shl18_2_s0  (
	.D(\hdmi/encode_g/n131_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shl18 [2])
);
defparam \hdmi/encode_g/shl18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shl18_1_s0  (
	.D(\hdmi/encode_g/n132_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shl18 [1])
);
defparam \hdmi/encode_g/shl18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/shl18_0_s0  (
	.D(\hdmi/encode_g/n133_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/shl18 [0])
);
defparam \hdmi/encode_g/shl18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_9_s0  (
	.D(\hdmi/par17 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [9])
);
defparam \hdmi/encode_g/tmds_even18_9_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_8_s0  (
	.D(\hdmi/encode_g/n140_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [8])
);
defparam \hdmi/encode_g/tmds_even18_8_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_7_s0  (
	.D(\hdmi/encode_g/n148_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [7])
);
defparam \hdmi/encode_g/tmds_even18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_6_s0  (
	.D(\hdmi/encode_g/n147_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [6])
);
defparam \hdmi/encode_g/tmds_even18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_5_s0  (
	.D(\hdmi/encode_g/n146_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [5])
);
defparam \hdmi/encode_g/tmds_even18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_4_s0  (
	.D(\hdmi/encode_g/n145_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [4])
);
defparam \hdmi/encode_g/tmds_even18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_3_s0  (
	.D(\hdmi/encode_g/n144_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [3])
);
defparam \hdmi/encode_g/tmds_even18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_2_s0  (
	.D(\hdmi/encode_g/n143_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [2])
);
defparam \hdmi/encode_g/tmds_even18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_1_s0  (
	.D(\hdmi/encode_g/n142_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [1])
);
defparam \hdmi/encode_g/tmds_even18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_even18_0_s0  (
	.D(\hdmi/encode_g/n141_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_even18 [0])
);
defparam \hdmi/encode_g/tmds_even18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_7_s0  (
	.D(\hdmi/encode_g/n157_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [7])
);
defparam \hdmi/encode_g/tmds_pos18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_6_s0  (
	.D(\hdmi/encode_g/n156_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [6])
);
defparam \hdmi/encode_g/tmds_pos18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_5_s0  (
	.D(\hdmi/encode_g/n155_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [5])
);
defparam \hdmi/encode_g/tmds_pos18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_4_s0  (
	.D(\hdmi/encode_g/n154_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [4])
);
defparam \hdmi/encode_g/tmds_pos18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_3_s0  (
	.D(\hdmi/encode_g/n153_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [3])
);
defparam \hdmi/encode_g/tmds_pos18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_2_s0  (
	.D(\hdmi/encode_g/n152_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [2])
);
defparam \hdmi/encode_g/tmds_pos18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_1_s0  (
	.D(\hdmi/encode_g/n151_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [1])
);
defparam \hdmi/encode_g/tmds_pos18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_pos18_0_s0  (
	.D(\hdmi/encode_g/n150_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_pos18 [0])
);
defparam \hdmi/encode_g/tmds_pos18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_7_s0  (
	.D(\hdmi/enc17 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [7])
);
defparam \hdmi/encode_g/tmds_neg18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_6_s0  (
	.D(\hdmi/enc17 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [6])
);
defparam \hdmi/encode_g/tmds_neg18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_5_s0  (
	.D(\hdmi/enc17 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [5])
);
defparam \hdmi/encode_g/tmds_neg18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_4_s0  (
	.D(\hdmi/enc17 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [4])
);
defparam \hdmi/encode_g/tmds_neg18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_3_s0  (
	.D(\hdmi/enc17 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [3])
);
defparam \hdmi/encode_g/tmds_neg18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_2_s0  (
	.D(\hdmi/enc17 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [2])
);
defparam \hdmi/encode_g/tmds_neg18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_1_s0  (
	.D(\hdmi/enc17 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [1])
);
defparam \hdmi/encode_g/tmds_neg18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_g/tmds_neg18_0_s0  (
	.D(\hdmi/enc17 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/tmds_neg18 [0])
);
defparam \hdmi/encode_g/tmds_neg18_0_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/o_tmds_9_s0  (
	.D(\hdmi/encode_g/n196_3 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [9])
);
defparam \hdmi/encode_g/o_tmds_9_s0 .INIT=1'b1;
DFFS \hdmi/encode_g/o_tmds_8_s0  (
	.D(\hdmi/encode_g/tmds_even18 [8]),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [8])
);
defparam \hdmi/encode_g/o_tmds_8_s0 .INIT=1'b1;
DFFR \hdmi/encode_g/o_tmds_7_s0  (
	.D(\hdmi/encode_g/n198_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [7])
);
defparam \hdmi/encode_g/o_tmds_7_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/o_tmds_6_s0  (
	.D(\hdmi/encode_g/n199_6 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [6])
);
defparam \hdmi/encode_g/o_tmds_6_s0 .INIT=1'b1;
DFFR \hdmi/encode_g/o_tmds_5_s0  (
	.D(\hdmi/encode_g/n200_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [5])
);
defparam \hdmi/encode_g/o_tmds_5_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/o_tmds_4_s0  (
	.D(\hdmi/encode_g/n201_6 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [4])
);
defparam \hdmi/encode_g/o_tmds_4_s0 .INIT=1'b1;
DFFR \hdmi/encode_g/o_tmds_3_s0  (
	.D(\hdmi/encode_g/n202_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [3])
);
defparam \hdmi/encode_g/o_tmds_3_s0 .INIT=1'b0;
DFFS \hdmi/encode_g/o_tmds_2_s0  (
	.D(\hdmi/encode_g/n203_6 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [2])
);
defparam \hdmi/encode_g/o_tmds_2_s0 .INIT=1'b1;
DFFR \hdmi/encode_g/o_tmds_1_s0  (
	.D(\hdmi/encode_g/n204_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [1])
);
defparam \hdmi/encode_g/o_tmds_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/o_tmds_0_s0  (
	.D(\hdmi/encode_g/n205_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch1 [0])
);
defparam \hdmi/encode_g/o_tmds_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/bias_3_s0  (
	.D(\hdmi/encode_g/n206_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_g/bias [3])
);
defparam \hdmi/encode_g/bias_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/bias_2_s0  (
	.D(\hdmi/encode_g/n207_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_g/bias [2])
);
defparam \hdmi/encode_g/bias_2_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/bias_1_s0  (
	.D(\hdmi/encode_g/n208_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_g/bias [1])
);
defparam \hdmi/encode_g/bias_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_g/bias_0_s0  (
	.D(\hdmi/encode_g/n209_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_g/bias [0])
);
defparam \hdmi/encode_g/bias_0_s0 .INIT=1'b0;
DFF \hdmi/encode_g/n98_s  (
	.D(\hdmi/encode_g/n98_5 ),
	.CLK(system_clk),
	.Q(\hdmi/n98_2 )
);
defparam \hdmi/encode_g/n98_s .INIT=1'b0;
DFF \hdmi/encode_g/n97_s  (
	.D(\hdmi/encode_g/n97_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/n97_2 )
);
defparam \hdmi/encode_g/n97_s .INIT=1'b0;
DFF \hdmi/encode_g/n96_s  (
	.D(\hdmi/encode_g/n96_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_g/n96_2 )
);
defparam \hdmi/encode_g/n96_s .INIT=1'b0;
ALU \hdmi/encode_g/n98_s1  (
	.I0(\hdmi/encode_g/n98_16 ),
	.I1(\hdmi/encode_g/n90_8 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_g/n98_6 ),
	.SUM(\hdmi/encode_g/n98_5 )
);
defparam \hdmi/encode_g/n98_s1 .ALU_MODE=0;
ALU \hdmi/encode_g/n97_s1  (
	.I0(\hdmi/encode_g/n97_12 ),
	.I1(\hdmi/encode_g/n90_10 ),
	.I3(GND),
	.CIN(\hdmi/encode_g/n98_6 ),
	.COUT(\hdmi/encode_g/n97_6 ),
	.SUM(\hdmi/encode_g/n97_5 )
);
defparam \hdmi/encode_g/n97_s1 .ALU_MODE=0;
ALU \hdmi/encode_g/n96_s1  (
	.I0(GND),
	.I1(\hdmi/encode_g/n96_10 ),
	.I3(GND),
	.CIN(\hdmi/encode_g/n97_6 ),
	.COUT(\hdmi/encode_g/n96_2_COUT ),
	.SUM(\hdmi/encode_g/n96_5 )
);
defparam \hdmi/encode_g/n96_s1 .ALU_MODE=0;
ALU \hdmi/encode_g/n165_s  (
	.I0(\hdmi/encode_g/bias [0]),
	.I1(\hdmi/encode_g/inv18 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_g/n165_2 ),
	.SUM(\hdmi/encode_g/n165_1 )
);
defparam \hdmi/encode_g/n165_s .ALU_MODE=0;
ALU \hdmi/encode_g/n164_s  (
	.I0(\hdmi/encode_g/bias [1]),
	.I1(\hdmi/encode_g/inv18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n165_2 ),
	.COUT(\hdmi/encode_g/n164_2 ),
	.SUM(\hdmi/encode_g/n164_1 )
);
defparam \hdmi/encode_g/n164_s .ALU_MODE=0;
ALU \hdmi/encode_g/n163_s  (
	.I0(\hdmi/encode_g/bias [2]),
	.I1(\hdmi/encode_g/inv18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n164_2 ),
	.COUT(\hdmi/encode_g/n163_2 ),
	.SUM(\hdmi/encode_g/n163_1 )
);
defparam \hdmi/encode_g/n163_s .ALU_MODE=0;
ALU \hdmi/encode_g/n162_s  (
	.I0(\hdmi/encode_g/bias [3]),
	.I1(\hdmi/encode_g/inv18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n163_2 ),
	.COUT(\hdmi/encode_g/n162_0_COUT ),
	.SUM(\hdmi/encode_g/n162_1 )
);
defparam \hdmi/encode_g/n162_s .ALU_MODE=0;
ALU \hdmi/encode_g/n181_s  (
	.I0(\hdmi/encode_g/bias [0]),
	.I1(\hdmi/encode_g/shl18 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_g/n181_2 ),
	.SUM(\hdmi/encode_g/n181_1 )
);
defparam \hdmi/encode_g/n181_s .ALU_MODE=0;
ALU \hdmi/encode_g/n180_s  (
	.I0(\hdmi/encode_g/bias [1]),
	.I1(\hdmi/encode_g/shl18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n181_2 ),
	.COUT(\hdmi/encode_g/n180_2 ),
	.SUM(\hdmi/encode_g/n180_1 )
);
defparam \hdmi/encode_g/n180_s .ALU_MODE=0;
ALU \hdmi/encode_g/n179_s  (
	.I0(\hdmi/encode_g/bias [2]),
	.I1(\hdmi/encode_g/shl18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n180_2 ),
	.COUT(\hdmi/encode_g/n179_2 ),
	.SUM(\hdmi/encode_g/n179_1 )
);
defparam \hdmi/encode_g/n179_s .ALU_MODE=0;
ALU \hdmi/encode_g/n178_s  (
	.I0(\hdmi/encode_g/bias [3]),
	.I1(\hdmi/encode_g/shl18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n179_2 ),
	.COUT(\hdmi/encode_g/n178_0_COUT ),
	.SUM(\hdmi/encode_g/n178_1 )
);
defparam \hdmi/encode_g/n178_s .ALU_MODE=0;
ALU \hdmi/encode_g/n176_s  (
	.I0(\hdmi/encode_g/bias [0]),
	.I1(\hdmi/encode_g/shr18 [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\hdmi/encode_g/n176_3 ),
	.SUM(\hdmi/encode_g/n176_2 )
);
defparam \hdmi/encode_g/n176_s .ALU_MODE=1;
ALU \hdmi/encode_g/n175_s  (
	.I0(\hdmi/encode_g/bias [1]),
	.I1(\hdmi/encode_g/shr18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n176_3 ),
	.COUT(\hdmi/encode_g/n175_3 ),
	.SUM(\hdmi/encode_g/n175_2 )
);
defparam \hdmi/encode_g/n175_s .ALU_MODE=1;
ALU \hdmi/encode_g/n174_s  (
	.I0(\hdmi/encode_g/bias [2]),
	.I1(\hdmi/encode_g/shr18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n175_3 ),
	.COUT(\hdmi/encode_g/n174_3 ),
	.SUM(\hdmi/encode_g/n174_2 )
);
defparam \hdmi/encode_g/n174_s .ALU_MODE=1;
ALU \hdmi/encode_g/n173_s  (
	.I0(\hdmi/encode_g/bias [3]),
	.I1(\hdmi/encode_g/shr18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_g/n174_3 ),
	.COUT(\hdmi/encode_g/n173_0_COUT ),
	.SUM(\hdmi/encode_g/n173_2 )
);
defparam \hdmi/encode_g/n173_s .ALU_MODE=1;
LUT1 \hdmi/encode_g/n140_s2  (
	.I0(\hdmi/par17 ),
	.F(\hdmi/encode_g/n140_6 )
);
defparam \hdmi/encode_g/n140_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n150_s2  (
	.I0(\hdmi/enc17 [0]),
	.F(\hdmi/encode_g/n150_6 )
);
defparam \hdmi/encode_g/n150_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n151_s2  (
	.I0(\hdmi/enc17 [1]),
	.F(\hdmi/encode_g/n151_6 )
);
defparam \hdmi/encode_g/n151_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n152_s2  (
	.I0(\hdmi/enc17 [2]),
	.F(\hdmi/encode_g/n152_6 )
);
defparam \hdmi/encode_g/n152_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n153_s2  (
	.I0(\hdmi/enc17 [3]),
	.F(\hdmi/encode_g/n153_6 )
);
defparam \hdmi/encode_g/n153_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n154_s2  (
	.I0(\hdmi/enc17 [4]),
	.F(\hdmi/encode_g/n154_6 )
);
defparam \hdmi/encode_g/n154_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n155_s2  (
	.I0(\hdmi/enc17 [5]),
	.F(\hdmi/encode_g/n155_6 )
);
defparam \hdmi/encode_g/n155_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n156_s2  (
	.I0(\hdmi/enc17 [6]),
	.F(\hdmi/encode_g/n156_6 )
);
defparam \hdmi/encode_g/n156_s2 .INIT=2'h1;
LUT1 \hdmi/encode_g/n157_s2  (
	.I0(\hdmi/enc17 [7]),
	.F(\hdmi/encode_g/n157_6 )
);
defparam \hdmi/encode_g/n157_s2 .INIT=2'h1;
INV \hdmi/encode_g/n23_s2  (
	.I(\hdmi/encode_g/dat2_0 [2]),
	.O(\hdmi/encode_g/n23_5 )
);
INV \hdmi/encode_g/n27_s2  (
	.I(\hdmi/encode_g/dat3 [3]),
	.O(\hdmi/encode_g/n27_5 )
);
INV \hdmi/encode_g/n31_s2  (
	.I(\hdmi/encode_g/dat4 [4]),
	.O(\hdmi/encode_g/n31_5 )
);
INV \hdmi/encode_g/tpb11_3_s3  (
	.I(\hdmi/enc10 [3]),
	.O(\hdmi/encode_g/tpb11_3_7 )
);
INV \hdmi/encode_g/tpb11_2_s3  (
	.I(\hdmi/enc10 [2]),
	.O(\hdmi/encode_g/tpb11_2_7 )
);
INV \hdmi/encode_g/tpb11_1_s3  (
	.I(\hdmi/enc10 [1]),
	.O(\hdmi/encode_g/tpb11_1_7 )
);
INV \hdmi/encode_g/tpb11_0_s3  (
	.I(\hdmi/enc10 [0]),
	.O(\hdmi/encode_g/tpb11_0_7 )
);
LUT1 \hdmi/encode_g/n101_s2  (
	.I0(\hdmi/encode_g/eon13 [2]),
	.F(\hdmi/encode_g/n101_7 )
);
defparam \hdmi/encode_g/n101_s2 .INIT=2'h1;
LUT3 \hdmi/encode_r/n28_s0  (
	.I0(\hdmi/encode_r/par3 [1]),
	.I1(\hdmi/encode_r/par3 [2]),
	.I2(\hdmi/encode_r/dat3 [3]),
	.F(\hdmi/encode_r/n28_3 )
);
defparam \hdmi/encode_r/n28_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n32_s0  (
	.I0(\hdmi/encode_r/par4 [2]),
	.I1(\hdmi/encode_r/par4 [3]),
	.I2(\hdmi/encode_r/dat4 [4]),
	.F(\hdmi/encode_r/n32_3 )
);
defparam \hdmi/encode_r/n32_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n33_s0  (
	.I0(\hdmi/encode_r/par4 [1]),
	.I1(\hdmi/encode_r/par4 [2]),
	.I2(\hdmi/encode_r/dat4 [4]),
	.F(\hdmi/encode_r/n33_3 )
);
defparam \hdmi/encode_r/n33_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n36_s0  (
	.I0(\hdmi/encode_r/par5 [3]),
	.I1(\hdmi/encode_r/par5 [4]),
	.I2(\hdmi/encode_r/dat5 [5]),
	.F(\hdmi/encode_r/n36_3 )
);
defparam \hdmi/encode_r/n36_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n37_s0  (
	.I0(\hdmi/encode_r/par5 [2]),
	.I1(\hdmi/encode_r/par5 [3]),
	.I2(\hdmi/encode_r/dat5 [5]),
	.F(\hdmi/encode_r/n37_3 )
);
defparam \hdmi/encode_r/n37_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n38_s0  (
	.I0(\hdmi/encode_r/par5 [2]),
	.I1(\hdmi/encode_r/par5 [1]),
	.I2(\hdmi/encode_r/dat5 [5]),
	.F(\hdmi/encode_r/n38_3 )
);
defparam \hdmi/encode_r/n38_s0 .INIT=8'hCA;
LUT3 \hdmi/encode_r/n41_s0  (
	.I0(\hdmi/encode_r/par6 [3]),
	.I1(\hdmi/encode_r/par6 [4]),
	.I2(\hdmi/encode_r/dat6 [6]),
	.F(\hdmi/encode_r/n41_3 )
);
defparam \hdmi/encode_r/n41_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n42_s0  (
	.I0(\hdmi/encode_r/par6 [2]),
	.I1(\hdmi/encode_r/par6 [3]),
	.I2(\hdmi/encode_r/dat6 [6]),
	.F(\hdmi/encode_r/n42_3 )
);
defparam \hdmi/encode_r/n42_s0 .INIT=8'hAC;
LUT3 \hdmi/encode_r/n46_s0  (
	.I0(\hdmi/encode_r/par7 [3]),
	.I1(\hdmi/encode_r/par7 [4]),
	.I2(\hdmi/dat7_0 [7]),
	.F(\hdmi/encode_r/n46_3 )
);
defparam \hdmi/encode_r/n46_s0 .INIT=8'hAC;
LUT2 \hdmi/encode_r/n52_s0  (
	.I0(\hdmi/encode_r/dat2_0 [6]),
	.I1(\hdmi/encode_r/dat2_0 [5]),
	.F(\hdmi/encode_r/n52_3 )
);
defparam \hdmi/encode_r/n52_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n53_s0  (
	.I0(\hdmi/encode_r/dat2_0 [6]),
	.I1(\hdmi/dat2_0 [7]),
	.F(\hdmi/encode_r/n53_3 )
);
defparam \hdmi/encode_r/n53_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n54_s0  (
	.I0(\hdmi/dat2_0 [7]),
	.I1(\hdmi/encode_r/dat2_0 [3]),
	.F(\hdmi/encode_r/n54_3 )
);
defparam \hdmi/encode_r/n54_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n55_s0  (
	.I0(\hdmi/encode_r/dat2_0 [3]),
	.I1(\hdmi/encode_r/dat2_0 [4]),
	.F(\hdmi/encode_r/n55_3 )
);
defparam \hdmi/encode_r/n55_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n56_s0  (
	.I0(\hdmi/encode_r/dat2_0 [5]),
	.I1(\hdmi/encode_r/dat2_0 [4]),
	.F(\hdmi/encode_r/n56_3 )
);
defparam \hdmi/encode_r/n56_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n59_s0  (
	.I0(\hdmi/encode_r/enc3 [7]),
	.I1(\hdmi/encode_r/dat3 [5]),
	.F(\hdmi/encode_r/n59_3 )
);
defparam \hdmi/encode_r/n59_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n60_s0  (
	.I0(\hdmi/encode_r/enc3 [3]),
	.I1(\hdmi/encode_r/enc3 [6]),
	.F(\hdmi/encode_r/n60_3 )
);
defparam \hdmi/encode_r/n60_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n61_s0  (
	.I0(\hdmi/encode_r/enc3 [7]),
	.I1(\hdmi/encode_r/enc3 [4]),
	.F(\hdmi/encode_r/n61_3 )
);
defparam \hdmi/encode_r/n61_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n62_s0  (
	.I0(\hdmi/encode_r/enc3 [3]),
	.I1(\hdmi/encode_r/enc3 [5]),
	.F(\hdmi/encode_r/n62_3 )
);
defparam \hdmi/encode_r/n62_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n63_s0  (
	.I0(\hdmi/encode_r/enc3 [6]),
	.I1(\hdmi/encode_r/enc3 [4]),
	.F(\hdmi/encode_r/n63_3 )
);
defparam \hdmi/encode_r/n63_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n64_s0  (
	.I0(\hdmi/encode_r/enc3 [7]),
	.I1(\hdmi/encode_r/enc3 [5]),
	.F(\hdmi/encode_r/n64_3 )
);
defparam \hdmi/encode_r/n64_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n65_s0  (
	.I0(\hdmi/encode_r/enc4_0 [4]),
	.I1(\hdmi/encode_r/dat4 [5]),
	.F(\hdmi/n65_3_23 )
);
defparam \hdmi/encode_r/n65_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n66_s0  (
	.I0(\hdmi/encode_r/enc4_0 [5]),
	.I1(\hdmi/encode_r/enc4_0 [1]),
	.F(\hdmi/encode_r/n66_3 )
);
defparam \hdmi/encode_r/n66_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n67_s0  (
	.I0(\hdmi/encode_r/enc4_0 [6]),
	.I1(\hdmi/enc4_0 [2]),
	.F(\hdmi/n67_3_24 )
);
defparam \hdmi/encode_r/n67_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n68_s0  (
	.I0(\hdmi/encode_r/enc4_0 [7]),
	.I1(\hdmi/encode_r/enc4_0 [3]),
	.F(\hdmi/encode_r/n68_3 )
);
defparam \hdmi/encode_r/n68_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n69_s0  (
	.I0(\hdmi/encode_r/enc8 [1]),
	.I1(\hdmi/par8_0 [4]),
	.F(\hdmi/encode_r/n69_3 )
);
defparam \hdmi/encode_r/n69_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n70_s0  (
	.I0(\hdmi/par8_0 [4]),
	.I1(\hdmi/encode_r/enc8 [3]),
	.F(\hdmi/encode_r/n70_3 )
);
defparam \hdmi/encode_r/n70_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n71_s0  (
	.I0(\hdmi/par8_0 [4]),
	.I1(\hdmi/encode_r/enc8 [5]),
	.F(\hdmi/encode_r/n71_3 )
);
defparam \hdmi/encode_r/n71_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n72_s0  (
	.I0(\hdmi/par8_0 [4]),
	.I1(\hdmi/encode_r/enc8 [7]),
	.F(\hdmi/encode_r/n72_3 )
);
defparam \hdmi/encode_r/n72_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n73_s0  (
	.I0(\hdmi/encode_r/enc9_0 [0]),
	.I1(\hdmi/enc9_0 [4]),
	.F(\hdmi/encode_r/n73_3 )
);
defparam \hdmi/encode_r/n73_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n74_s0  (
	.I0(\hdmi/encode_r/enc9_0 [1]),
	.I1(\hdmi/encode_r/enc9_0 [5]),
	.F(\hdmi/encode_r/n74_3 )
);
defparam \hdmi/encode_r/n74_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n75_s0  (
	.I0(\hdmi/enc9_0 [2]),
	.I1(\hdmi/enc9_0 [6]),
	.F(\hdmi/encode_r/n75_3 )
);
defparam \hdmi/encode_r/n75_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n76_s0  (
	.I0(\hdmi/encode_r/enc9_0 [3]),
	.I1(\hdmi/encode_r/enc9_0 [7]),
	.F(\hdmi/encode_r/n76_3 )
);
defparam \hdmi/encode_r/n76_s0 .INIT=4'h6;
LUT3 \hdmi/encode_r/n112_s0  (
	.I0(\hdmi/encode_r/n102_4 ),
	.I1(\hdmi/par17_21 ),
	.I2(\hdmi/encode_r/eon17_0 [3]),
	.F(\hdmi/encode_r/n112_3 )
);
defparam \hdmi/encode_r/n112_s0 .INIT=8'hB4;
LUT4 \hdmi/encode_r/n113_s0  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/eon17_0 [1]),
	.I2(\hdmi/par17_21 ),
	.I3(\hdmi/encode_r/eon17_0 [2]),
	.F(\hdmi/encode_r/n113_3 )
);
defparam \hdmi/encode_r/n113_s0 .INIT=16'h1FE0;
LUT3 \hdmi/encode_r/n114_s0  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/par17_21 ),
	.I2(\hdmi/eon17_0 [1]),
	.F(\hdmi/encode_r/n114_3 )
);
defparam \hdmi/encode_r/n114_s0 .INIT=8'h78;
LUT3 \hdmi/encode_r/n121_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/encode_r/n102_4 ),
	.I2(\hdmi/encode_r/eon17_0 [3]),
	.F(\hdmi/encode_r/n121_3 )
);
defparam \hdmi/encode_r/n121_s0 .INIT=8'hB4;
LUT4 \hdmi/encode_r/n122_s0  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/eon17_0 [1]),
	.I2(\hdmi/par17_21 ),
	.I3(\hdmi/encode_r/eon17_0 [2]),
	.F(\hdmi/encode_r/n122_3 )
);
defparam \hdmi/encode_r/n122_s0 .INIT=16'hFE01;
LUT3 \hdmi/encode_r/n123_s0  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/par17_21 ),
	.I2(\hdmi/eon17_0 [1]),
	.F(\hdmi/encode_r/n123_3 )
);
defparam \hdmi/encode_r/n123_s0 .INIT=8'hE1;
LUT2 \hdmi/encode_r/n124_s1  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/par17_21 ),
	.F(\hdmi/encode_r/n124_4 )
);
defparam \hdmi/encode_r/n124_s1 .INIT=4'h9;
LUT3 \hdmi/encode_r/n130_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/encode_r/n102_4 ),
	.I2(\hdmi/encode_r/eon17_0 [3]),
	.F(\hdmi/encode_r/n130_3 )
);
defparam \hdmi/encode_r/n130_s0 .INIT=8'h78;
LUT4 \hdmi/encode_r/n131_s0  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/eon17_0 [1]),
	.I2(\hdmi/par17_21 ),
	.I3(\hdmi/encode_r/eon17_0 [2]),
	.F(\hdmi/encode_r/n131_3 )
);
defparam \hdmi/encode_r/n131_s0 .INIT=16'hEF10;
LUT3 \hdmi/encode_r/n132_s0  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/par17_21 ),
	.I2(\hdmi/eon17_0 [1]),
	.F(\hdmi/encode_r/n132_3 )
);
defparam \hdmi/encode_r/n132_s0 .INIT=8'hB4;
LUT2 \hdmi/encode_r/n141_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [0]),
	.F(\hdmi/encode_r/n141_3 )
);
defparam \hdmi/encode_r/n141_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n142_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [1]),
	.F(\hdmi/encode_r/n142_3 )
);
defparam \hdmi/encode_r/n142_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n143_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [2]),
	.F(\hdmi/encode_r/n143_3 )
);
defparam \hdmi/encode_r/n143_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n144_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [3]),
	.F(\hdmi/encode_r/n144_3 )
);
defparam \hdmi/encode_r/n144_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n145_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [4]),
	.F(\hdmi/encode_r/n145_3 )
);
defparam \hdmi/encode_r/n145_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n146_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [5]),
	.F(\hdmi/encode_r/n146_3 )
);
defparam \hdmi/encode_r/n146_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n147_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [6]),
	.F(\hdmi/encode_r/n147_3 )
);
defparam \hdmi/encode_r/n147_s0 .INIT=4'h6;
LUT2 \hdmi/encode_r/n148_s0  (
	.I0(\hdmi/par17_21 ),
	.I1(\hdmi/enc17_0 [7]),
	.F(\hdmi/encode_r/n148_3 )
);
defparam \hdmi/encode_r/n148_s0 .INIT=4'h6;
LUT4 \hdmi/encode_r/n196_s0  (
	.I0(\hdmi/encode_r/tmds_even18 [9]),
	.I1(\hdmi/encode_r/eon18 [3]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/n196_4 ),
	.F(\hdmi/encode_r/n196_3 )
);
defparam \hdmi/encode_r/n196_s0 .INIT=16'hC3AA;
LUT2 \hdmi/encode_r/n90_s5  (
	.I0(\hdmi/encode_r/tpb11 [2]),
	.I1(\hdmi/encode_r/tpb11 [3]),
	.F(\hdmi/encode_r/n90_8 )
);
defparam \hdmi/encode_r/n90_s5 .INIT=4'h6;
LUT2 \hdmi/encode_r/n90_s6  (
	.I0(\hdmi/encode_r/tpb11 [2]),
	.I1(\hdmi/encode_r/tpb11 [3]),
	.F(\hdmi/encode_r/n90_10 )
);
defparam \hdmi/encode_r/n90_s6 .INIT=4'h8;
LUT4 \hdmi/encode_r/n98_s6  (
	.I0(\hdmi/encode_r/n98_17 ),
	.I1(\hdmi/encode_r/n98_18 ),
	.I2(\hdmi/encode_r/tpb11 [0]),
	.I3(\hdmi/encode_r/tpb11 [1]),
	.F(\hdmi/encode_r/n98_16 )
);
defparam \hdmi/encode_r/n98_s6 .INIT=16'h4BB4;
LUT3 \hdmi/encode_r/n96_s2  (
	.I0(\hdmi/encode_r/tpb11 [0]),
	.I1(\hdmi/encode_r/tpb11 [1]),
	.I2(\hdmi/encode_r/n98_17 ),
	.F(\hdmi/encode_r/n96_10 )
);
defparam \hdmi/encode_r/n96_s2 .INIT=8'h80;
LUT4 \hdmi/encode_r/n97_s5  (
	.I0(\hdmi/encode_r/n98_18 ),
	.I1(\hdmi/encode_r/n98_17 ),
	.I2(\hdmi/encode_r/tpb11 [0]),
	.I3(\hdmi/encode_r/tpb11 [1]),
	.F(\hdmi/encode_r/n97_12 )
);
defparam \hdmi/encode_r/n97_s5 .INIT=16'h3AA8;
LUT4 \hdmi/encode_r/n87_s4  (
	.I0(\hdmi/encode_r/tpa11 [0]),
	.I1(\hdmi/encode_r/tpa11 [1]),
	.I2(\hdmi/encode_r/tpa11 [2]),
	.I3(\hdmi/encode_r/tpa11 [3]),
	.F(\hdmi/n87_13_25 )
);
defparam \hdmi/encode_r/n87_s4 .INIT=16'h6996;
LUT2 \hdmi/encode_r/n100_s4  (
	.I0(\hdmi/encode_r/eon13 [2]),
	.I1(\hdmi/encode_r/eon13 [3]),
	.F(\hdmi/encode_r/n100_12 )
);
defparam \hdmi/encode_r/n100_s4 .INIT=4'h9;
LUT3 \hdmi/encode_r/n102_s1  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/eon17_0 [1]),
	.I2(\hdmi/encode_r/eon17_0 [2]),
	.F(\hdmi/encode_r/n102_4 )
);
defparam \hdmi/encode_r/n102_s1 .INIT=8'h01;
LUT2 \hdmi/encode_r/n196_s1  (
	.I0(\hdmi/encode_r/n196_5 ),
	.I1(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n196_4 )
);
defparam \hdmi/encode_r/n196_s1 .INIT=4'h1;
LUT4 \hdmi/encode_r/n198_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [7]),
	.I1(\hdmi/encode_r/tmds_pos18 [7]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n198_4 )
);
defparam \hdmi/encode_r/n198_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n199_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [6]),
	.I1(\hdmi/encode_r/tmds_pos18 [6]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n199_4 )
);
defparam \hdmi/encode_r/n199_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n200_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [5]),
	.I1(\hdmi/encode_r/tmds_pos18 [5]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n200_4 )
);
defparam \hdmi/encode_r/n200_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n201_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [4]),
	.I1(\hdmi/encode_r/tmds_pos18 [4]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n201_4 )
);
defparam \hdmi/encode_r/n201_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n202_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [3]),
	.I1(\hdmi/encode_r/tmds_pos18 [3]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n202_4 )
);
defparam \hdmi/encode_r/n202_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n203_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [2]),
	.I1(\hdmi/encode_r/tmds_pos18 [2]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n203_4 )
);
defparam \hdmi/encode_r/n203_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n204_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [1]),
	.I1(\hdmi/encode_r/tmds_pos18 [1]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n204_4 )
);
defparam \hdmi/encode_r/n204_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n205_s1  (
	.I0(\hdmi/encode_r/tmds_neg18 [0]),
	.I1(\hdmi/encode_r/tmds_pos18 [0]),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n205_4 )
);
defparam \hdmi/encode_r/n205_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n206_s1  (
	.I0(\hdmi/encode_r/n178_1 ),
	.I1(\hdmi/encode_r/n173_2 ),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n206_4 )
);
defparam \hdmi/encode_r/n206_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n207_s1  (
	.I0(\hdmi/encode_r/n179_1 ),
	.I1(\hdmi/encode_r/n174_2 ),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n207_4 )
);
defparam \hdmi/encode_r/n207_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n208_s1  (
	.I0(\hdmi/encode_r/n180_1 ),
	.I1(\hdmi/encode_r/n175_2 ),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n208_4 )
);
defparam \hdmi/encode_r/n208_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n209_s1  (
	.I0(\hdmi/encode_r/n181_1 ),
	.I1(\hdmi/encode_r/n176_2 ),
	.I2(\hdmi/encode_r/bias [3]),
	.I3(\hdmi/encode_r/eon18 [3]),
	.F(\hdmi/encode_r/n209_4 )
);
defparam \hdmi/encode_r/n209_s1 .INIT=16'hCAAC;
LUT4 \hdmi/encode_r/n98_s7  (
	.I0(\hdmi/encode_r/tpa11 [0]),
	.I1(\hdmi/encode_r/tpa11 [1]),
	.I2(\hdmi/encode_r/tpa11 [2]),
	.I3(\hdmi/encode_r/tpa11 [3]),
	.F(\hdmi/encode_r/n98_17 )
);
defparam \hdmi/encode_r/n98_s7 .INIT=16'h8000;
LUT4 \hdmi/encode_r/n98_s8  (
	.I0(\hdmi/encode_r/tpa11 [0]),
	.I1(\hdmi/encode_r/tpa11 [1]),
	.I2(\hdmi/encode_r/tpa11 [2]),
	.I3(\hdmi/encode_r/tpa11 [3]),
	.F(\hdmi/encode_r/n98_18 )
);
defparam \hdmi/encode_r/n98_s8 .INIT=16'hFEE8;
LUT4 \hdmi/encode_r/n196_s2  (
	.I0(\hdmi/encode_r/bias [0]),
	.I1(\hdmi/encode_r/bias [1]),
	.I2(\hdmi/encode_r/bias [2]),
	.I3(\hdmi/encode_r/bias [3]),
	.F(\hdmi/encode_r/n196_5 )
);
defparam \hdmi/encode_r/n196_s2 .INIT=16'h0001;
LUT2 \hdmi/encode_r/n133_s2  (
	.I0(\hdmi/eon17_0 [0]),
	.I1(\hdmi/par17_21 ),
	.F(\hdmi/encode_r/n133_6 )
);
defparam \hdmi/encode_r/n133_s2 .INIT=4'h6;
LUT4 \hdmi/encode_r/n102_s2  (
	.I0(\hdmi/encode_r/eon17_0 [3]),
	.I1(\hdmi/eon17_0 [0]),
	.I2(\hdmi/eon17_0 [1]),
	.I3(\hdmi/encode_r/eon17_0 [2]),
	.F(\hdmi/encode_r/n102_6 )
);
defparam \hdmi/encode_r/n102_s2 .INIT=16'h0001;
LUT4 \hdmi/encode_r/n209_s2  (
	.I0(\hdmi/encode_r/n165_1 ),
	.I1(\hdmi/encode_r/n209_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n209_6 )
);
defparam \hdmi/encode_r/n209_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n208_s2  (
	.I0(\hdmi/encode_r/n164_1 ),
	.I1(\hdmi/encode_r/n208_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n208_6 )
);
defparam \hdmi/encode_r/n208_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n207_s2  (
	.I0(\hdmi/encode_r/n163_1 ),
	.I1(\hdmi/encode_r/n207_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n207_6 )
);
defparam \hdmi/encode_r/n207_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n206_s2  (
	.I0(\hdmi/encode_r/n162_1 ),
	.I1(\hdmi/encode_r/n206_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n206_6 )
);
defparam \hdmi/encode_r/n206_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n205_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [0]),
	.I1(\hdmi/encode_r/n205_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n205_6 )
);
defparam \hdmi/encode_r/n205_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n204_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [1]),
	.I1(\hdmi/encode_r/n204_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n204_6 )
);
defparam \hdmi/encode_r/n204_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n203_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [2]),
	.I1(\hdmi/encode_r/n203_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n203_6 )
);
defparam \hdmi/encode_r/n203_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n202_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [3]),
	.I1(\hdmi/encode_r/n202_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n202_6 )
);
defparam \hdmi/encode_r/n202_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n201_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [4]),
	.I1(\hdmi/encode_r/n201_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n201_6 )
);
defparam \hdmi/encode_r/n201_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n200_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [5]),
	.I1(\hdmi/encode_r/n200_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n200_6 )
);
defparam \hdmi/encode_r/n200_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n199_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [6]),
	.I1(\hdmi/encode_r/n199_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n199_6 )
);
defparam \hdmi/encode_r/n199_s2 .INIT=16'hAAAC;
LUT4 \hdmi/encode_r/n198_s2  (
	.I0(\hdmi/encode_r/tmds_even18 [7]),
	.I1(\hdmi/encode_r/n198_4 ),
	.I2(\hdmi/encode_r/n196_5 ),
	.I3(\hdmi/encode_r/eve18 ),
	.F(\hdmi/encode_r/n198_6 )
);
defparam \hdmi/encode_r/n198_s2 .INIT=16'hAAAC;
DFFR \hdmi/encode_r/dat2_7_s0  (
	.D(\hdmi/dat1_1 [7]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/dat2_0 [7])
);
defparam \hdmi/encode_r/dat2_7_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/dat2_6_s0  (
	.D(\hdmi/dat1_1 [6]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_r/dat2_0 [6])
);
defparam \hdmi/encode_r/dat2_6_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/dat2_5_s0  (
	.D(\hdmi/dat1_1 [5]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_r/dat2_0 [5])
);
defparam \hdmi/encode_r/dat2_5_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/dat2_4_s0  (
	.D(\hdmi/dat1_1 [4]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_r/dat2_0 [4])
);
defparam \hdmi/encode_r/dat2_4_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/dat2_3_s0  (
	.D(\hdmi/dat1_1 [3]),
	.CLK(system_clk),
	.RESET(\hdmi/n8_5 ),
	.Q(\hdmi/encode_r/dat2_0 [3])
);
defparam \hdmi/encode_r/dat2_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat3_6_s0  (
	.D(\hdmi/encode_r/dat2_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat3 [6])
);
defparam \hdmi/encode_r/dat3_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat3_5_s0  (
	.D(\hdmi/encode_r/dat2_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat3 [5])
);
defparam \hdmi/encode_r/dat3_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat3_4_s0  (
	.D(\hdmi/encode_r/dat2_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat3 [4])
);
defparam \hdmi/encode_r/dat3_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat3_3_s0  (
	.D(\hdmi/encode_r/dat2_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat3 [3])
);
defparam \hdmi/encode_r/dat3_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat4_6_s0  (
	.D(\hdmi/encode_r/dat3 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat4 [6])
);
defparam \hdmi/encode_r/dat4_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat4_5_s0  (
	.D(\hdmi/encode_r/dat3 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat4 [5])
);
defparam \hdmi/encode_r/dat4_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat4_4_s0  (
	.D(\hdmi/encode_r/dat3 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat4 [4])
);
defparam \hdmi/encode_r/dat4_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat5_6_s0  (
	.D(\hdmi/encode_r/dat4 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat5 [6])
);
defparam \hdmi/encode_r/dat5_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat5_5_s0  (
	.D(\hdmi/encode_r/dat4 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat5 [5])
);
defparam \hdmi/encode_r/dat5_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/dat6_6_s0  (
	.D(\hdmi/encode_r/dat5 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/dat6 [6])
);
defparam \hdmi/encode_r/dat6_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par2_1_s0  (
	.D(\hdmi/dat1_1 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par2 [1])
);
defparam \hdmi/encode_r/par2_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/par3_2_s0  (
	.D(\hdmi/encode_r/par2 [1]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/n23_5 ),
	.Q(\hdmi/encode_r/par3 [2])
);
defparam \hdmi/encode_r/par3_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/par3_1_s0  (
	.D(\hdmi/encode_r/par2 [1]),
	.CLK(system_clk),
	.SET(\hdmi/dat2_0 [7]),
	.Q(\hdmi/encode_r/par3 [1])
);
defparam \hdmi/encode_r/par3_1_s0 .INIT=1'b1;
DFFR \hdmi/encode_r/par4_3_s0  (
	.D(\hdmi/encode_r/par3 [2]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/n27_5 ),
	.Q(\hdmi/encode_r/par4 [3])
);
defparam \hdmi/encode_r/par4_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par4_2_s0  (
	.D(\hdmi/encode_r/n28_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par4 [2])
);
defparam \hdmi/encode_r/par4_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/par4_1_s0  (
	.D(\hdmi/encode_r/par3 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_r/dat3 [3]),
	.Q(\hdmi/encode_r/par4 [1])
);
defparam \hdmi/encode_r/par4_1_s0 .INIT=1'b1;
DFFR \hdmi/encode_r/par5_4_s0  (
	.D(\hdmi/encode_r/par4 [3]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/n31_5 ),
	.Q(\hdmi/encode_r/par5 [4])
);
defparam \hdmi/encode_r/par5_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par5_3_s0  (
	.D(\hdmi/encode_r/n32_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par5 [3])
);
defparam \hdmi/encode_r/par5_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par5_2_s0  (
	.D(\hdmi/encode_r/n33_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par5 [2])
);
defparam \hdmi/encode_r/par5_2_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/par5_1_s0  (
	.D(\hdmi/encode_r/par4 [1]),
	.CLK(system_clk),
	.SET(\hdmi/encode_r/dat4 [4]),
	.Q(\hdmi/encode_r/par5 [1])
);
defparam \hdmi/encode_r/par5_1_s0 .INIT=1'b1;
DFF \hdmi/encode_r/par6_4_s0  (
	.D(\hdmi/encode_r/n36_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par6 [4])
);
defparam \hdmi/encode_r/par6_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par6_3_s0  (
	.D(\hdmi/encode_r/n37_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par6 [3])
);
defparam \hdmi/encode_r/par6_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par6_2_s0  (
	.D(\hdmi/encode_r/n38_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par6 [2])
);
defparam \hdmi/encode_r/par6_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par7_4_s0  (
	.D(\hdmi/encode_r/n41_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par7 [4])
);
defparam \hdmi/encode_r/par7_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par7_3_s0  (
	.D(\hdmi/encode_r/n42_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/par7 [3])
);
defparam \hdmi/encode_r/par7_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/par8_4_s0  (
	.D(\hdmi/encode_r/n46_3 ),
	.CLK(system_clk),
	.Q(\hdmi/par8_0 [4])
);
defparam \hdmi/encode_r/par8_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc3_7_s0  (
	.D(\hdmi/encode_r/n53_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc3 [7])
);
defparam \hdmi/encode_r/enc3_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc3_6_s0  (
	.D(\hdmi/encode_r/n52_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc3 [6])
);
defparam \hdmi/encode_r/enc3_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc3_5_s0  (
	.D(\hdmi/encode_r/n56_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc3 [5])
);
defparam \hdmi/encode_r/enc3_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc3_4_s0  (
	.D(\hdmi/encode_r/n55_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc3 [4])
);
defparam \hdmi/encode_r/enc3_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc3_3_s0  (
	.D(\hdmi/encode_r/n54_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc3 [3])
);
defparam \hdmi/encode_r/enc3_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_7_s0  (
	.D(\hdmi/encode_r/n64_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc4_0 [7])
);
defparam \hdmi/encode_r/enc4_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_6_s0  (
	.D(\hdmi/encode_r/n63_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc4_0 [6])
);
defparam \hdmi/encode_r/enc4_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_5_s0  (
	.D(\hdmi/encode_r/n62_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc4_0 [5])
);
defparam \hdmi/encode_r/enc4_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_4_s0  (
	.D(\hdmi/encode_r/n61_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc4_0 [4])
);
defparam \hdmi/encode_r/enc4_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_3_s0  (
	.D(\hdmi/encode_r/n60_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc4_0 [3])
);
defparam \hdmi/encode_r/enc4_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_2_s0  (
	.D(\hdmi/encode_r/n59_3 ),
	.CLK(system_clk),
	.Q(\hdmi/enc4_0 [2])
);
defparam \hdmi/encode_r/enc4_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc4_1_s0  (
	.D(\hdmi/encode_r/enc3 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc4_0 [1])
);
defparam \hdmi/encode_r/enc4_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc5_7_s0  (
	.D(\hdmi/encode_r/n68_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc5 [7])
);
defparam \hdmi/encode_r/enc5_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc5_5_s0  (
	.D(\hdmi/encode_r/n66_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc5 [5])
);
defparam \hdmi/encode_r/enc5_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc5_3_s0  (
	.D(\hdmi/encode_r/enc4_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc5 [3])
);
defparam \hdmi/encode_r/enc5_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc5_1_s0  (
	.D(\hdmi/encode_r/enc4_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc5 [1])
);
defparam \hdmi/encode_r/enc5_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc6_7_s0  (
	.D(\hdmi/encode_r/enc5 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc6 [7])
);
defparam \hdmi/encode_r/enc6_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc6_5_s0  (
	.D(\hdmi/encode_r/enc5 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc6 [5])
);
defparam \hdmi/encode_r/enc6_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc6_3_s0  (
	.D(\hdmi/encode_r/enc5 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc6 [3])
);
defparam \hdmi/encode_r/enc6_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc6_1_s0  (
	.D(\hdmi/encode_r/enc5 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc6 [1])
);
defparam \hdmi/encode_r/enc6_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc6_0_s0  (
	.D(\hdmi/encode_r/dat5 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc6 [0])
);
defparam \hdmi/encode_r/enc6_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc7_7_s0  (
	.D(\hdmi/encode_r/enc6 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc7 [7])
);
defparam \hdmi/encode_r/enc7_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc7_5_s0  (
	.D(\hdmi/encode_r/enc6 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc7 [5])
);
defparam \hdmi/encode_r/enc7_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc7_3_s0  (
	.D(\hdmi/encode_r/enc6 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc7 [3])
);
defparam \hdmi/encode_r/enc7_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc7_1_s0  (
	.D(\hdmi/encode_r/enc6 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc7 [1])
);
defparam \hdmi/encode_r/enc7_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc7_0_s0  (
	.D(\hdmi/encode_r/enc6 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc7 [0])
);
defparam \hdmi/encode_r/enc7_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc8_7_s0  (
	.D(\hdmi/encode_r/enc7 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc8 [7])
);
defparam \hdmi/encode_r/enc8_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc8_5_s0  (
	.D(\hdmi/encode_r/enc7 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc8 [5])
);
defparam \hdmi/encode_r/enc8_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc8_3_s0  (
	.D(\hdmi/encode_r/enc7 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc8 [3])
);
defparam \hdmi/encode_r/enc8_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc8_1_s0  (
	.D(\hdmi/encode_r/enc7 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc8 [1])
);
defparam \hdmi/encode_r/enc8_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc8_0_s0  (
	.D(\hdmi/encode_r/enc7 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc8 [0])
);
defparam \hdmi/encode_r/enc8_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc9_7_s0  (
	.D(\hdmi/encode_r/n72_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc9_0 [7])
);
defparam \hdmi/encode_r/enc9_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc9_5_s0  (
	.D(\hdmi/encode_r/n71_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc9_0 [5])
);
defparam \hdmi/encode_r/enc9_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc9_3_s0  (
	.D(\hdmi/encode_r/n70_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc9_0 [3])
);
defparam \hdmi/encode_r/enc9_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc9_1_s0  (
	.D(\hdmi/encode_r/n69_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc9_0 [1])
);
defparam \hdmi/encode_r/enc9_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc9_0_s0  (
	.D(\hdmi/encode_r/enc8 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/enc9_0 [0])
);
defparam \hdmi/encode_r/enc9_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_7_s0  (
	.D(\hdmi/encode_r/enc9_0 [7]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [7])
);
defparam \hdmi/encode_r/enc10_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_6_s0  (
	.D(\hdmi/enc9_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [6])
);
defparam \hdmi/encode_r/enc10_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_5_s0  (
	.D(\hdmi/encode_r/enc9_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [5])
);
defparam \hdmi/encode_r/enc10_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_4_s0  (
	.D(\hdmi/enc9_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [4])
);
defparam \hdmi/encode_r/enc10_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_3_s0  (
	.D(\hdmi/encode_r/enc9_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [3])
);
defparam \hdmi/encode_r/enc10_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_2_s0  (
	.D(\hdmi/enc9_0 [2]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [2])
);
defparam \hdmi/encode_r/enc10_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_1_s0  (
	.D(\hdmi/encode_r/enc9_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [1])
);
defparam \hdmi/encode_r/enc10_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/enc10_0_s0  (
	.D(\hdmi/encode_r/enc9_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/enc10_0 [0])
);
defparam \hdmi/encode_r/enc10_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa10_3_s0  (
	.D(\hdmi/encode_r/n76_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa10 [3])
);
defparam \hdmi/encode_r/tpa10_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa10_2_s0  (
	.D(\hdmi/encode_r/n75_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa10 [2])
);
defparam \hdmi/encode_r/tpa10_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa10_1_s0  (
	.D(\hdmi/encode_r/n74_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa10 [1])
);
defparam \hdmi/encode_r/tpa10_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa10_0_s0  (
	.D(\hdmi/encode_r/n73_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa10 [0])
);
defparam \hdmi/encode_r/tpa10_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa11_3_s0  (
	.D(\hdmi/encode_r/tpa10 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa11 [3])
);
defparam \hdmi/encode_r/tpa11_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa11_2_s0  (
	.D(\hdmi/encode_r/tpa10 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa11 [2])
);
defparam \hdmi/encode_r/tpa11_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa11_1_s0  (
	.D(\hdmi/encode_r/tpa10 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa11 [1])
);
defparam \hdmi/encode_r/tpa11_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tpa11_0_s0  (
	.D(\hdmi/encode_r/tpa10 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tpa11 [0])
);
defparam \hdmi/encode_r/tpa11_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/tpb11_3_s0  (
	.D(\hdmi/enc10_0 [7]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/tpb11_3_7 ),
	.Q(\hdmi/encode_r/tpb11 [3])
);
defparam \hdmi/encode_r/tpb11_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/tpb11_2_s0  (
	.D(\hdmi/enc10_0 [6]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/tpb11_2_7 ),
	.Q(\hdmi/encode_r/tpb11 [2])
);
defparam \hdmi/encode_r/tpb11_2_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/tpb11_1_s0  (
	.D(\hdmi/enc10_0 [5]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/tpb11_1_7 ),
	.Q(\hdmi/encode_r/tpb11 [1])
);
defparam \hdmi/encode_r/tpb11_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/tpb11_0_s0  (
	.D(\hdmi/enc10_0 [4]),
	.CLK(system_clk),
	.RESET(\hdmi/encode_r/tpb11_0_7 ),
	.Q(\hdmi/encode_r/tpb11 [0])
);
defparam \hdmi/encode_r/tpb11_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon13_3_s0  (
	.D(\hdmi/encode_r/n96_2 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon13 [3])
);
defparam \hdmi/encode_r/eon13_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon13_2_s0  (
	.D(\hdmi/encode_r/n97_2 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon13 [2])
);
defparam \hdmi/encode_r/eon13_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon14_3_s0  (
	.D(\hdmi/encode_r/n100_12 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon14 [3])
);
defparam \hdmi/encode_r/eon14_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon14_2_s0  (
	.D(\hdmi/encode_r/n101_7 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon14 [2])
);
defparam \hdmi/encode_r/eon14_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon15_3_s0  (
	.D(\hdmi/encode_r/eon14 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon15 [3])
);
defparam \hdmi/encode_r/eon15_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon15_2_s0  (
	.D(\hdmi/encode_r/eon14 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon15 [2])
);
defparam \hdmi/encode_r/eon15_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon16_3_s0  (
	.D(\hdmi/encode_r/eon15 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon16 [3])
);
defparam \hdmi/encode_r/eon16_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon16_2_s0  (
	.D(\hdmi/encode_r/eon15 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon16 [2])
);
defparam \hdmi/encode_r/eon16_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon17_3_s0  (
	.D(\hdmi/encode_r/eon16 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon17_0 [3])
);
defparam \hdmi/encode_r/eon17_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon17_2_s0  (
	.D(\hdmi/encode_r/eon16 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon17_0 [2])
);
defparam \hdmi/encode_r/eon17_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eon18_3_s0  (
	.D(\hdmi/encode_r/eon17_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eon18 [3])
);
defparam \hdmi/encode_r/eon18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/eve18_s0  (
	.D(\hdmi/encode_r/n102_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/eve18 )
);
defparam \hdmi/encode_r/eve18_s0 .INIT=1'b0;
DFF \hdmi/encode_r/inv18_3_s0  (
	.D(\hdmi/encode_r/n112_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/inv18 [3])
);
defparam \hdmi/encode_r/inv18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/inv18_2_s0  (
	.D(\hdmi/encode_r/n113_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/inv18 [2])
);
defparam \hdmi/encode_r/inv18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/inv18_1_s0  (
	.D(\hdmi/encode_r/n114_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/inv18 [1])
);
defparam \hdmi/encode_r/inv18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/inv18_0_s0  (
	.D(\hdmi/eon17_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/inv18 [0])
);
defparam \hdmi/encode_r/inv18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shr18_3_s0  (
	.D(\hdmi/encode_r/n121_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shr18 [3])
);
defparam \hdmi/encode_r/shr18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shr18_2_s0  (
	.D(\hdmi/encode_r/n122_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shr18 [2])
);
defparam \hdmi/encode_r/shr18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shr18_1_s0  (
	.D(\hdmi/encode_r/n123_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shr18 [1])
);
defparam \hdmi/encode_r/shr18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shr18_0_s0  (
	.D(\hdmi/encode_r/n124_4 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shr18 [0])
);
defparam \hdmi/encode_r/shr18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shl18_3_s0  (
	.D(\hdmi/encode_r/n130_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shl18 [3])
);
defparam \hdmi/encode_r/shl18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shl18_2_s0  (
	.D(\hdmi/encode_r/n131_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shl18 [2])
);
defparam \hdmi/encode_r/shl18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shl18_1_s0  (
	.D(\hdmi/encode_r/n132_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shl18 [1])
);
defparam \hdmi/encode_r/shl18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/shl18_0_s0  (
	.D(\hdmi/encode_r/n133_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/shl18 [0])
);
defparam \hdmi/encode_r/shl18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_9_s0  (
	.D(\hdmi/par17_21 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [9])
);
defparam \hdmi/encode_r/tmds_even18_9_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_8_s0  (
	.D(\hdmi/encode_r/n140_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [8])
);
defparam \hdmi/encode_r/tmds_even18_8_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_7_s0  (
	.D(\hdmi/encode_r/n148_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [7])
);
defparam \hdmi/encode_r/tmds_even18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_6_s0  (
	.D(\hdmi/encode_r/n147_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [6])
);
defparam \hdmi/encode_r/tmds_even18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_5_s0  (
	.D(\hdmi/encode_r/n146_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [5])
);
defparam \hdmi/encode_r/tmds_even18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_4_s0  (
	.D(\hdmi/encode_r/n145_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [4])
);
defparam \hdmi/encode_r/tmds_even18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_3_s0  (
	.D(\hdmi/encode_r/n144_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [3])
);
defparam \hdmi/encode_r/tmds_even18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_2_s0  (
	.D(\hdmi/encode_r/n143_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [2])
);
defparam \hdmi/encode_r/tmds_even18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_1_s0  (
	.D(\hdmi/encode_r/n142_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [1])
);
defparam \hdmi/encode_r/tmds_even18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_even18_0_s0  (
	.D(\hdmi/encode_r/n141_3 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_even18 [0])
);
defparam \hdmi/encode_r/tmds_even18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_7_s0  (
	.D(\hdmi/encode_r/n157_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [7])
);
defparam \hdmi/encode_r/tmds_pos18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_6_s0  (
	.D(\hdmi/encode_r/n156_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [6])
);
defparam \hdmi/encode_r/tmds_pos18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_5_s0  (
	.D(\hdmi/encode_r/n155_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [5])
);
defparam \hdmi/encode_r/tmds_pos18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_4_s0  (
	.D(\hdmi/encode_r/n154_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [4])
);
defparam \hdmi/encode_r/tmds_pos18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_3_s0  (
	.D(\hdmi/encode_r/n153_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [3])
);
defparam \hdmi/encode_r/tmds_pos18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_2_s0  (
	.D(\hdmi/encode_r/n152_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [2])
);
defparam \hdmi/encode_r/tmds_pos18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_1_s0  (
	.D(\hdmi/encode_r/n151_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [1])
);
defparam \hdmi/encode_r/tmds_pos18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_pos18_0_s0  (
	.D(\hdmi/encode_r/n150_6 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_pos18 [0])
);
defparam \hdmi/encode_r/tmds_pos18_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_7_s0  (
	.D(\hdmi/enc17_0 [7]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [7])
);
defparam \hdmi/encode_r/tmds_neg18_7_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_6_s0  (
	.D(\hdmi/enc17_0 [6]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [6])
);
defparam \hdmi/encode_r/tmds_neg18_6_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_5_s0  (
	.D(\hdmi/enc17_0 [5]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [5])
);
defparam \hdmi/encode_r/tmds_neg18_5_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_4_s0  (
	.D(\hdmi/enc17_0 [4]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [4])
);
defparam \hdmi/encode_r/tmds_neg18_4_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_3_s0  (
	.D(\hdmi/enc17_0 [3]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [3])
);
defparam \hdmi/encode_r/tmds_neg18_3_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_2_s0  (
	.D(\hdmi/enc17_0 [2]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [2])
);
defparam \hdmi/encode_r/tmds_neg18_2_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_1_s0  (
	.D(\hdmi/enc17_0 [1]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [1])
);
defparam \hdmi/encode_r/tmds_neg18_1_s0 .INIT=1'b0;
DFF \hdmi/encode_r/tmds_neg18_0_s0  (
	.D(\hdmi/enc17_0 [0]),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/tmds_neg18 [0])
);
defparam \hdmi/encode_r/tmds_neg18_0_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/o_tmds_9_s0  (
	.D(\hdmi/encode_r/n196_3 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [9])
);
defparam \hdmi/encode_r/o_tmds_9_s0 .INIT=1'b1;
DFFS \hdmi/encode_r/o_tmds_8_s0  (
	.D(\hdmi/encode_r/tmds_even18 [8]),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [8])
);
defparam \hdmi/encode_r/o_tmds_8_s0 .INIT=1'b1;
DFFR \hdmi/encode_r/o_tmds_7_s0  (
	.D(\hdmi/encode_r/n198_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [7])
);
defparam \hdmi/encode_r/o_tmds_7_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/o_tmds_6_s0  (
	.D(\hdmi/encode_r/n199_6 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [6])
);
defparam \hdmi/encode_r/o_tmds_6_s0 .INIT=1'b1;
DFFR \hdmi/encode_r/o_tmds_5_s0  (
	.D(\hdmi/encode_r/n200_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [5])
);
defparam \hdmi/encode_r/o_tmds_5_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/o_tmds_4_s0  (
	.D(\hdmi/encode_r/n201_6 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [4])
);
defparam \hdmi/encode_r/o_tmds_4_s0 .INIT=1'b1;
DFFR \hdmi/encode_r/o_tmds_3_s0  (
	.D(\hdmi/encode_r/n202_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [3])
);
defparam \hdmi/encode_r/o_tmds_3_s0 .INIT=1'b0;
DFFS \hdmi/encode_r/o_tmds_2_s0  (
	.D(\hdmi/encode_r/n203_6 ),
	.CLK(system_clk),
	.SET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [2])
);
defparam \hdmi/encode_r/o_tmds_2_s0 .INIT=1'b1;
DFFR \hdmi/encode_r/o_tmds_1_s0  (
	.D(\hdmi/encode_r/n204_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [1])
);
defparam \hdmi/encode_r/o_tmds_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/o_tmds_0_s0  (
	.D(\hdmi/encode_r/n205_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/tmds_ch2 [0])
);
defparam \hdmi/encode_r/o_tmds_0_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/bias_3_s0  (
	.D(\hdmi/encode_r/n206_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_r/bias [3])
);
defparam \hdmi/encode_r/bias_3_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/bias_2_s0  (
	.D(\hdmi/encode_r/n207_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_r/bias [2])
);
defparam \hdmi/encode_r/bias_2_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/bias_1_s0  (
	.D(\hdmi/encode_r/n208_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_r/bias [1])
);
defparam \hdmi/encode_r/bias_1_s0 .INIT=1'b0;
DFFR \hdmi/encode_r/bias_0_s0  (
	.D(\hdmi/encode_r/n209_6 ),
	.CLK(system_clk),
	.RESET(\hdmi/not_den18 ),
	.Q(\hdmi/encode_r/bias [0])
);
defparam \hdmi/encode_r/bias_0_s0 .INIT=1'b0;
DFF \hdmi/encode_r/n98_s  (
	.D(\hdmi/encode_r/n98_5 ),
	.CLK(system_clk),
	.Q(\hdmi/n98_2_22 )
);
defparam \hdmi/encode_r/n98_s .INIT=1'b0;
DFF \hdmi/encode_r/n97_s  (
	.D(\hdmi/encode_r/n97_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/n97_2 )
);
defparam \hdmi/encode_r/n97_s .INIT=1'b0;
DFF \hdmi/encode_r/n96_s  (
	.D(\hdmi/encode_r/n96_5 ),
	.CLK(system_clk),
	.Q(\hdmi/encode_r/n96_2 )
);
defparam \hdmi/encode_r/n96_s .INIT=1'b0;
ALU \hdmi/encode_r/n98_s1  (
	.I0(\hdmi/encode_r/n98_16 ),
	.I1(\hdmi/encode_r/n90_8 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_r/n98_6 ),
	.SUM(\hdmi/encode_r/n98_5 )
);
defparam \hdmi/encode_r/n98_s1 .ALU_MODE=0;
ALU \hdmi/encode_r/n97_s1  (
	.I0(\hdmi/encode_r/n97_12 ),
	.I1(\hdmi/encode_r/n90_10 ),
	.I3(GND),
	.CIN(\hdmi/encode_r/n98_6 ),
	.COUT(\hdmi/encode_r/n97_6 ),
	.SUM(\hdmi/encode_r/n97_5 )
);
defparam \hdmi/encode_r/n97_s1 .ALU_MODE=0;
ALU \hdmi/encode_r/n96_s1  (
	.I0(GND),
	.I1(\hdmi/encode_r/n96_10 ),
	.I3(GND),
	.CIN(\hdmi/encode_r/n97_6 ),
	.COUT(\hdmi/encode_r/n96_2_COUT ),
	.SUM(\hdmi/encode_r/n96_5 )
);
defparam \hdmi/encode_r/n96_s1 .ALU_MODE=0;
ALU \hdmi/encode_r/n165_s  (
	.I0(\hdmi/encode_r/bias [0]),
	.I1(\hdmi/encode_r/inv18 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_r/n165_2 ),
	.SUM(\hdmi/encode_r/n165_1 )
);
defparam \hdmi/encode_r/n165_s .ALU_MODE=0;
ALU \hdmi/encode_r/n164_s  (
	.I0(\hdmi/encode_r/bias [1]),
	.I1(\hdmi/encode_r/inv18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n165_2 ),
	.COUT(\hdmi/encode_r/n164_2 ),
	.SUM(\hdmi/encode_r/n164_1 )
);
defparam \hdmi/encode_r/n164_s .ALU_MODE=0;
ALU \hdmi/encode_r/n163_s  (
	.I0(\hdmi/encode_r/bias [2]),
	.I1(\hdmi/encode_r/inv18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n164_2 ),
	.COUT(\hdmi/encode_r/n163_2 ),
	.SUM(\hdmi/encode_r/n163_1 )
);
defparam \hdmi/encode_r/n163_s .ALU_MODE=0;
ALU \hdmi/encode_r/n162_s  (
	.I0(\hdmi/encode_r/bias [3]),
	.I1(\hdmi/encode_r/inv18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n163_2 ),
	.COUT(\hdmi/encode_r/n162_0_COUT ),
	.SUM(\hdmi/encode_r/n162_1 )
);
defparam \hdmi/encode_r/n162_s .ALU_MODE=0;
ALU \hdmi/encode_r/n181_s  (
	.I0(\hdmi/encode_r/bias [0]),
	.I1(\hdmi/encode_r/shl18 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\hdmi/encode_r/n181_2 ),
	.SUM(\hdmi/encode_r/n181_1 )
);
defparam \hdmi/encode_r/n181_s .ALU_MODE=0;
ALU \hdmi/encode_r/n180_s  (
	.I0(\hdmi/encode_r/bias [1]),
	.I1(\hdmi/encode_r/shl18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n181_2 ),
	.COUT(\hdmi/encode_r/n180_2 ),
	.SUM(\hdmi/encode_r/n180_1 )
);
defparam \hdmi/encode_r/n180_s .ALU_MODE=0;
ALU \hdmi/encode_r/n179_s  (
	.I0(\hdmi/encode_r/bias [2]),
	.I1(\hdmi/encode_r/shl18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n180_2 ),
	.COUT(\hdmi/encode_r/n179_2 ),
	.SUM(\hdmi/encode_r/n179_1 )
);
defparam \hdmi/encode_r/n179_s .ALU_MODE=0;
ALU \hdmi/encode_r/n178_s  (
	.I0(\hdmi/encode_r/bias [3]),
	.I1(\hdmi/encode_r/shl18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n179_2 ),
	.COUT(\hdmi/encode_r/n178_0_COUT ),
	.SUM(\hdmi/encode_r/n178_1 )
);
defparam \hdmi/encode_r/n178_s .ALU_MODE=0;
ALU \hdmi/encode_r/n176_s  (
	.I0(\hdmi/encode_r/bias [0]),
	.I1(\hdmi/encode_r/shr18 [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\hdmi/encode_r/n176_3 ),
	.SUM(\hdmi/encode_r/n176_2 )
);
defparam \hdmi/encode_r/n176_s .ALU_MODE=1;
ALU \hdmi/encode_r/n175_s  (
	.I0(\hdmi/encode_r/bias [1]),
	.I1(\hdmi/encode_r/shr18 [1]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n176_3 ),
	.COUT(\hdmi/encode_r/n175_3 ),
	.SUM(\hdmi/encode_r/n175_2 )
);
defparam \hdmi/encode_r/n175_s .ALU_MODE=1;
ALU \hdmi/encode_r/n174_s  (
	.I0(\hdmi/encode_r/bias [2]),
	.I1(\hdmi/encode_r/shr18 [2]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n175_3 ),
	.COUT(\hdmi/encode_r/n174_3 ),
	.SUM(\hdmi/encode_r/n174_2 )
);
defparam \hdmi/encode_r/n174_s .ALU_MODE=1;
ALU \hdmi/encode_r/n173_s  (
	.I0(\hdmi/encode_r/bias [3]),
	.I1(\hdmi/encode_r/shr18 [3]),
	.I3(GND),
	.CIN(\hdmi/encode_r/n174_3 ),
	.COUT(\hdmi/encode_r/n173_0_COUT ),
	.SUM(\hdmi/encode_r/n173_2 )
);
defparam \hdmi/encode_r/n173_s .ALU_MODE=1;
LUT1 \hdmi/encode_r/n140_s2  (
	.I0(\hdmi/par17_21 ),
	.F(\hdmi/encode_r/n140_6 )
);
defparam \hdmi/encode_r/n140_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n150_s2  (
	.I0(\hdmi/enc17_0 [0]),
	.F(\hdmi/encode_r/n150_6 )
);
defparam \hdmi/encode_r/n150_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n151_s2  (
	.I0(\hdmi/enc17_0 [1]),
	.F(\hdmi/encode_r/n151_6 )
);
defparam \hdmi/encode_r/n151_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n152_s2  (
	.I0(\hdmi/enc17_0 [2]),
	.F(\hdmi/encode_r/n152_6 )
);
defparam \hdmi/encode_r/n152_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n153_s2  (
	.I0(\hdmi/enc17_0 [3]),
	.F(\hdmi/encode_r/n153_6 )
);
defparam \hdmi/encode_r/n153_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n154_s2  (
	.I0(\hdmi/enc17_0 [4]),
	.F(\hdmi/encode_r/n154_6 )
);
defparam \hdmi/encode_r/n154_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n155_s2  (
	.I0(\hdmi/enc17_0 [5]),
	.F(\hdmi/encode_r/n155_6 )
);
defparam \hdmi/encode_r/n155_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n156_s2  (
	.I0(\hdmi/enc17_0 [6]),
	.F(\hdmi/encode_r/n156_6 )
);
defparam \hdmi/encode_r/n156_s2 .INIT=2'h1;
LUT1 \hdmi/encode_r/n157_s2  (
	.I0(\hdmi/enc17_0 [7]),
	.F(\hdmi/encode_r/n157_6 )
);
defparam \hdmi/encode_r/n157_s2 .INIT=2'h1;
INV \hdmi/encode_r/n23_s2  (
	.I(\hdmi/dat2_0 [7]),
	.O(\hdmi/encode_r/n23_5 )
);
INV \hdmi/encode_r/n27_s2  (
	.I(\hdmi/encode_r/dat3 [3]),
	.O(\hdmi/encode_r/n27_5 )
);
INV \hdmi/encode_r/n31_s2  (
	.I(\hdmi/encode_r/dat4 [4]),
	.O(\hdmi/encode_r/n31_5 )
);
INV \hdmi/encode_r/tpb11_3_s3  (
	.I(\hdmi/enc10_0 [3]),
	.O(\hdmi/encode_r/tpb11_3_7 )
);
INV \hdmi/encode_r/tpb11_2_s3  (
	.I(\hdmi/enc10_0 [2]),
	.O(\hdmi/encode_r/tpb11_2_7 )
);
INV \hdmi/encode_r/tpb11_1_s3  (
	.I(\hdmi/enc10_0 [1]),
	.O(\hdmi/encode_r/tpb11_1_7 )
);
INV \hdmi/encode_r/tpb11_0_s3  (
	.I(\hdmi/enc10_0 [0]),
	.O(\hdmi/encode_r/tpb11_0_7 )
);
LUT1 \hdmi/encode_r/n101_s2  (
	.I0(\hdmi/encode_r/eon13 [2]),
	.F(\hdmi/encode_r/n101_7 )
);
defparam \hdmi/encode_r/n101_s2 .INIT=2'h1;
endmodule
