// Seed: 1257938585
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3
);
  logic id_4;
  always @(*)
    @(posedge id_0 or posedge 1) begin
      id_3 <= 1;
    end
endmodule
