0.6
2019.2
Nov  6 2019
21:57:16
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/led_iedere_seconde.ip_user_files/bd/design_1/ip/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd,1589664425,vhdl,,,,design_1_clock_divider_0_0,,,,,,,,
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/led_iedere_seconde.ip_user_files/bd/design_1/ip/design_1_vhdlnoclk_0_0_1/sim/design_1_vhdlnoclk_0_0.vhd,1589664673,vhdl,,,,design_1_vhdlnoclk_0_0,,,,,,,,
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/led_iedere_seconde.ip_user_files/bd/design_1/sim/design_1.vhd,1589664425,vhdl,,,,design_1,,,,,,,,
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/led_iedere_seconde.srcs/sim_1/new/tb.vhd,1589726761,vhdl,,,,tb,,,,,,,,
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/led_iedere_seconde.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1589725645,vhdl,,,,design_1_wrapper,,,,,,,,
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/led_iedere_seconde.srcs/sources_1/new/led1Hz.vhd,1589726882,vhdl,,,,clock_divider,,,,,,,,
F:/pxl/VHDL 2019-2020/vivado/led_iedere_seconde/vhdlnoclk.vhd,1589724586,vhdl,,,,vhdlnoclk,,,,,,,,
