Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 16 15:36:04 2018
| Host         : DESKTOP-CQ2ECPO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 535 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.317        0.000                      0                 3063        0.029        0.000                      0                 3063        3.000        0.000                       0                   541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_100Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_100Mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_100Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_100Mhz_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_100Mhz         67.317        0.000                      0                 3063        0.205        0.000                      0                 3063       41.167        0.000                       0                   537  
  clkfbout_clk_100Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_100Mhz_1       67.328        0.000                      0                 3063        0.205        0.000                      0                 3063       41.167        0.000                       0                   537  
  clkfbout_clk_100Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_100Mhz_1  clk_out1_clk_100Mhz         67.317        0.000                      0                 3063        0.029        0.000                      0                 3063  
clk_out1_clk_100Mhz    clk_out1_clk_100Mhz_1       67.317        0.000                      0                 3063        0.029        0.000                      0                 3063  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz
  To Clock:  clk_out1_clk_100Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.317ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.573ns  (logic 0.456ns (2.928%)  route 15.117ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        15.117    14.655    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.715    82.028    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.972    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 67.317    

Slack (MET) :             67.454ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.430ns  (logic 0.456ns (2.955%)  route 14.974ns (97.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.974    14.513    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 67.454    

Slack (MET) :             67.835ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 0.456ns (3.031%)  route 14.588ns (96.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.588    14.126    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.704    82.017    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.961    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.961    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 67.835    

Slack (MET) :             67.995ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 0.456ns (3.063%)  route 14.433ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.433    13.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 67.995    

Slack (MET) :             68.359ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 0.456ns (3.138%)  route 14.076ns (96.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.076    13.615    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.716    82.029    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                 68.359    

Slack (MET) :             68.516ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 0.456ns (3.172%)  route 13.922ns (96.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.922    13.460    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 68.516    

Slack (MET) :             68.854ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 0.456ns (3.289%)  route 13.409ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.409    12.948    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.545    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.802    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 68.854    

Slack (MET) :             68.875ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.021ns  (logic 0.456ns (3.252%)  route 13.565ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.565    13.103    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.721    82.034    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.176    82.338    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.978    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.978    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                 68.875    

Slack (MET) :             69.210ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 0.456ns (3.376%)  route 13.052ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 81.857 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.052    12.590    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.544    81.857    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.337    
                         clock uncertainty           -0.176    82.161    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.801    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 69.210    

Slack (MET) :             69.363ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        13.354ns  (logic 0.456ns (3.415%)  route 12.898ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 81.855 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        12.898    12.436    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.542    81.855    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.335    
                         clock uncertainty           -0.176    82.159    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.799    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 69.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cur_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.549%)  route 0.155ns (45.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.564    -0.600    clk_12megas
    SLICE_X65Y85         FDCE                                         r  cur_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  cur_b_reg[0]/Q
                         net (fo=6, routed)           0.155    -0.304    cur_b[0]
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  addra[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    addra_n[0]
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.835    -0.838    clk_12megas
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.121    -0.464    addra_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][2]/Q
                         net (fo=2, routed)           0.127    -0.312    uut5/x_in_reg[1][2]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.070    -0.520    uut5/x_in_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[3][4]/Q
                         net (fo=2, routed)           0.122    -0.317    uut5/x_in_reg[3][4]
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.063    -0.526    uut5/x_in_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uut5/controller/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/controller/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.558    -0.606    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  uut5/controller/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.318    uut5/controller/FSM_onehot_state_reg_n_0_[4]
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.826    -0.847    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.076    -0.530    uut5/controller/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][6]/Q
                         net (fo=2, routed)           0.128    -0.312    uut5/x_in_reg[1][6]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.066    -0.524    uut5/x_in_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut1/uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.890%)  route 0.154ns (42.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.568    -0.596    uut1/uut2/clk_out1
    SLICE_X70Y95         FDCE                                         r  uut1/uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  uut1/uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.278    uut1/uut2/dato1[7]
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.048    -0.230 r  uut1/uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uut1/uut2/sample_out_n[7]
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.840    -0.833    uut1/uut2/clk_out1
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.131    -0.449    uut1/uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[3][5]/Q
                         net (fo=2, routed)           0.154    -0.309    uut5/x_in_reg[3][5]
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X55Y85         FDCE (Hold_fdce_C_D)         0.075    -0.529    uut5/x_in_reg[4][5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut1/uut2/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.569    -0.595    uut1/uut2/clk_out1
    SLICE_X70Y97         FDCE                                         r  uut1/uut2/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut1/uut2/dato2_reg[1]/Q
                         net (fo=8, routed)           0.118    -0.314    uut1/uut2/dato2[1]
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  uut1/uut2/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uut1/uut2/dato2_n[3]
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.841    -0.832    uut1/uut2/clk_out1
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.091    -0.491    uut1/uut2/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X54Y85         FDCE                                         r  uut5/x_in_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.456 r  uut5/x_in_reg[4][2]/Q
                         net (fo=1, routed)           0.114    -0.343    uut5/controller/Q[2]
    SLICE_X54Y86         LUT5 (Prop_lut5_I4_O)        0.098    -0.245 r  uut5/controller/next_out[2]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.245    uut5/dataPath/reg1/control_reg[0][2]
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/dataPath/reg1/clk_out1
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/C
                         clock pessimism              0.255    -0.589    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.121    -0.468    uut5/dataPath/reg1/next_out_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.867%)  route 0.180ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[0][3]/Q
                         net (fo=2, routed)           0.180    -0.283    uut5/x_in_reg[0][3]
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.059    -0.509    uut5/x_in_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { utt0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y3      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y8      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y14     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y6      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y2      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y28     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y37     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y23     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y38     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y99     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y88     addra_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y88     addra_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     addra_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     addra_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     addra_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     cur_b_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y90     cur_b_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y84     cur_b_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100Mhz
  To Clock:  clkfbout_clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { utt0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   utt0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz_1
  To Clock:  clk_out1_clk_100Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.328ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.573ns  (logic 0.456ns (2.928%)  route 15.117ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        15.117    14.655    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.715    82.028    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.166    82.343    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.983    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.983    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 67.328    

Slack (MET) :             67.465ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.430ns  (logic 0.456ns (2.955%)  route 14.974ns (97.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.974    14.513    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.978    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.978    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 67.465    

Slack (MET) :             67.846ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 0.456ns (3.031%)  route 14.588ns (96.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.588    14.126    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.704    82.017    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.166    82.332    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.972    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 67.846    

Slack (MET) :             68.006ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 0.456ns (3.063%)  route 14.433ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.433    13.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.978    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.978    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 68.006    

Slack (MET) :             68.370ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 0.456ns (3.138%)  route 14.076ns (96.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.076    13.615    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.716    82.029    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.166    82.344    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.984    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.984    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                 68.370    

Slack (MET) :             68.527ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 0.456ns (3.172%)  route 13.922ns (96.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.922    13.460    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 68.527    

Slack (MET) :             68.865ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 0.456ns (3.289%)  route 13.409ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.409    12.948    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.545    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.166    82.173    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.813    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 68.865    

Slack (MET) :             68.886ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.021ns  (logic 0.456ns (3.252%)  route 13.565ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.565    13.103    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.721    82.034    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.166    82.349    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.989    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.989    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                 68.886    

Slack (MET) :             69.221ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 0.456ns (3.376%)  route 13.052ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 81.857 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.052    12.590    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.544    81.857    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.337    
                         clock uncertainty           -0.166    82.172    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.812    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 69.221    

Slack (MET) :             69.374ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        13.354ns  (logic 0.456ns (3.415%)  route 12.898ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 81.855 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        12.898    12.436    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.542    81.855    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.335    
                         clock uncertainty           -0.166    82.170    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.810    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.810    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 69.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cur_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.549%)  route 0.155ns (45.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.564    -0.600    clk_12megas
    SLICE_X65Y85         FDCE                                         r  cur_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  cur_b_reg[0]/Q
                         net (fo=6, routed)           0.155    -0.304    cur_b[0]
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  addra[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    addra_n[0]
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.835    -0.838    clk_12megas
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.121    -0.464    addra_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][2]/Q
                         net (fo=2, routed)           0.127    -0.312    uut5/x_in_reg[1][2]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.070    -0.520    uut5/x_in_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[3][4]/Q
                         net (fo=2, routed)           0.122    -0.317    uut5/x_in_reg[3][4]
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.063    -0.526    uut5/x_in_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uut5/controller/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/controller/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.558    -0.606    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  uut5/controller/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.318    uut5/controller/FSM_onehot_state_reg_n_0_[4]
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.826    -0.847    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.076    -0.530    uut5/controller/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][6]/Q
                         net (fo=2, routed)           0.128    -0.312    uut5/x_in_reg[1][6]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.066    -0.524    uut5/x_in_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut1/uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.890%)  route 0.154ns (42.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.568    -0.596    uut1/uut2/clk_out1
    SLICE_X70Y95         FDCE                                         r  uut1/uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  uut1/uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.278    uut1/uut2/dato1[7]
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.048    -0.230 r  uut1/uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uut1/uut2/sample_out_n[7]
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.840    -0.833    uut1/uut2/clk_out1
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.131    -0.449    uut1/uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[3][5]/Q
                         net (fo=2, routed)           0.154    -0.309    uut5/x_in_reg[3][5]
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X55Y85         FDCE (Hold_fdce_C_D)         0.075    -0.529    uut5/x_in_reg[4][5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut1/uut2/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.569    -0.595    uut1/uut2/clk_out1
    SLICE_X70Y97         FDCE                                         r  uut1/uut2/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut1/uut2/dato2_reg[1]/Q
                         net (fo=8, routed)           0.118    -0.314    uut1/uut2/dato2[1]
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  uut1/uut2/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uut1/uut2/dato2_n[3]
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.841    -0.832    uut1/uut2/clk_out1
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.091    -0.491    uut1/uut2/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X54Y85         FDCE                                         r  uut5/x_in_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.456 r  uut5/x_in_reg[4][2]/Q
                         net (fo=1, routed)           0.114    -0.343    uut5/controller/Q[2]
    SLICE_X54Y86         LUT5 (Prop_lut5_I4_O)        0.098    -0.245 r  uut5/controller/next_out[2]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.245    uut5/dataPath/reg1/control_reg[0][2]
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/dataPath/reg1/clk_out1
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/C
                         clock pessimism              0.255    -0.589    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.121    -0.468    uut5/dataPath/reg1/next_out_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.867%)  route 0.180ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[0][3]/Q
                         net (fo=2, routed)           0.180    -0.283    uut5/x_in_reg[0][3]
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.059    -0.509    uut5/x_in_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { utt0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y3      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y8      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y14     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y6      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y2      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y28     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y37     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y23     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y38     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y99     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y88     addra_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y88     addra_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     addra_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     addra_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     addra_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     cur_b_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y90     cur_b_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y84     cur_b_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y81     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y88     PWM_in_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100Mhz_1
  To Clock:  clkfbout_clk_100Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { utt0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   utt0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz_1
  To Clock:  clk_out1_clk_100Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.317ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.573ns  (logic 0.456ns (2.928%)  route 15.117ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        15.117    14.655    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.715    82.028    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.972    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 67.317    

Slack (MET) :             67.454ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.430ns  (logic 0.456ns (2.955%)  route 14.974ns (97.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.974    14.513    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 67.454    

Slack (MET) :             67.835ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 0.456ns (3.031%)  route 14.588ns (96.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.588    14.126    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.704    82.017    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.961    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.961    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 67.835    

Slack (MET) :             67.995ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 0.456ns (3.063%)  route 14.433ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.433    13.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 67.995    

Slack (MET) :             68.359ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 0.456ns (3.138%)  route 14.076ns (96.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.076    13.615    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.716    82.029    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                 68.359    

Slack (MET) :             68.516ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 0.456ns (3.172%)  route 13.922ns (96.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.922    13.460    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 68.516    

Slack (MET) :             68.854ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 0.456ns (3.289%)  route 13.409ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.409    12.948    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.545    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.802    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 68.854    

Slack (MET) :             68.875ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.021ns  (logic 0.456ns (3.252%)  route 13.565ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.565    13.103    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.721    82.034    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.176    82.338    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.978    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.978    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                 68.875    

Slack (MET) :             69.210ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 0.456ns (3.376%)  route 13.052ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 81.857 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.052    12.590    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.544    81.857    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.337    
                         clock uncertainty           -0.176    82.161    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.801    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 69.210    

Slack (MET) :             69.363ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        13.354ns  (logic 0.456ns (3.415%)  route 12.898ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 81.855 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        12.898    12.436    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.542    81.855    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.335    
                         clock uncertainty           -0.176    82.159    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.799    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 69.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cur_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.549%)  route 0.155ns (45.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.564    -0.600    clk_12megas
    SLICE_X65Y85         FDCE                                         r  cur_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  cur_b_reg[0]/Q
                         net (fo=6, routed)           0.155    -0.304    cur_b[0]
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  addra[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    addra_n[0]
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.835    -0.838    clk_12megas
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.121    -0.288    addra_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][2]/Q
                         net (fo=2, routed)           0.127    -0.312    uut5/x_in_reg[1][2]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.070    -0.344    uut5/x_in_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[3][4]/Q
                         net (fo=2, routed)           0.122    -0.317    uut5/x_in_reg[3][4]
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.063    -0.350    uut5/x_in_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uut5/controller/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/controller/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.558    -0.606    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  uut5/controller/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.318    uut5/controller/FSM_onehot_state_reg_n_0_[4]
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.826    -0.847    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.176    -0.430    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.076    -0.354    uut5/controller/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][6]/Q
                         net (fo=2, routed)           0.128    -0.312    uut5/x_in_reg[1][6]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.066    -0.348    uut5/x_in_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 uut1/uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.890%)  route 0.154ns (42.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.568    -0.596    uut1/uut2/clk_out1
    SLICE_X70Y95         FDCE                                         r  uut1/uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  uut1/uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.278    uut1/uut2/dato1[7]
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.048    -0.230 r  uut1/uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uut1/uut2/sample_out_n[7]
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.840    -0.833    uut1/uut2/clk_out1
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.131    -0.273    uut1/uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[3][5]/Q
                         net (fo=2, routed)           0.154    -0.309    uut5/x_in_reg[3][5]
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X55Y85         FDCE (Hold_fdce_C_D)         0.075    -0.353    uut5/x_in_reg[4][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uut1/uut2/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.569    -0.595    uut1/uut2/clk_out1
    SLICE_X70Y97         FDCE                                         r  uut1/uut2/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut1/uut2/dato2_reg[1]/Q
                         net (fo=8, routed)           0.118    -0.314    uut1/uut2/dato2[1]
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  uut1/uut2/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uut1/uut2/dato2_n[3]
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.841    -0.832    uut1/uut2/clk_out1
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.091    -0.315    uut1/uut2/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X54Y85         FDCE                                         r  uut5/x_in_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.456 r  uut5/x_in_reg[4][2]/Q
                         net (fo=1, routed)           0.114    -0.343    uut5/controller/Q[2]
    SLICE_X54Y86         LUT5 (Prop_lut5_I4_O)        0.098    -0.245 r  uut5/controller/next_out[2]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.245    uut5/dataPath/reg1/control_reg[0][2]
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/dataPath/reg1/clk_out1
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.121    -0.292    uut5/dataPath/reg1/next_out_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.867%)  route 0.180ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[0][3]/Q
                         net (fo=2, routed)           0.180    -0.283    uut5/x_in_reg[0][3]
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.176    -0.392    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.059    -0.333    uut5/x_in_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz
  To Clock:  clk_out1_clk_100Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.317ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.573ns  (logic 0.456ns (2.928%)  route 15.117ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        15.117    14.655    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.715    82.028    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.972    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 67.317    

Slack (MET) :             67.454ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.430ns  (logic 0.456ns (2.955%)  route 14.974ns (97.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.974    14.513    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 67.454    

Slack (MET) :             67.835ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 0.456ns (3.031%)  route 14.588ns (96.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.588    14.126    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.704    82.017    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.961    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.961    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 67.835    

Slack (MET) :             67.995ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 0.456ns (3.063%)  route 14.433ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.433    13.972    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 67.995    

Slack (MET) :             68.359ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 0.456ns (3.138%)  route 14.076ns (96.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        14.076    13.615    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.716    82.029    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                 68.359    

Slack (MET) :             68.516ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 0.456ns (3.172%)  route 13.922ns (96.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.922    13.460    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 68.516    

Slack (MET) :             68.854ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 0.456ns (3.289%)  route 13.409ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.409    12.948    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.545    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.802    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 68.854    

Slack (MET) :             68.875ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.021ns  (logic 0.456ns (3.252%)  route 13.565ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.565    13.103    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.721    82.034    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.176    82.338    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.978    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.978    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                 68.875    

Slack (MET) :             69.210ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 0.456ns (3.376%)  route 13.052ns (96.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 81.857 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        13.052    12.590    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.544    81.857    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.337    
                         clock uncertainty           -0.176    82.161    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.801    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 69.210    

Slack (MET) :             69.363ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        13.354ns  (logic 0.456ns (3.415%)  route 12.898ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 81.855 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.622    -0.918    clk_12megas
    SLICE_X64Y81         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  ena_reg/Q
                         net (fo=142, routed)        12.898    12.436    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         1.542    81.855    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.335    
                         clock uncertainty           -0.176    82.159    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.799    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 69.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cur_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.549%)  route 0.155ns (45.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.564    -0.600    clk_12megas
    SLICE_X65Y85         FDCE                                         r  cur_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  cur_b_reg[0]/Q
                         net (fo=6, routed)           0.155    -0.304    cur_b[0]
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  addra[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    addra_n[0]
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.835    -0.838    clk_12megas
    SLICE_X66Y85         FDCE                                         r  addra_reg[0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.121    -0.288    addra_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][2]/Q
                         net (fo=2, routed)           0.127    -0.312    uut5/x_in_reg[1][2]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][2]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.070    -0.344    uut5/x_in_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[3][4]/Q
                         net (fo=2, routed)           0.122    -0.317    uut5/x_in_reg[3][4]
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X56Y84         FDCE                                         r  uut5/x_in_reg[4][4]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.063    -0.350    uut5/x_in_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uut5/controller/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/controller/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.558    -0.606    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  uut5/controller/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.125    -0.318    uut5/controller/FSM_onehot_state_reg_n_0_[4]
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.826    -0.847    uut5/controller/clk_out1
    SLICE_X54Y82         FDCE                                         r  uut5/controller/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.176    -0.430    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.076    -0.354    uut5/controller/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.561    -0.603    uut5/clk_out1
    SLICE_X56Y86         FDCE                                         r  uut5/x_in_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  uut5/x_in_reg[1][6]/Q
                         net (fo=2, routed)           0.128    -0.312    uut5/x_in_reg[1][6]
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X57Y86         FDCE                                         r  uut5/x_in_reg[2][6]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.066    -0.348    uut5/x_in_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 uut1/uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.890%)  route 0.154ns (42.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.568    -0.596    uut1/uut2/clk_out1
    SLICE_X70Y95         FDCE                                         r  uut1/uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  uut1/uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.278    uut1/uut2/dato1[7]
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.048    -0.230 r  uut1/uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uut1/uut2/sample_out_n[7]
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.840    -0.833    uut1/uut2/clk_out1
    SLICE_X70Y96         FDCE                                         r  uut1/uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.131    -0.273    uut1/uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[3][5]/Q
                         net (fo=2, routed)           0.154    -0.309    uut5/x_in_reg[3][5]
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[4][5]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X55Y85         FDCE (Hold_fdce_C_D)         0.075    -0.353    uut5/x_in_reg[4][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uut1/uut2/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut1/uut2/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.569    -0.595    uut1/uut2/clk_out1
    SLICE_X70Y97         FDCE                                         r  uut1/uut2/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut1/uut2/dato2_reg[1]/Q
                         net (fo=8, routed)           0.118    -0.314    uut1/uut2/dato2[1]
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  uut1/uut2/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uut1/uut2/dato2_n[3]
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.841    -0.832    uut1/uut2/clk_out1
    SLICE_X71Y97         FDCE                                         r  uut1/uut2/dato2_reg[3]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.091    -0.315    uut1/uut2/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X54Y85         FDCE                                         r  uut5/x_in_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.456 r  uut5/x_in_reg[4][2]/Q
                         net (fo=1, routed)           0.114    -0.343    uut5/controller/Q[2]
    SLICE_X54Y86         LUT5 (Prop_lut5_I4_O)        0.098    -0.245 r  uut5/controller/next_out[2]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.245    uut5/dataPath/reg1/control_reg[0][2]
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.829    -0.844    uut5/dataPath/reg1/clk_out1
    SLICE_X54Y86         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[2]__0/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.121    -0.292    uut5/dataPath/reg1/next_out_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.867%)  route 0.180ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.560    -0.604    uut5/clk_out1
    SLICE_X55Y85         FDCE                                         r  uut5/x_in_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  uut5/x_in_reg[0][3]/Q
                         net (fo=2, routed)           0.180    -0.283    uut5/x_in_reg[0][3]
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=535, routed)         0.830    -0.843    uut5/clk_out1
    SLICE_X56Y85         FDCE                                         r  uut5/x_in_reg[1][3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.176    -0.392    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.059    -0.333    uut5/x_in_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.050    





