-- Copyright (C) 1991-2014 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

-- DATE "09/02/2018 12:57:36"

-- 
-- Device: Altera EP3SE50F780C2 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY IEEE;
LIBRARY STRATIXIII;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE STRATIXIII.STRATIXIII_COMPONENTS.ALL;

ENTITY 	mp0 IS
    PORT (
	clk : IN std_logic;
	mem_resp : IN std_logic;
	mem_rdata : IN std_logic_vector(31 DOWNTO 0);
	mem_read : BUFFER std_logic;
	mem_write : BUFFER std_logic;
	mem_byte_enable : BUFFER std_logic_vector(3 DOWNTO 0);
	mem_address : BUFFER std_logic_vector(31 DOWNTO 0);
	mem_wdata : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END mp0;

-- Design Ports Information
-- mem_read	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_write	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[1]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[0]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[3]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[4]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[6]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[8]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[9]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[11]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[13]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[14]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[15]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[16]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[17]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[18]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[19]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[20]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[21]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[22]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[23]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[24]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[25]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[26]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[27]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[28]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[29]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[31]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[0]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[4]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[6]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[7]	=>  Location: PIN_AF1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[8]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[9]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[10]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[11]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[12]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[13]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[14]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[16]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[17]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[18]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[20]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[21]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[22]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[23]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[24]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[25]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[26]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[27]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[28]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[29]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[30]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[31]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_resp	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[4]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[3]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[5]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[12]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[16]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[17]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[18]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[19]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[7]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[20]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[14]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[23]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[21]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[8]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[30]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[31]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[28]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[29]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[9]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[22]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[26]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[27]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[24]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[25]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[11]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mp0 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_mem_resp : std_logic;
SIGNAL ww_mem_rdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mem_read : std_logic;
SIGNAL ww_mem_write : std_logic;
SIGNAL ww_mem_byte_enable : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_mem_address : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mem_wdata : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_read~output_o\ : std_logic;
SIGNAL \mem_write~output_o\ : std_logic;
SIGNAL \mem_byte_enable[0]~output_o\ : std_logic;
SIGNAL \mem_byte_enable[1]~output_o\ : std_logic;
SIGNAL \mem_byte_enable[2]~output_o\ : std_logic;
SIGNAL \mem_byte_enable[3]~output_o\ : std_logic;
SIGNAL \mem_address[0]~output_o\ : std_logic;
SIGNAL \mem_address[1]~output_o\ : std_logic;
SIGNAL \mem_address[2]~output_o\ : std_logic;
SIGNAL \mem_address[3]~output_o\ : std_logic;
SIGNAL \mem_address[4]~output_o\ : std_logic;
SIGNAL \mem_address[5]~output_o\ : std_logic;
SIGNAL \mem_address[6]~output_o\ : std_logic;
SIGNAL \mem_address[7]~output_o\ : std_logic;
SIGNAL \mem_address[8]~output_o\ : std_logic;
SIGNAL \mem_address[9]~output_o\ : std_logic;
SIGNAL \mem_address[10]~output_o\ : std_logic;
SIGNAL \mem_address[11]~output_o\ : std_logic;
SIGNAL \mem_address[12]~output_o\ : std_logic;
SIGNAL \mem_address[13]~output_o\ : std_logic;
SIGNAL \mem_address[14]~output_o\ : std_logic;
SIGNAL \mem_address[15]~output_o\ : std_logic;
SIGNAL \mem_address[16]~output_o\ : std_logic;
SIGNAL \mem_address[17]~output_o\ : std_logic;
SIGNAL \mem_address[18]~output_o\ : std_logic;
SIGNAL \mem_address[19]~output_o\ : std_logic;
SIGNAL \mem_address[20]~output_o\ : std_logic;
SIGNAL \mem_address[21]~output_o\ : std_logic;
SIGNAL \mem_address[22]~output_o\ : std_logic;
SIGNAL \mem_address[23]~output_o\ : std_logic;
SIGNAL \mem_address[24]~output_o\ : std_logic;
SIGNAL \mem_address[25]~output_o\ : std_logic;
SIGNAL \mem_address[26]~output_o\ : std_logic;
SIGNAL \mem_address[27]~output_o\ : std_logic;
SIGNAL \mem_address[28]~output_o\ : std_logic;
SIGNAL \mem_address[29]~output_o\ : std_logic;
SIGNAL \mem_address[30]~output_o\ : std_logic;
SIGNAL \mem_address[31]~output_o\ : std_logic;
SIGNAL \mem_wdata[0]~output_o\ : std_logic;
SIGNAL \mem_wdata[1]~output_o\ : std_logic;
SIGNAL \mem_wdata[2]~output_o\ : std_logic;
SIGNAL \mem_wdata[3]~output_o\ : std_logic;
SIGNAL \mem_wdata[4]~output_o\ : std_logic;
SIGNAL \mem_wdata[5]~output_o\ : std_logic;
SIGNAL \mem_wdata[6]~output_o\ : std_logic;
SIGNAL \mem_wdata[7]~output_o\ : std_logic;
SIGNAL \mem_wdata[8]~output_o\ : std_logic;
SIGNAL \mem_wdata[9]~output_o\ : std_logic;
SIGNAL \mem_wdata[10]~output_o\ : std_logic;
SIGNAL \mem_wdata[11]~output_o\ : std_logic;
SIGNAL \mem_wdata[12]~output_o\ : std_logic;
SIGNAL \mem_wdata[13]~output_o\ : std_logic;
SIGNAL \mem_wdata[14]~output_o\ : std_logic;
SIGNAL \mem_wdata[15]~output_o\ : std_logic;
SIGNAL \mem_wdata[16]~output_o\ : std_logic;
SIGNAL \mem_wdata[17]~output_o\ : std_logic;
SIGNAL \mem_wdata[18]~output_o\ : std_logic;
SIGNAL \mem_wdata[19]~output_o\ : std_logic;
SIGNAL \mem_wdata[20]~output_o\ : std_logic;
SIGNAL \mem_wdata[21]~output_o\ : std_logic;
SIGNAL \mem_wdata[22]~output_o\ : std_logic;
SIGNAL \mem_wdata[23]~output_o\ : std_logic;
SIGNAL \mem_wdata[24]~output_o\ : std_logic;
SIGNAL \mem_wdata[25]~output_o\ : std_logic;
SIGNAL \mem_wdata[26]~output_o\ : std_logic;
SIGNAL \mem_wdata[27]~output_o\ : std_logic;
SIGNAL \mem_wdata[28]~output_o\ : std_logic;
SIGNAL \mem_wdata[29]~output_o\ : std_logic;
SIGNAL \mem_wdata[30]~output_o\ : std_logic;
SIGNAL \mem_wdata[31]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \mem_resp~input_o\ : std_logic;
SIGNAL \control|Selector9~0_combout\ : std_logic;
SIGNAL \control|state.fetch3~q\ : std_logic;
SIGNAL \control|Selector11~1_combout\ : std_logic;
SIGNAL \mem_rdata[4]~input_o\ : std_logic;
SIGNAL \mem_rdata[2]~input_o\ : std_logic;
SIGNAL \mem_rdata[5]~input_o\ : std_logic;
SIGNAL \datapath|ir|data[5]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[6]~input_o\ : std_logic;
SIGNAL \mem_rdata[3]~input_o\ : std_logic;
SIGNAL \mem_rdata[0]~input_o\ : std_logic;
SIGNAL \datapath|mdr|data[0]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[1]~input_o\ : std_logic;
SIGNAL \control|WideNor0~0_combout\ : std_logic;
SIGNAL \control|WideNor0~1_combout\ : std_logic;
SIGNAL \control|Selector10~0_combout\ : std_logic;
SIGNAL \control|state.decode~q\ : std_logic;
SIGNAL \control|Selector16~1_combout\ : std_logic;
SIGNAL \control|Equal4~0_combout\ : std_logic;
SIGNAL \control|Equal3~0_combout\ : std_logic;
SIGNAL \control|Selector11~2_combout\ : std_logic;
SIGNAL \control|Selector11~3_combout\ : std_logic;
SIGNAL \control|Selector15~0_combout\ : std_logic;
SIGNAL \control|Selector15~1_combout\ : std_logic;
SIGNAL \control|state.calc_addr~q\ : std_logic;
SIGNAL \control|Selector18~0_combout\ : std_logic;
SIGNAL \control|Selector18~1_combout\ : std_logic;
SIGNAL \control|state.st1~q\ : std_logic;
SIGNAL \control|Selector11~0_combout\ : std_logic;
SIGNAL \control|Selector16~0_combout\ : std_logic;
SIGNAL \control|Selector16~2_combout\ : std_logic;
SIGNAL \control|state.ld1~q\ : std_logic;
SIGNAL \control|Selector17~0_combout\ : std_logic;
SIGNAL \control|state.ld2~q\ : std_logic;
SIGNAL \control|Selector11~4_combout\ : std_logic;
SIGNAL \control|Selector13~0_combout\ : std_logic;
SIGNAL \control|Selector13~1_combout\ : std_logic;
SIGNAL \control|state.s_lui~q\ : std_logic;
SIGNAL \datapath|regfilemux|f[0]~0_combout\ : std_logic;
SIGNAL \control|Selector11~5_combout\ : std_logic;
SIGNAL \control|Selector11~6_combout\ : std_logic;
SIGNAL \control|state.s_auipc~q\ : std_logic;
SIGNAL \control|Selector14~0_combout\ : std_logic;
SIGNAL \control|Selector14~1_combout\ : std_logic;
SIGNAL \control|state.s_br~q\ : std_logic;
SIGNAL \datapath|alumux2|f[1]~0_combout\ : std_logic;
SIGNAL \control|Selector12~0_combout\ : std_logic;
SIGNAL \control|Selector12~1_combout\ : std_logic;
SIGNAL \control|state.s_imm~q\ : std_logic;
SIGNAL \control|Selector19~0_combout\ : std_logic;
SIGNAL \control|state.st2~q\ : std_logic;
SIGNAL \control|WideNor2~0_combout\ : std_logic;
SIGNAL \control|state.fetch1~feeder_combout\ : std_logic;
SIGNAL \control|state.fetch1~q\ : std_logic;
SIGNAL \control|Selector8~0_combout\ : std_logic;
SIGNAL \control|state.fetch2~q\ : std_logic;
SIGNAL \control|load_mdr~2_combout\ : std_logic;
SIGNAL \mem_rdata[13]~input_o\ : std_logic;
SIGNAL \datapath|mdr|data[13]~feeder_combout\ : std_logic;
SIGNAL \control|WideOr1~0_combout\ : std_logic;
SIGNAL \control|aluop[1]~1_combout\ : std_logic;
SIGNAL \mem_rdata[12]~input_o\ : std_logic;
SIGNAL \datapath|alu|Selector1~0_combout\ : std_logic;
SIGNAL \mem_rdata[19]~input_o\ : std_logic;
SIGNAL \mem_rdata[18]~input_o\ : std_logic;
SIGNAL \mem_rdata[17]~input_o\ : std_logic;
SIGNAL \datapath|regfilemux|f[0]~1_combout\ : std_logic;
SIGNAL \mem_rdata[7]~input_o\ : std_logic;
SIGNAL \mem_rdata[11]~input_o\ : std_logic;
SIGNAL \mem_rdata[9]~input_o\ : std_logic;
SIGNAL \mem_rdata[10]~input_o\ : std_logic;
SIGNAL \mem_rdata[8]~input_o\ : std_logic;
SIGNAL \datapath|regfile|WideOr0~combout\ : std_logic;
SIGNAL \datapath|regfile|always0~0_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1986_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1996_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1997_combout\ : std_logic;
SIGNAL \datapath|regfile|data~480_q\ : std_logic;
SIGNAL \datapath|regfile|data~1991_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2004_combout\ : std_logic;
SIGNAL \datapath|regfile|data~448_q\ : std_logic;
SIGNAL \datapath|regfile|data~416feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1994_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1995_combout\ : std_logic;
SIGNAL \datapath|regfile|data~416_q\ : std_logic;
SIGNAL \mem_rdata[16]~input_o\ : std_logic;
SIGNAL \datapath|regfile|data~288feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2000_combout\ : std_logic;
SIGNAL \datapath|regfile|data~288_q\ : std_logic;
SIGNAL \datapath|regfile|data~352feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2001_combout\ : std_logic;
SIGNAL \datapath|regfile|data~352_q\ : std_logic;
SIGNAL \datapath|regfile|data~2003_combout\ : std_logic;
SIGNAL \datapath|regfile|data~320_q\ : std_logic;
SIGNAL \mem_rdata[15]~input_o\ : std_logic;
SIGNAL \datapath|regfile|data~256feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1998_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2002_combout\ : std_logic;
SIGNAL \datapath|regfile|data~256_q\ : std_logic;
SIGNAL \datapath|regfile|data~1029_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1999_combout\ : std_logic;
SIGNAL \datapath|regfile|data~384_q\ : std_logic;
SIGNAL \datapath|regfile|data~1033_combout\ : std_logic;
SIGNAL \datapath|regfile|data~160feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1984_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1985_combout\ : std_logic;
SIGNAL \datapath|regfile|data~160_q\ : std_logic;
SIGNAL \datapath|regfile|data~1987_combout\ : std_logic;
SIGNAL \datapath|regfile|data~224_q\ : std_logic;
SIGNAL \datapath|regfile|data~1993_combout\ : std_logic;
SIGNAL \datapath|regfile|data~192_q\ : std_logic;
SIGNAL \datapath|regfile|data~64feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1992_combout\ : std_logic;
SIGNAL \datapath|regfile|data~64_q\ : std_logic;
SIGNAL \datapath|regfile|data~1990_combout\ : std_logic;
SIGNAL \datapath|regfile|data~96_q\ : std_logic;
SIGNAL \datapath|regfile|data~32feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1989_combout\ : std_logic;
SIGNAL \datapath|regfile|data~32_q\ : std_logic;
SIGNAL \datapath|regfile|data~1024_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1988_combout\ : std_logic;
SIGNAL \datapath|regfile|data~128_q\ : std_logic;
SIGNAL \datapath|regfile|data~1025_combout\ : std_logic;
SIGNAL \datapath|regfile|data~928feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2015_combout\ : std_logic;
SIGNAL \datapath|regfile|data~928_q\ : std_logic;
SIGNAL \datapath|regfile|data~2016_combout\ : std_logic;
SIGNAL \datapath|regfile|data~992_q\ : std_logic;
SIGNAL \datapath|regfile|data~2022_combout\ : std_logic;
SIGNAL \datapath|regfile|data~960_q\ : std_logic;
SIGNAL \datapath|regfile|data~864feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2019_combout\ : std_logic;
SIGNAL \datapath|regfile|data~864_q\ : std_logic;
SIGNAL \datapath|regfile|data~800feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2018_combout\ : std_logic;
SIGNAL \datapath|regfile|data~800_q\ : std_logic;
SIGNAL \datapath|regfile|data~2021_combout\ : std_logic;
SIGNAL \datapath|regfile|data~832_q\ : std_logic;
SIGNAL \datapath|regfile|data~2020_combout\ : std_logic;
SIGNAL \datapath|regfile|data~768_q\ : std_logic;
SIGNAL \datapath|regfile|data~1045_combout\ : std_logic;
SIGNAL \datapath|regfile|data~896feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2017_combout\ : std_logic;
SIGNAL \datapath|regfile|data~896_q\ : std_logic;
SIGNAL \datapath|regfile|data~1049_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2008_combout\ : std_logic;
SIGNAL \datapath|regfile|data~736_q\ : std_logic;
SIGNAL \datapath|regfile|data~2005_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2006_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2007_combout\ : std_logic;
SIGNAL \datapath|regfile|data~672_q\ : std_logic;
SIGNAL \datapath|regfile|data~2014_combout\ : std_logic;
SIGNAL \datapath|regfile|data~704_q\ : std_logic;
SIGNAL \datapath|regfile|data~544feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2010_combout\ : std_logic;
SIGNAL \datapath|regfile|data~544_q\ : std_logic;
SIGNAL \datapath|regfile|data~608feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2011_combout\ : std_logic;
SIGNAL \datapath|regfile|data~608_q\ : std_logic;
SIGNAL \datapath|regfile|data~576feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2013_combout\ : std_logic;
SIGNAL \datapath|regfile|data~576_q\ : std_logic;
SIGNAL \datapath|regfile|data~2012_combout\ : std_logic;
SIGNAL \datapath|regfile|data~512_q\ : std_logic;
SIGNAL \datapath|regfile|data~1037_combout\ : std_logic;
SIGNAL \datapath|regfile|data~640feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~2009_combout\ : std_logic;
SIGNAL \datapath|regfile|data~640_q\ : std_logic;
SIGNAL \datapath|regfile|data~1041_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1053DUPLICATE_combout\ : std_logic;
SIGNAL \mem_rdata[20]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[0]~1_combout\ : std_logic;
SIGNAL \datapath|regfile|WideOr1~combout\ : std_logic;
SIGNAL \datapath|alu|Add0~1_sumout\ : std_logic;
SIGNAL \mem_rdata[24]~input_o\ : std_logic;
SIGNAL \datapath|mdr|data[24]~feeder_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[4]~7_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[4]~8_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[0]~0_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[0]~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[0]~2_combout\ : std_logic;
SIGNAL \mem_rdata[21]~input_o\ : std_logic;
SIGNAL \datapath|mdr|data[21]~feeder_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[1]~4_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \mem_rdata[23]~input_o\ : std_logic;
SIGNAL \datapath|mdr|data[23]~feeder_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[3]~3_combout\ : std_logic;
SIGNAL \mem_rdata[22]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[2]~5_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~9_combout\ : std_logic;
SIGNAL \mem_rdata[14]~input_o\ : std_logic;
SIGNAL \control|aluop[2]~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[2]~6_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~4_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector16~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~1_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[17]~21_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~2_combout\ : std_logic;
SIGNAL \mem_rdata[31]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[17]~21_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~7_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[21]~25_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[21]~25_combout\ : std_logic;
SIGNAL \mem_rdata[27]~input_o\ : std_logic;
SIGNAL \datapath|mdr|data[27]~feeder_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[27]~31_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[27]~31_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[31]~8_combout\ : std_logic;
SIGNAL \mem_rdata[30]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[30]~34_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[30]~34_combout\ : std_logic;
SIGNAL \datapath|regfile|data~510_q\ : std_logic;
SIGNAL \datapath|regfile|data~478_q\ : std_logic;
SIGNAL \datapath|regfile|data~318feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~318_q\ : std_logic;
SIGNAL \datapath|regfile|data~382_q\ : std_logic;
SIGNAL \datapath|regfile|data~350_q\ : std_logic;
SIGNAL \datapath|regfile|data~286feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~286_q\ : std_logic;
SIGNAL \datapath|regfile|data~1059_combout\ : std_logic;
SIGNAL \datapath|regfile|data~446feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~446_q\ : std_logic;
SIGNAL \datapath|regfile|data~414_q\ : std_logic;
SIGNAL \datapath|regfile|data~1063_combout\ : std_logic;
SIGNAL \datapath|regfile|data~702_q\ : std_logic;
SIGNAL \datapath|regfile|data~766_q\ : std_logic;
SIGNAL \datapath|regfile|data~734_q\ : std_logic;
SIGNAL \datapath|regfile|data~638feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~638_q\ : std_logic;
SIGNAL \datapath|regfile|data~574feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~574_q\ : std_logic;
SIGNAL \datapath|regfile|data~606_q\ : std_logic;
SIGNAL \datapath|regfile|data~542feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~542_q\ : std_logic;
SIGNAL \datapath|regfile|data~1067_combout\ : std_logic;
SIGNAL \datapath|regfile|data~670feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~670_q\ : std_logic;
SIGNAL \datapath|regfile|data~1071_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1022feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1022_q\ : std_logic;
SIGNAL \datapath|regfile|data~958_q\ : std_logic;
SIGNAL \datapath|regfile|data~990_q\ : std_logic;
SIGNAL \datapath|regfile|data~830_q\ : std_logic;
SIGNAL \datapath|regfile|data~894_q\ : std_logic;
SIGNAL \datapath|regfile|data~862_q\ : std_logic;
SIGNAL \datapath|regfile|data~798_q\ : std_logic;
SIGNAL \datapath|regfile|data~1075_combout\ : std_logic;
SIGNAL \datapath|regfile|data~926_q\ : std_logic;
SIGNAL \datapath|regfile|data~1079_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1083_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~27_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~52_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~6_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~10_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[18]~22_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[18]~22_combout\ : std_logic;
SIGNAL \mem_rdata[28]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[28]~32_combout\ : std_logic;
SIGNAL \datapath|regfile|data~188feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~188_q\ : std_logic;
SIGNAL \datapath|regfile|data~252feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~252_q\ : std_logic;
SIGNAL \datapath|regfile|data~220_q\ : std_logic;
SIGNAL \datapath|alu|Selector3~0_combout\ : std_logic;
SIGNAL \mem_rdata[29]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[29]~33_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[29]~33_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~20_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~51_combout\ : std_logic;
SIGNAL \datapath|alu|Selector2~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~5_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1053_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~2_cout\ : std_logic;
SIGNAL \datapath|alu|Add1~6\ : std_logic;
SIGNAL \datapath|alu|Add1~9_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~8_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~9_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~10_combout\ : std_logic;
SIGNAL \datapath|alu|Selector30~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~2\ : std_logic;
SIGNAL \datapath|alu|Add0~5_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector28~0_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[20]~24_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[20]~24_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[22]~26_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[24]~28_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[24]~28_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~45_combout\ : std_logic;
SIGNAL \mem_rdata[26]~input_o\ : std_logic;
SIGNAL \datapath|alumux1|f[26]~30_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[26]~30_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~48_combout\ : std_logic;
SIGNAL \datapath|alu|Selector5~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~28_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~41_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~6\ : std_logic;
SIGNAL \datapath|alu|Add0~9_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[3]~7_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[19]~23_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[19]~23_combout\ : std_logic;
SIGNAL \datapath|alu|Selector12~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~34_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \datapath|alu|Selector8~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[23]~34_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[23]~27_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[23]~27_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~44_combout\ : std_logic;
SIGNAL \datapath|alu|Selector8~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[16]~20_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[15]~19_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[15]~20_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~53_combout\ : std_logic;
SIGNAL \datapath|alu|Selector16~2_combout\ : std_logic;
SIGNAL \datapath|regfile|data~751_q\ : std_logic;
SIGNAL \datapath|regfile|data~719_q\ : std_logic;
SIGNAL \datapath|regfile|data~623feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~623_q\ : std_logic;
SIGNAL \datapath|regfile|data~559_q\ : std_logic;
SIGNAL \datapath|regfile|data~591feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~591_q\ : std_logic;
SIGNAL \datapath|regfile|data~527_q\ : std_logic;
SIGNAL \datapath|regfile|data~1577_combout\ : std_logic;
SIGNAL \datapath|regfile|data~687feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~687_q\ : std_logic;
SIGNAL \datapath|regfile|data~655feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~655_q\ : std_logic;
SIGNAL \datapath|regfile|data~1581_combout\ : std_logic;
SIGNAL \datapath|regfile|data~495feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~495_q\ : std_logic;
SIGNAL \datapath|regfile|data~463_q\ : std_logic;
SIGNAL \datapath|regfile|data~431feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~431_q\ : std_logic;
SIGNAL \datapath|regfile|data~367feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~367_q\ : std_logic;
SIGNAL \datapath|regfile|data~335_q\ : std_logic;
SIGNAL \datapath|regfile|data~303feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~303_q\ : std_logic;
SIGNAL \datapath|regfile|data~271_q\ : std_logic;
SIGNAL \datapath|regfile|data~1569_combout\ : std_logic;
SIGNAL \datapath|regfile|data~399_q\ : std_logic;
SIGNAL \datapath|regfile|data~1573_combout\ : std_logic;
SIGNAL \datapath|regfile|data~943_q\ : std_logic;
SIGNAL \datapath|regfile|data~975_q\ : std_logic;
SIGNAL \datapath|regfile|data~1007feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1007_q\ : std_logic;
SIGNAL \datapath|regfile|data~815_q\ : std_logic;
SIGNAL \datapath|regfile|data~847feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~847_q\ : std_logic;
SIGNAL \datapath|regfile|data~879_q\ : std_logic;
SIGNAL \datapath|regfile|data~783_q\ : std_logic;
SIGNAL \datapath|regfile|data~1585_combout\ : std_logic;
SIGNAL \datapath|regfile|data~911feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~911_q\ : std_logic;
SIGNAL \datapath|regfile|data~1589_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1593DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[14]~19_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[14]~18_combout\ : std_logic;
SIGNAL \datapath|alu|Selector17~3_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~26_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~23_combout\ : std_logic;
SIGNAL \datapath|alu|Selector17~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector17~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector17~5_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \datapath|regfile|data~228feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~228_q\ : std_logic;
SIGNAL \datapath|regfile|data~196_q\ : std_logic;
SIGNAL \datapath|regfile|data~164_q\ : std_logic;
SIGNAL \datapath|regfile|data~100_q\ : std_logic;
SIGNAL \datapath|regfile|data~36_q\ : std_logic;
SIGNAL \datapath|regfile|data~68feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~68_q\ : std_logic;
SIGNAL \datapath|regfile|data~1834_combout\ : std_logic;
SIGNAL \datapath|regfile|data~132feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~132_q\ : std_logic;
SIGNAL \datapath|regfile|data~1835_combout\ : std_logic;
SIGNAL \datapath|regfile|data~484feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~484_q\ : std_logic;
SIGNAL \datapath|regfile|data~452_q\ : std_logic;
SIGNAL \datapath|regfile|data~420_q\ : std_logic;
SIGNAL \datapath|regfile|data~356_q\ : std_logic;
SIGNAL \datapath|regfile|data~324_q\ : std_logic;
SIGNAL \datapath|regfile|data~292feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~292_q\ : std_logic;
SIGNAL \datapath|regfile|data~260_q\ : std_logic;
SIGNAL \datapath|regfile|data~1839_combout\ : std_logic;
SIGNAL \datapath|regfile|data~388feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~388_q\ : std_logic;
SIGNAL \datapath|regfile|data~1843_combout\ : std_logic;
SIGNAL \datapath|regfile|data~996_q\ : std_logic;
SIGNAL \datapath|regfile|data~932_q\ : std_logic;
SIGNAL \datapath|regfile|data~964_q\ : std_logic;
SIGNAL \datapath|regfile|data~868_q\ : std_logic;
SIGNAL \datapath|regfile|data~804feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~804_q\ : std_logic;
SIGNAL \datapath|regfile|data~836_q\ : std_logic;
SIGNAL \datapath|regfile|data~772_q\ : std_logic;
SIGNAL \datapath|regfile|data~1855_combout\ : std_logic;
SIGNAL \datapath|regfile|data~900_q\ : std_logic;
SIGNAL \datapath|regfile|data~1859_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1863_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~10\ : std_logic;
SIGNAL \datapath|alu|Add1~14\ : std_logic;
SIGNAL \datapath|alu|Add1~18\ : std_logic;
SIGNAL \datapath|alu|Add1~21_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector27~1_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~10\ : std_logic;
SIGNAL \datapath|alu|Add0~14\ : std_logic;
SIGNAL \datapath|alu|Add0~17_sumout\ : std_logic;
SIGNAL \datapath|alumux1|f[4]~9_combout\ : std_logic;
SIGNAL \datapath|alu|Selector27~0_combout\ : std_logic;
SIGNAL \datapath|regfile|data~938_q\ : std_logic;
SIGNAL \datapath|regfile|data~970_q\ : std_logic;
SIGNAL \datapath|regfile|data~1002_q\ : std_logic;
SIGNAL \datapath|regfile|data~810_q\ : std_logic;
SIGNAL \datapath|regfile|data~842_q\ : std_logic;
SIGNAL \datapath|regfile|data~874feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~874_q\ : std_logic;
SIGNAL \datapath|regfile|data~778feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~778_q\ : std_logic;
SIGNAL \datapath|regfile|data~1675_combout\ : std_logic;
SIGNAL \datapath|regfile|data~906_q\ : std_logic;
SIGNAL \datapath|regfile|data~1679_combout\ : std_logic;
SIGNAL \datapath|regfile|data~682feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~682_q\ : std_logic;
SIGNAL \datapath|regfile|data~714_q\ : std_logic;
SIGNAL \datapath|regfile|data~746_q\ : std_logic;
SIGNAL \datapath|regfile|data~618_q\ : std_logic;
SIGNAL \datapath|regfile|data~586_q\ : std_logic;
SIGNAL \datapath|regfile|data~554_q\ : std_logic;
SIGNAL \datapath|regfile|data~522feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~522_q\ : std_logic;
SIGNAL \datapath|regfile|data~1667_combout\ : std_logic;
SIGNAL \datapath|regfile|data~650feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~650_q\ : std_logic;
SIGNAL \datapath|regfile|data~1671_combout\ : std_logic;
SIGNAL \datapath|regfile|data~490_q\ : std_logic;
SIGNAL \datapath|regfile|data~426feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~426_q\ : std_logic;
SIGNAL \datapath|regfile|data~458_q\ : std_logic;
SIGNAL \datapath|regfile|data~362feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~362_q\ : std_logic;
SIGNAL \datapath|regfile|data~298feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~298_q\ : std_logic;
SIGNAL \datapath|regfile|data~330_q\ : std_logic;
SIGNAL \datapath|regfile|data~266feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~266_q\ : std_logic;
SIGNAL \datapath|regfile|data~1659_combout\ : std_logic;
SIGNAL \datapath|regfile|data~394feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~394_q\ : std_logic;
SIGNAL \datapath|regfile|data~1663_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1683DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|data~233feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~233_q\ : std_logic;
SIGNAL \datapath|regfile|data~169_q\ : std_logic;
SIGNAL \datapath|regfile|data~201_q\ : std_logic;
SIGNAL \datapath|regfile|data~73_q\ : std_logic;
SIGNAL \datapath|regfile|data~105_q\ : std_logic;
SIGNAL \datapath|regfile|data~41feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~41_q\ : std_logic;
SIGNAL \datapath|regfile|data~1744_combout\ : std_logic;
SIGNAL \datapath|regfile|data~137feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~137_q\ : std_logic;
SIGNAL \datapath|regfile|data~1745_combout\ : std_logic;
SIGNAL \datapath|regfile|data~489feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~489_q\ : std_logic;
SIGNAL \datapath|regfile|data~457_q\ : std_logic;
SIGNAL \datapath|regfile|data~425feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~425_q\ : std_logic;
SIGNAL \datapath|regfile|data~297feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~297_q\ : std_logic;
SIGNAL \datapath|regfile|data~361feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~361_q\ : std_logic;
SIGNAL \datapath|regfile|data~329feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~329_q\ : std_logic;
SIGNAL \datapath|regfile|data~265_q\ : std_logic;
SIGNAL \datapath|regfile|data~1749_combout\ : std_logic;
SIGNAL \datapath|regfile|data~393feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~393_q\ : std_logic;
SIGNAL \datapath|regfile|data~1753_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1001feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1001_q\ : std_logic;
SIGNAL \datapath|regfile|data~937feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~937_q\ : std_logic;
SIGNAL \datapath|regfile|data~969_q\ : std_logic;
SIGNAL \datapath|regfile|data~873_q\ : std_logic;
SIGNAL \datapath|regfile|data~841_q\ : std_logic;
SIGNAL \datapath|regfile|data~809_q\ : std_logic;
SIGNAL \datapath|regfile|data~777_q\ : std_logic;
SIGNAL \datapath|regfile|data~1765_combout\ : std_logic;
SIGNAL \datapath|regfile|data~905_q\ : std_logic;
SIGNAL \datapath|regfile|data~1769_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1773DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[8]~12_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[8]~13_combout\ : std_logic;
SIGNAL \datapath|alu|Selector23~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[7]~11_combout\ : std_logic;
SIGNAL \datapath|regfile|data~231feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~231_q\ : std_logic;
SIGNAL \datapath|regfile|data~199_q\ : std_logic;
SIGNAL \datapath|regfile|data~167_q\ : std_logic;
SIGNAL \datapath|regfile|data~39_q\ : std_logic;
SIGNAL \datapath|regfile|data~103_q\ : std_logic;
SIGNAL \datapath|regfile|data~71feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~71_q\ : std_logic;
SIGNAL \datapath|regfile|data~1804_combout\ : std_logic;
SIGNAL \datapath|regfile|data~135feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~135_q\ : std_logic;
SIGNAL \datapath|regfile|data~1805_combout\ : std_logic;
SIGNAL \datapath|regfile|data~743feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~743_q\ : std_logic;
SIGNAL \datapath|regfile|data~711feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~711_q\ : std_logic;
SIGNAL \datapath|regfile|data~679feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~679_q\ : std_logic;
SIGNAL \datapath|regfile|data~551feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~551_q\ : std_logic;
SIGNAL \datapath|regfile|data~583feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~583_q\ : std_logic;
SIGNAL \datapath|regfile|data~615feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~615_q\ : std_logic;
SIGNAL \datapath|regfile|data~519_q\ : std_logic;
SIGNAL \datapath|regfile|data~1817_combout\ : std_logic;
SIGNAL \datapath|regfile|data~647feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~647_q\ : std_logic;
SIGNAL \datapath|regfile|data~1821_combout\ : std_logic;
SIGNAL \datapath|regfile|data~487feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~487_q\ : std_logic;
SIGNAL \datapath|regfile|data~455_q\ : std_logic;
SIGNAL \datapath|regfile|data~423_q\ : std_logic;
SIGNAL \datapath|regfile|data~359feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~359_q\ : std_logic;
SIGNAL \datapath|regfile|data~327_q\ : std_logic;
SIGNAL \datapath|regfile|data~295_q\ : std_logic;
SIGNAL \datapath|regfile|data~263feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~263_q\ : std_logic;
SIGNAL \datapath|regfile|data~1809_combout\ : std_logic;
SIGNAL \datapath|regfile|data~391_q\ : std_logic;
SIGNAL \datapath|regfile|data~1813_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1833DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[7]~12_combout\ : std_logic;
SIGNAL \datapath|alu|Selector24~0_combout\ : std_logic;
SIGNAL \datapath|pc|data[6]~0_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[5]~3_combout\ : std_logic;
SIGNAL \mem_rdata[25]~input_o\ : std_logic;
SIGNAL \datapath|alu|Add0~18\ : std_logic;
SIGNAL \datapath|alu|Add0~21_sumout\ : std_logic;
SIGNAL \datapath|alumux1|f[6]~4_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~15_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[6]~10_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[6]~11_combout\ : std_logic;
SIGNAL \datapath|alu|Selector25~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~22\ : std_logic;
SIGNAL \datapath|alu|Add0~25_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~22\ : std_logic;
SIGNAL \datapath|alu|Add1~26\ : std_logic;
SIGNAL \datapath|alu|Add1~29_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \datapath|alu|Selector25~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~7_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~56_combout\ : std_logic;
SIGNAL \datapath|alu|Selector25~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector25~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[6]~26_combout\ : std_logic;
SIGNAL \datapath|regfile|data~742_q\ : std_logic;
SIGNAL \datapath|regfile|data~710_q\ : std_logic;
SIGNAL \datapath|regfile|data~678_q\ : std_logic;
SIGNAL \datapath|regfile|data~550_q\ : std_logic;
SIGNAL \datapath|regfile|data~614feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~614_q\ : std_logic;
SIGNAL \datapath|regfile|data~582_q\ : std_logic;
SIGNAL \datapath|regfile|data~518_q\ : std_logic;
SIGNAL \datapath|regfile|data~1787_combout\ : std_logic;
SIGNAL \datapath|regfile|data~646feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~646_q\ : std_logic;
SIGNAL \datapath|regfile|data~1791_combout\ : std_logic;
SIGNAL \datapath|regfile|data~230feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~230_q\ : std_logic;
SIGNAL \datapath|regfile|data~166_q\ : std_logic;
SIGNAL \datapath|regfile|data~198_q\ : std_logic;
SIGNAL \datapath|regfile|data~102_q\ : std_logic;
SIGNAL \datapath|regfile|data~70_q\ : std_logic;
SIGNAL \datapath|regfile|data~38_q\ : std_logic;
SIGNAL \datapath|regfile|data~1774_combout\ : std_logic;
SIGNAL \datapath|regfile|data~134_q\ : std_logic;
SIGNAL \datapath|regfile|data~1775_combout\ : std_logic;
SIGNAL \datapath|regfile|data~422_q\ : std_logic;
SIGNAL \datapath|regfile|data~454_q\ : std_logic;
SIGNAL \datapath|regfile|data~486_q\ : std_logic;
SIGNAL \datapath|regfile|data~358feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~358_q\ : std_logic;
SIGNAL \datapath|regfile|data~294feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~294_q\ : std_logic;
SIGNAL \datapath|regfile|data~326feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~326_q\ : std_logic;
SIGNAL \datapath|regfile|data~262feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~262_q\ : std_logic;
SIGNAL \datapath|regfile|data~1779_combout\ : std_logic;
SIGNAL \datapath|regfile|data~390feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~390_q\ : std_logic;
SIGNAL \datapath|regfile|data~1783_combout\ : std_logic;
SIGNAL \datapath|regfile|data~998_q\ : std_logic;
SIGNAL \datapath|regfile|data~966_q\ : std_logic;
SIGNAL \datapath|regfile|data~934_q\ : std_logic;
SIGNAL \datapath|regfile|data~806feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~806_q\ : std_logic;
SIGNAL \datapath|regfile|data~838feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~838_q\ : std_logic;
SIGNAL \datapath|regfile|data~870feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~870_q\ : std_logic;
SIGNAL \datapath|regfile|data~774feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~774_q\ : std_logic;
SIGNAL \datapath|regfile|data~1795_combout\ : std_logic;
SIGNAL \datapath|regfile|data~902_q\ : std_logic;
SIGNAL \datapath|regfile|data~1799_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1803_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[6]~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~14_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~16_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~10_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~11_combout\ : std_logic;
SIGNAL \datapath|alu|Selector26~3_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~25_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector26~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[5]~9_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[5]~10_combout\ : std_logic;
SIGNAL \datapath|alu|Selector26~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector26~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[5]~29_combout\ : std_logic;
SIGNAL \datapath|regfile|data~741feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~741_q\ : std_logic;
SIGNAL \datapath|regfile|data~709_q\ : std_logic;
SIGNAL \datapath|regfile|data~677_q\ : std_logic;
SIGNAL \datapath|regfile|data~581_q\ : std_logic;
SIGNAL \datapath|regfile|data~549_q\ : std_logic;
SIGNAL \datapath|regfile|data~613_q\ : std_logic;
SIGNAL \datapath|regfile|data~517feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~517_q\ : std_logic;
SIGNAL \datapath|regfile|data~1877_combout\ : std_logic;
SIGNAL \datapath|regfile|data~645_q\ : std_logic;
SIGNAL \datapath|regfile|data~1881_combout\ : std_logic;
SIGNAL \datapath|regfile|data~933feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~933_q\ : std_logic;
SIGNAL \datapath|regfile|data~965_q\ : std_logic;
SIGNAL \datapath|regfile|data~997feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~997_q\ : std_logic;
SIGNAL \datapath|regfile|data~805feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~805_q\ : std_logic;
SIGNAL \datapath|regfile|data~837_q\ : std_logic;
SIGNAL \datapath|regfile|data~869_q\ : std_logic;
SIGNAL \datapath|regfile|data~773_q\ : std_logic;
SIGNAL \datapath|regfile|data~1885_combout\ : std_logic;
SIGNAL \datapath|regfile|data~901_q\ : std_logic;
SIGNAL \datapath|regfile|data~1889_combout\ : std_logic;
SIGNAL \datapath|regfile|data~165feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~165_q\ : std_logic;
SIGNAL \datapath|regfile|data~229feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~229_q\ : std_logic;
SIGNAL \datapath|regfile|data~197_q\ : std_logic;
SIGNAL \datapath|regfile|data~101_q\ : std_logic;
SIGNAL \datapath|regfile|data~37_q\ : std_logic;
SIGNAL \datapath|regfile|data~69_q\ : std_logic;
SIGNAL \datapath|regfile|data~1864_combout\ : std_logic;
SIGNAL \datapath|regfile|data~133_q\ : std_logic;
SIGNAL \datapath|regfile|data~1865_combout\ : std_logic;
SIGNAL \datapath|regfile|data~485_q\ : std_logic;
SIGNAL \datapath|regfile|data~453_q\ : std_logic;
SIGNAL \datapath|regfile|data~421feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~421_q\ : std_logic;
SIGNAL \datapath|regfile|data~293feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~293_q\ : std_logic;
SIGNAL \datapath|regfile|data~325_q\ : std_logic;
SIGNAL \datapath|regfile|data~357feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~357_q\ : std_logic;
SIGNAL \datapath|regfile|data~261_q\ : std_logic;
SIGNAL \datapath|regfile|data~1869_combout\ : std_logic;
SIGNAL \datapath|regfile|data~389feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~389_q\ : std_logic;
SIGNAL \datapath|regfile|data~1873_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1893_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~30\ : std_logic;
SIGNAL \datapath|alu|Add1~33_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector24~1_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~26\ : std_logic;
SIGNAL \datapath|alu|Add0~29_sumout\ : std_logic;
SIGNAL \datapath|alumux2|f[11]~15_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[11]~16_combout\ : std_logic;
SIGNAL \datapath|alu|Selector20~1_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~38\ : std_logic;
SIGNAL \datapath|alu|Add0~42\ : std_logic;
SIGNAL \datapath|alu|Add0~45_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector20~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~31_combout\ : std_logic;
SIGNAL \datapath|alu|Selector20~5_combout\ : std_logic;
SIGNAL \datapath|regfile|data~168_q\ : std_logic;
SIGNAL \datapath|regfile|data~200_q\ : std_logic;
SIGNAL \datapath|regfile|data~104_q\ : std_logic;
SIGNAL \datapath|regfile|data~40_q\ : std_logic;
SIGNAL \datapath|regfile|data~72feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~72_q\ : std_logic;
SIGNAL \datapath|regfile|data~1714_combout\ : std_logic;
SIGNAL \datapath|regfile|data~232feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~232_q\ : std_logic;
SIGNAL \datapath|regfile|data~136_q\ : std_logic;
SIGNAL \datapath|regfile|data~1715_combout\ : std_logic;
SIGNAL \datapath|regfile|data~936feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~936_q\ : std_logic;
SIGNAL \datapath|regfile|data~1000feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1000_q\ : std_logic;
SIGNAL \datapath|regfile|data~968_q\ : std_logic;
SIGNAL \datapath|regfile|data~808feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~808_q\ : std_logic;
SIGNAL \datapath|regfile|data~840feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~840_q\ : std_logic;
SIGNAL \datapath|regfile|data~872feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~872_q\ : std_logic;
SIGNAL \datapath|regfile|data~776feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~776_q\ : std_logic;
SIGNAL \datapath|regfile|data~1735_combout\ : std_logic;
SIGNAL \datapath|regfile|data~904_q\ : std_logic;
SIGNAL \datapath|regfile|data~1739_combout\ : std_logic;
SIGNAL \datapath|regfile|data~424_q\ : std_logic;
SIGNAL \datapath|regfile|data~488feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~488_q\ : std_logic;
SIGNAL \datapath|regfile|data~456_q\ : std_logic;
SIGNAL \datapath|regfile|data~360feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~360_q\ : std_logic;
SIGNAL \datapath|regfile|data~296feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~296_q\ : std_logic;
SIGNAL \datapath|regfile|data~328feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~328_q\ : std_logic;
SIGNAL \datapath|regfile|data~264feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~264_q\ : std_logic;
SIGNAL \datapath|regfile|data~1719_combout\ : std_logic;
SIGNAL \datapath|regfile|data~392_q\ : std_logic;
SIGNAL \datapath|regfile|data~1723_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1743DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~34\ : std_logic;
SIGNAL \datapath|alu|Add1~38\ : std_logic;
SIGNAL \datapath|alu|Add1~42\ : std_logic;
SIGNAL \datapath|alu|Add1~46\ : std_logic;
SIGNAL \datapath|alu|Add1~49_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \datapath|alu|Selector20~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector20~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[11]~23_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1003feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1003_q\ : std_logic;
SIGNAL \datapath|regfile|data~939feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~939_q\ : std_logic;
SIGNAL \datapath|regfile|data~971_q\ : std_logic;
SIGNAL \datapath|regfile|data~811feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~811_q\ : std_logic;
SIGNAL \datapath|regfile|data~843_q\ : std_logic;
SIGNAL \datapath|regfile|data~875feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~875_q\ : std_logic;
SIGNAL \datapath|regfile|data~779feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~779_q\ : std_logic;
SIGNAL \datapath|regfile|data~1705_combout\ : std_logic;
SIGNAL \datapath|regfile|data~907_q\ : std_logic;
SIGNAL \datapath|regfile|data~1709_combout\ : std_logic;
SIGNAL \datapath|regfile|data~235_q\ : std_logic;
SIGNAL \datapath|regfile|data~171_q\ : std_logic;
SIGNAL \datapath|regfile|data~203_q\ : std_logic;
SIGNAL \datapath|regfile|data~107_q\ : std_logic;
SIGNAL \datapath|regfile|data~43feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~43_q\ : std_logic;
SIGNAL \datapath|regfile|data~75feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~75_q\ : std_logic;
SIGNAL \datapath|regfile|data~1684_combout\ : std_logic;
SIGNAL \datapath|regfile|data~139_q\ : std_logic;
SIGNAL \datapath|regfile|data~1685_combout\ : std_logic;
SIGNAL \datapath|regfile|data~427feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~427_q\ : std_logic;
SIGNAL \datapath|regfile|data~459_q\ : std_logic;
SIGNAL \datapath|regfile|data~491_q\ : std_logic;
SIGNAL \datapath|regfile|data~299feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~299_q\ : std_logic;
SIGNAL \datapath|regfile|data~363feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~363_q\ : std_logic;
SIGNAL \datapath|regfile|data~331feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~331_q\ : std_logic;
SIGNAL \datapath|regfile|data~267_q\ : std_logic;
SIGNAL \datapath|regfile|data~1689_combout\ : std_logic;
SIGNAL \datapath|regfile|data~395_q\ : std_logic;
SIGNAL \datapath|regfile|data~1693_combout\ : std_logic;
SIGNAL \datapath|regfile|data~683feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~683_q\ : std_logic;
SIGNAL \datapath|regfile|data~715feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~715_q\ : std_logic;
SIGNAL \datapath|regfile|data~747feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~747_q\ : std_logic;
SIGNAL \datapath|regfile|data~619_q\ : std_logic;
SIGNAL \datapath|regfile|data~587_q\ : std_logic;
SIGNAL \datapath|regfile|data~555_q\ : std_logic;
SIGNAL \datapath|regfile|data~523_q\ : std_logic;
SIGNAL \datapath|regfile|data~1697_combout\ : std_logic;
SIGNAL \datapath|regfile|data~651_q\ : std_logic;
SIGNAL \datapath|regfile|data~1701_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1713_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[12]~17_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[12]~16_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~50_combout\ : std_logic;
SIGNAL \datapath|alu|Selector19~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector19~5_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~44DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~50\ : std_logic;
SIGNAL \datapath|alu|Add1~53_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector19~6_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~5_combout\ : std_logic;
SIGNAL \datapath|alu|Selector19~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector19~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~46\ : std_logic;
SIGNAL \datapath|alu|Add0~49_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector19~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector19~7_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[12]~20_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1004_q\ : std_logic;
SIGNAL \datapath|regfile|data~972_q\ : std_logic;
SIGNAL \datapath|regfile|data~940_q\ : std_logic;
SIGNAL \datapath|regfile|data~876_q\ : std_logic;
SIGNAL \datapath|regfile|data~812feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~812_q\ : std_logic;
SIGNAL \datapath|regfile|data~844feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~844_q\ : std_logic;
SIGNAL \datapath|regfile|data~780_q\ : std_logic;
SIGNAL \datapath|regfile|data~1615_combout\ : std_logic;
SIGNAL \datapath|regfile|data~908_q\ : std_logic;
SIGNAL \datapath|regfile|data~1619_combout\ : std_logic;
SIGNAL \datapath|regfile|data~428feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~428_q\ : std_logic;
SIGNAL \datapath|regfile|data~460_q\ : std_logic;
SIGNAL \datapath|regfile|data~492_q\ : std_logic;
SIGNAL \datapath|regfile|data~300_q\ : std_logic;
SIGNAL \datapath|regfile|data~364_q\ : std_logic;
SIGNAL \datapath|regfile|data~332_q\ : std_logic;
SIGNAL \datapath|regfile|data~268_q\ : std_logic;
SIGNAL \datapath|regfile|data~1599_combout\ : std_logic;
SIGNAL \datapath|regfile|data~396_q\ : std_logic;
SIGNAL \datapath|regfile|data~1603_combout\ : std_logic;
SIGNAL \datapath|regfile|data~236_q\ : std_logic;
SIGNAL \datapath|regfile|data~172_q\ : std_logic;
SIGNAL \datapath|regfile|data~204_q\ : std_logic;
SIGNAL \datapath|regfile|data~108_q\ : std_logic;
SIGNAL \datapath|regfile|data~76_q\ : std_logic;
SIGNAL \datapath|regfile|data~44_q\ : std_logic;
SIGNAL \datapath|regfile|data~1594_combout\ : std_logic;
SIGNAL \datapath|regfile|data~140_q\ : std_logic;
SIGNAL \datapath|regfile|data~1595_combout\ : std_logic;
SIGNAL \datapath|regfile|data~748feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~748_q\ : std_logic;
SIGNAL \datapath|regfile|data~716_q\ : std_logic;
SIGNAL \datapath|regfile|data~556feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~556_q\ : std_logic;
SIGNAL \datapath|regfile|data~620_q\ : std_logic;
SIGNAL \datapath|regfile|data~588_q\ : std_logic;
SIGNAL \datapath|regfile|data~524_q\ : std_logic;
SIGNAL \datapath|regfile|data~1607_combout\ : std_logic;
SIGNAL \datapath|regfile|data~684feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~684_q\ : std_logic;
SIGNAL \datapath|regfile|data~652feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~652_q\ : std_logic;
SIGNAL \datapath|regfile|data~1611_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1623_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~12_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~32_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~33_combout\ : std_logic;
SIGNAL \datapath|alu|Selector24~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector24~2DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[7]~27_combout\ : std_logic;
SIGNAL \datapath|regfile|data~999feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~999_q\ : std_logic;
SIGNAL \datapath|regfile|data~967_q\ : std_logic;
SIGNAL \datapath|regfile|data~935feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~935_q\ : std_logic;
SIGNAL \datapath|regfile|data~807_q\ : std_logic;
SIGNAL \datapath|regfile|data~871_q\ : std_logic;
SIGNAL \datapath|regfile|data~839_q\ : std_logic;
SIGNAL \datapath|regfile|data~775_q\ : std_logic;
SIGNAL \datapath|regfile|data~1825_combout\ : std_logic;
SIGNAL \datapath|regfile|data~903feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~903_q\ : std_logic;
SIGNAL \datapath|regfile|data~1829_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1833_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~30\ : std_logic;
SIGNAL \datapath|alu|Add0~33_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector23~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~37_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector23~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector23~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector23~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[8]~24_combout\ : std_logic;
SIGNAL \datapath|regfile|data~680feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~680_q\ : std_logic;
SIGNAL \datapath|regfile|data~712_q\ : std_logic;
SIGNAL \datapath|regfile|data~744_q\ : std_logic;
SIGNAL \datapath|regfile|data~616_q\ : std_logic;
SIGNAL \datapath|regfile|data~584_q\ : std_logic;
SIGNAL \datapath|regfile|data~552_q\ : std_logic;
SIGNAL \datapath|regfile|data~520_q\ : std_logic;
SIGNAL \datapath|regfile|data~1727_combout\ : std_logic;
SIGNAL \datapath|regfile|data~648feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~648_q\ : std_logic;
SIGNAL \datapath|regfile|data~1731_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1743_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~34\ : std_logic;
SIGNAL \datapath|alu|Add0~37_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector22~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[9]~14_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[9]~13_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~21_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~47_combout\ : std_logic;
SIGNAL \datapath|alu|Selector22~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector22~5_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~41_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \datapath|alu|Selector22~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector22~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[9]~25_combout\ : std_logic;
SIGNAL \datapath|regfile|data~745_q\ : std_logic;
SIGNAL \datapath|regfile|data~713feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~713_q\ : std_logic;
SIGNAL \datapath|regfile|data~681feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~681_q\ : std_logic;
SIGNAL \datapath|regfile|data~617feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~617_q\ : std_logic;
SIGNAL \datapath|regfile|data~553_q\ : std_logic;
SIGNAL \datapath|regfile|data~585_q\ : std_logic;
SIGNAL \datapath|regfile|data~521_q\ : std_logic;
SIGNAL \datapath|regfile|data~1757_combout\ : std_logic;
SIGNAL \datapath|regfile|data~649feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~649_q\ : std_logic;
SIGNAL \datapath|regfile|data~1761_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1773_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~6_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~8_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~39_combout\ : std_logic;
SIGNAL \datapath|alu|Selector27~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector27~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[4]~28_combout\ : std_logic;
SIGNAL \datapath|regfile|data~740_q\ : std_logic;
SIGNAL \datapath|regfile|data~708_q\ : std_logic;
SIGNAL \datapath|regfile|data~676feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~676_q\ : std_logic;
SIGNAL \datapath|regfile|data~548_q\ : std_logic;
SIGNAL \datapath|regfile|data~580_q\ : std_logic;
SIGNAL \datapath|regfile|data~612_q\ : std_logic;
SIGNAL \datapath|regfile|data~516_q\ : std_logic;
SIGNAL \datapath|regfile|data~1847_combout\ : std_logic;
SIGNAL \datapath|regfile|data~644_q\ : std_logic;
SIGNAL \datapath|regfile|data~1851_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1863DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[13]~17_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~54\ : std_logic;
SIGNAL \datapath|alu|Add1~58\ : std_logic;
SIGNAL \datapath|alu|Add1~61_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector17~6_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~50\ : std_logic;
SIGNAL \datapath|alu|Add0~54\ : std_logic;
SIGNAL \datapath|alu|Add0~57_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector17~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector17~7_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[14]~18_combout\ : std_logic;
SIGNAL \datapath|regfile|data~686feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~686_q\ : std_logic;
SIGNAL \datapath|regfile|data~750feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~750_q\ : std_logic;
SIGNAL \datapath|regfile|data~718_q\ : std_logic;
SIGNAL \datapath|regfile|data~558feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~558_q\ : std_logic;
SIGNAL \datapath|regfile|data~622_q\ : std_logic;
SIGNAL \datapath|regfile|data~590_q\ : std_logic;
SIGNAL \datapath|regfile|data~526feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~526_q\ : std_logic;
SIGNAL \datapath|regfile|data~1547_combout\ : std_logic;
SIGNAL \datapath|regfile|data~654feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~654_q\ : std_logic;
SIGNAL \datapath|regfile|data~1551_combout\ : std_logic;
SIGNAL \datapath|regfile|data~174feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~174_q\ : std_logic;
SIGNAL \datapath|regfile|data~238feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~238_q\ : std_logic;
SIGNAL \datapath|regfile|data~206_q\ : std_logic;
SIGNAL \datapath|regfile|data~78_q\ : std_logic;
SIGNAL \datapath|regfile|data~110_q\ : std_logic;
SIGNAL \datapath|regfile|data~46feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~46_q\ : std_logic;
SIGNAL \datapath|regfile|data~1534_combout\ : std_logic;
SIGNAL \datapath|regfile|data~142feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~142_q\ : std_logic;
SIGNAL \datapath|regfile|data~1535_combout\ : std_logic;
SIGNAL \datapath|regfile|data~942feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~942_q\ : std_logic;
SIGNAL \datapath|regfile|data~1006feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1006_q\ : std_logic;
SIGNAL \datapath|regfile|data~974_q\ : std_logic;
SIGNAL \datapath|regfile|data~814_q\ : std_logic;
SIGNAL \datapath|regfile|data~878feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~878_q\ : std_logic;
SIGNAL \datapath|regfile|data~846_q\ : std_logic;
SIGNAL \datapath|regfile|data~782_q\ : std_logic;
SIGNAL \datapath|regfile|data~1555_combout\ : std_logic;
SIGNAL \datapath|regfile|data~910_q\ : std_logic;
SIGNAL \datapath|regfile|data~1559_combout\ : std_logic;
SIGNAL \datapath|regfile|data~494_q\ : std_logic;
SIGNAL \datapath|regfile|data~462_q\ : std_logic;
SIGNAL \datapath|regfile|data~430feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~430_q\ : std_logic;
SIGNAL \datapath|regfile|data~366feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~366_q\ : std_logic;
SIGNAL \datapath|regfile|data~334_q\ : std_logic;
SIGNAL \datapath|regfile|data~302_q\ : std_logic;
SIGNAL \datapath|regfile|data~270_q\ : std_logic;
SIGNAL \datapath|regfile|data~1539_combout\ : std_logic;
SIGNAL \datapath|regfile|data~398_q\ : std_logic;
SIGNAL \datapath|regfile|data~1543_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1563_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~58\ : std_logic;
SIGNAL \datapath|alu|Add0~61_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector16~3_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~62\ : std_logic;
SIGNAL \datapath|alu|Add1~65_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \datapath|alu|Selector16~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector16~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector16~5_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[15]~19_combout\ : std_logic;
SIGNAL \datapath|regfile|data~239_q\ : std_logic;
SIGNAL \datapath|regfile|data~175_q\ : std_logic;
SIGNAL \datapath|regfile|data~207_q\ : std_logic;
SIGNAL \datapath|regfile|data~47_q\ : std_logic;
SIGNAL \datapath|regfile|data~79_q\ : std_logic;
SIGNAL \datapath|regfile|data~111_q\ : std_logic;
SIGNAL \datapath|regfile|data~1564_combout\ : std_logic;
SIGNAL \datapath|regfile|data~143_q\ : std_logic;
SIGNAL \datapath|regfile|data~1565_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1593_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~66\ : std_logic;
SIGNAL \datapath|alu|Add1~69_sumout\ : std_logic;
SIGNAL \datapath|alu|Add0~62\ : std_logic;
SIGNAL \datapath|alu|Add0~65_sumout\ : std_logic;
SIGNAL \datapath|alu|f~0_combout\ : std_logic;
SIGNAL \datapath|alu|f~2_combout\ : std_logic;
SIGNAL \datapath|alu|f~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~54_combout\ : std_logic;
SIGNAL \datapath|alu|Selector15~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \datapath|alu|Selector15~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[16]~16_combout\ : std_logic;
SIGNAL \datapath|regfile|data~240feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~240_q\ : std_logic;
SIGNAL \datapath|regfile|data~176feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~176_q\ : std_logic;
SIGNAL \datapath|regfilemux|f[16]~16DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|data~208_q\ : std_logic;
SIGNAL \datapath|regfile|data~80_q\ : std_logic;
SIGNAL \datapath|regfile|data~48feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~48_q\ : std_logic;
SIGNAL \datapath|regfile|data~112_q\ : std_logic;
SIGNAL \datapath|regfile|data~1474_combout\ : std_logic;
SIGNAL \datapath|regfile|data~144feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~144_q\ : std_logic;
SIGNAL \datapath|regfile|data~1475_combout\ : std_logic;
SIGNAL \datapath|regfile|data~752_q\ : std_logic;
SIGNAL \datapath|regfile|data~720_q\ : std_logic;
SIGNAL \datapath|regfile|data~624_q\ : std_logic;
SIGNAL \datapath|regfile|data~560_q\ : std_logic;
SIGNAL \datapath|regfile|data~592_q\ : std_logic;
SIGNAL \datapath|regfile|data~528_q\ : std_logic;
SIGNAL \datapath|regfile|data~1487_combout\ : std_logic;
SIGNAL \datapath|regfile|data~688feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~688_q\ : std_logic;
SIGNAL \datapath|regfile|data~656_q\ : std_logic;
SIGNAL \datapath|regfile|data~1491_combout\ : std_logic;
SIGNAL \datapath|regfile|data~944feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~944_q\ : std_logic;
SIGNAL \datapath|regfile|data~1008_q\ : std_logic;
SIGNAL \datapath|regfile|data~976_q\ : std_logic;
SIGNAL \datapath|regfile|data~816feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~816_q\ : std_logic;
SIGNAL \datapath|regfile|data~880_q\ : std_logic;
SIGNAL \datapath|regfile|data~848feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~848_q\ : std_logic;
SIGNAL \datapath|regfile|data~784_q\ : std_logic;
SIGNAL \datapath|regfile|data~1495_combout\ : std_logic;
SIGNAL \datapath|regfile|data~912_q\ : std_logic;
SIGNAL \datapath|regfile|data~1499_combout\ : std_logic;
SIGNAL \datapath|regfile|data~496feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~496_q\ : std_logic;
SIGNAL \datapath|regfile|data~464_q\ : std_logic;
SIGNAL \datapath|regfile|data~432_q\ : std_logic;
SIGNAL \datapath|regfile|data~368feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~368_q\ : std_logic;
SIGNAL \datapath|regfile|data~304feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~304_q\ : std_logic;
SIGNAL \datapath|regfile|data~336feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~336_q\ : std_logic;
SIGNAL \datapath|regfile|data~272_q\ : std_logic;
SIGNAL \datapath|regfile|data~1479_combout\ : std_logic;
SIGNAL \datapath|regfile|data~400feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~400_q\ : std_logic;
SIGNAL \datapath|regfile|data~1483_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1503_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~66\ : std_logic;
SIGNAL \datapath|alu|Add0~70\ : std_logic;
SIGNAL \datapath|alu|Add0~74\ : std_logic;
SIGNAL \datapath|alu|Add0~78\ : std_logic;
SIGNAL \datapath|alu|Add0~82\ : std_logic;
SIGNAL \datapath|alu|Add0~86\ : std_logic;
SIGNAL \datapath|alu|Add0~90\ : std_logic;
SIGNAL \datapath|alu|Add0~93_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector8~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~70\ : std_logic;
SIGNAL \datapath|alu|Add1~74\ : std_logic;
SIGNAL \datapath|alu|Add1~78\ : std_logic;
SIGNAL \datapath|alu|Add1~82\ : std_logic;
SIGNAL \datapath|alu|Add1~86\ : std_logic;
SIGNAL \datapath|alu|Add1~90\ : std_logic;
SIGNAL \datapath|alu|Add1~94\ : std_logic;
SIGNAL \datapath|alu|Add1~97_sumout\ : std_logic;
SIGNAL \datapath|regfilemux|f[23]~33_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[23]~11_combout\ : std_logic;
SIGNAL \datapath|regfile|data~183_q\ : std_logic;
SIGNAL \datapath|regfile|data~215_q\ : std_logic;
SIGNAL \datapath|regfile|data~247feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~247_q\ : std_logic;
SIGNAL \datapath|regfile|data~119_q\ : std_logic;
SIGNAL \datapath|regfile|data~55_q\ : std_logic;
SIGNAL \datapath|regfile|data~87_q\ : std_logic;
SIGNAL \datapath|regfile|data~1324_combout\ : std_logic;
SIGNAL \datapath|regfile|data~151feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~151_q\ : std_logic;
SIGNAL \datapath|regfile|data~1325_combout\ : std_logic;
SIGNAL \datapath|regfile|data~503_q\ : std_logic;
SIGNAL \datapath|regfile|data~471_q\ : std_logic;
SIGNAL \datapath|regfile|data~439_q\ : std_logic;
SIGNAL \datapath|regfile|data~375feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~375_q\ : std_logic;
SIGNAL \datapath|regfile|data~311feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~311_q\ : std_logic;
SIGNAL \datapath|regfile|data~343feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~343_q\ : std_logic;
SIGNAL \datapath|regfile|data~279_q\ : std_logic;
SIGNAL \datapath|regfile|data~1329_combout\ : std_logic;
SIGNAL \datapath|regfile|data~407_q\ : std_logic;
SIGNAL \datapath|regfile|data~1333_combout\ : std_logic;
SIGNAL \datapath|regfile|data~695_q\ : std_logic;
SIGNAL \datapath|regfile|data~759feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~759_q\ : std_logic;
SIGNAL \datapath|regfile|data~727_q\ : std_logic;
SIGNAL \datapath|regfile|data~567_q\ : std_logic;
SIGNAL \datapath|regfile|data~599_q\ : std_logic;
SIGNAL \datapath|regfile|data~631feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~631_q\ : std_logic;
SIGNAL \datapath|regfile|data~535_q\ : std_logic;
SIGNAL \datapath|regfile|data~1337_combout\ : std_logic;
SIGNAL \datapath|regfile|data~663feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~663_q\ : std_logic;
SIGNAL \datapath|regfile|data~1341_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1015feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1015_q\ : std_logic;
SIGNAL \datapath|regfile|data~983_q\ : std_logic;
SIGNAL \datapath|regfile|data~951_q\ : std_logic;
SIGNAL \datapath|regfile|data~823feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~823_q\ : std_logic;
SIGNAL \datapath|regfile|data~887_q\ : std_logic;
SIGNAL \datapath|regfile|data~855feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~855_q\ : std_logic;
SIGNAL \datapath|regfile|data~791_q\ : std_logic;
SIGNAL \datapath|regfile|data~1345_combout\ : std_logic;
SIGNAL \datapath|regfile|data~919feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~919_q\ : std_logic;
SIGNAL \datapath|regfile|data~1349_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1353_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[25]~29_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[25]~29_combout\ : std_logic;
SIGNAL \datapath|alu|Selector6~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~98\ : std_logic;
SIGNAL \datapath|alu|Add1~102\ : std_logic;
SIGNAL \datapath|alu|Add1~105_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~94\ : std_logic;
SIGNAL \datapath|alu|Add0~98\ : std_logic;
SIGNAL \datapath|alu|Add0~101_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector6~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector6~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[25]~9_combout\ : std_logic;
SIGNAL \datapath|regfile|data~185_q\ : std_logic;
SIGNAL \datapath|regfile|data~249_q\ : std_logic;
SIGNAL \datapath|regfile|data~217_q\ : std_logic;
SIGNAL \datapath|regfile|data~121_q\ : std_logic;
SIGNAL \datapath|regfile|data~57_q\ : std_logic;
SIGNAL \datapath|regfile|data~89_q\ : std_logic;
SIGNAL \datapath|regfile|data~1264_combout\ : std_logic;
SIGNAL \datapath|regfile|data~153_q\ : std_logic;
SIGNAL \datapath|regfile|data~1265_combout\ : std_logic;
SIGNAL \datapath|regfile|data~761_q\ : std_logic;
SIGNAL \datapath|regfile|data~729_q\ : std_logic;
SIGNAL \datapath|regfile|data~697_q\ : std_logic;
SIGNAL \datapath|regfile|data~569feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~569_q\ : std_logic;
SIGNAL \datapath|regfile|data~601_q\ : std_logic;
SIGNAL \datapath|regfile|data~633feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~633_q\ : std_logic;
SIGNAL \datapath|regfile|data~537feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~537_q\ : std_logic;
SIGNAL \datapath|regfile|data~1277_combout\ : std_logic;
SIGNAL \datapath|regfile|data~665_q\ : std_logic;
SIGNAL \datapath|regfile|data~1281_combout\ : std_logic;
SIGNAL \datapath|regfile|data~953_q\ : std_logic;
SIGNAL \datapath|regfile|data~985_q\ : std_logic;
SIGNAL \datapath|regfile|data~889feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~889_q\ : std_logic;
SIGNAL \datapath|regfile|data~825_q\ : std_logic;
SIGNAL \datapath|regfile|data~857_q\ : std_logic;
SIGNAL \datapath|regfile|data~793feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~793_q\ : std_logic;
SIGNAL \datapath|regfile|data~1285_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1017feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1017_q\ : std_logic;
SIGNAL \datapath|regfile|data~921_q\ : std_logic;
SIGNAL \datapath|regfile|data~1289_combout\ : std_logic;
SIGNAL \datapath|regfile|data~441_q\ : std_logic;
SIGNAL \datapath|regfile|data~473_q\ : std_logic;
SIGNAL \datapath|regfile|data~505feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~505_q\ : std_logic;
SIGNAL \datapath|regfile|data~313feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~313_q\ : std_logic;
SIGNAL \datapath|regfile|data~377feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~377_q\ : std_logic;
SIGNAL \datapath|regfile|data~345_q\ : std_logic;
SIGNAL \datapath|regfile|data~281_q\ : std_logic;
SIGNAL \datapath|regfile|data~1269_combout\ : std_logic;
SIGNAL \datapath|regfile|data~409feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~409_q\ : std_logic;
SIGNAL \datapath|regfile|data~1273_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1293_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~35_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~81_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~77_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector12~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector12~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[19]~15_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1011feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1011_q\ : std_logic;
SIGNAL \datapath|regfile|data~947_q\ : std_logic;
SIGNAL \datapath|regfile|data~979_q\ : std_logic;
SIGNAL \datapath|regfile|data~883feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~883_q\ : std_logic;
SIGNAL \datapath|regfile|data~819_q\ : std_logic;
SIGNAL \datapath|regfile|data~851_q\ : std_logic;
SIGNAL \datapath|regfile|data~787_q\ : std_logic;
SIGNAL \datapath|regfile|data~1465_combout\ : std_logic;
SIGNAL \datapath|regfile|data~915_q\ : std_logic;
SIGNAL \datapath|regfile|data~1469_combout\ : std_logic;
SIGNAL \datapath|regfile|data~243_q\ : std_logic;
SIGNAL \datapath|regfile|data~211_q\ : std_logic;
SIGNAL \datapath|regfile|data~115feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~115_q\ : std_logic;
SIGNAL \datapath|regfile|data~83feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~83_q\ : std_logic;
SIGNAL \datapath|regfile|data~51feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~51_q\ : std_logic;
SIGNAL \datapath|regfile|data~1444_combout\ : std_logic;
SIGNAL \datapath|regfile|data~179feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~179_q\ : std_logic;
SIGNAL \datapath|regfile|data~147_q\ : std_logic;
SIGNAL \datapath|regfile|data~1445_combout\ : std_logic;
SIGNAL \datapath|regfile|data~435_q\ : std_logic;
SIGNAL \datapath|regfile|data~499feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~499_q\ : std_logic;
SIGNAL \datapath|regfile|data~467_q\ : std_logic;
SIGNAL \datapath|regfile|data~371feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~371_q\ : std_logic;
SIGNAL \datapath|regfile|data~307_q\ : std_logic;
SIGNAL \datapath|regfile|data~339_q\ : std_logic;
SIGNAL \datapath|regfile|data~275_q\ : std_logic;
SIGNAL \datapath|regfile|data~1449_combout\ : std_logic;
SIGNAL \datapath|regfile|data~403feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~403_q\ : std_logic;
SIGNAL \datapath|regfile|data~1453_combout\ : std_logic;
SIGNAL \datapath|regfile|data~691feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~691_q\ : std_logic;
SIGNAL \datapath|regfile|data~755feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~755_q\ : std_logic;
SIGNAL \datapath|regfile|data~723_q\ : std_logic;
SIGNAL \datapath|regfile|data~563feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~563_q\ : std_logic;
SIGNAL \datapath|regfile|data~595_q\ : std_logic;
SIGNAL \datapath|regfile|data~627_q\ : std_logic;
SIGNAL \datapath|regfile|data~531feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~531_q\ : std_logic;
SIGNAL \datapath|regfile|data~1457_combout\ : std_logic;
SIGNAL \datapath|regfile|data~659feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~659_q\ : std_logic;
SIGNAL \datapath|regfile|data~1461_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1473_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~36_combout\ : std_logic;
SIGNAL \datapath|alu|Selector20~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~37_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~38_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~7_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~17_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector28~8_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~13_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~6_combout\ : std_logic;
SIGNAL \datapath|alu|Selector28~9_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[3]~32_combout\ : std_logic;
SIGNAL \datapath|regfile|data~163feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~163_q\ : std_logic;
SIGNAL \datapath|regfile|data~227feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~227_q\ : std_logic;
SIGNAL \datapath|regfile|data~195feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~195_q\ : std_logic;
SIGNAL \datapath|regfile|data~99feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~99_q\ : std_logic;
SIGNAL \datapath|regfile|data~35feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~35_q\ : std_logic;
SIGNAL \datapath|regfile|data~67feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~67_q\ : std_logic;
SIGNAL \datapath|regfile|data~1954_combout\ : std_logic;
SIGNAL \datapath|regfile|data~131feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~131_q\ : std_logic;
SIGNAL \datapath|regfile|data~1955_combout\ : std_logic;
SIGNAL \datapath|regfile|data~483_q\ : std_logic;
SIGNAL \datapath|regfile|data~451feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~451_q\ : std_logic;
SIGNAL \datapath|regfile|data~419_q\ : std_logic;
SIGNAL \datapath|regfile|data~355feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~355_q\ : std_logic;
SIGNAL \datapath|regfile|data~323_q\ : std_logic;
SIGNAL \datapath|regfile|data~291feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~291_q\ : std_logic;
SIGNAL \datapath|regfile|data~259feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~259_q\ : std_logic;
SIGNAL \datapath|regfile|data~1959_combout\ : std_logic;
SIGNAL \datapath|regfile|data~387_q\ : std_logic;
SIGNAL \datapath|regfile|data~1963_combout\ : std_logic;
SIGNAL \datapath|regfile|data~739feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~739_q\ : std_logic;
SIGNAL \datapath|regfile|data~707feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~707_q\ : std_logic;
SIGNAL \datapath|regfile|data~675feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~675_q\ : std_logic;
SIGNAL \datapath|regfile|data~547_q\ : std_logic;
SIGNAL \datapath|regfile|data~579_q\ : std_logic;
SIGNAL \datapath|regfile|data~611_q\ : std_logic;
SIGNAL \datapath|regfile|data~515_q\ : std_logic;
SIGNAL \datapath|regfile|data~1967_combout\ : std_logic;
SIGNAL \datapath|regfile|data~643_q\ : std_logic;
SIGNAL \datapath|regfile|data~1971_combout\ : std_logic;
SIGNAL \datapath|regfile|data~931feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~931_q\ : std_logic;
SIGNAL \datapath|regfile|data~963_q\ : std_logic;
SIGNAL \datapath|regfile|data~995_q\ : std_logic;
SIGNAL \datapath|regfile|data~867_q\ : std_logic;
SIGNAL \datapath|regfile|data~803_q\ : std_logic;
SIGNAL \datapath|regfile|data~835_q\ : std_logic;
SIGNAL \datapath|regfile|data~771_q\ : std_logic;
SIGNAL \datapath|regfile|data~1975_combout\ : std_logic;
SIGNAL \datapath|regfile|data~899feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~899_q\ : std_logic;
SIGNAL \datapath|regfile|data~1979_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1983_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \datapath|alu|Selector29~3_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[2]~6_combout\ : std_logic;
SIGNAL \datapath|alu|Selector29~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~13_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~11_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \datapath|alu|Selector29~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector29~2DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[2]~30_combout\ : std_logic;
SIGNAL \datapath|regfile|data~482_q\ : std_logic;
SIGNAL \datapath|regfile|data~450_q\ : std_logic;
SIGNAL \datapath|regfilemux|f[2]~30DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|data~418feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~418_q\ : std_logic;
SIGNAL \datapath|regfile|data~354_q\ : std_logic;
SIGNAL \datapath|regfile|data~290feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~290_q\ : std_logic;
SIGNAL \datapath|regfile|data~322_q\ : std_logic;
SIGNAL \datapath|regfile|data~258_q\ : std_logic;
SIGNAL \datapath|regfile|data~1899_combout\ : std_logic;
SIGNAL \datapath|regfile|data~386feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~386_q\ : std_logic;
SIGNAL \datapath|regfile|data~1903_combout\ : std_logic;
SIGNAL \datapath|regfile|data~226feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~226_q\ : std_logic;
SIGNAL \datapath|regfile|data~162_q\ : std_logic;
SIGNAL \datapath|regfile|data~194_q\ : std_logic;
SIGNAL \datapath|regfile|data~98_q\ : std_logic;
SIGNAL \datapath|regfile|data~34_q\ : std_logic;
SIGNAL \datapath|regfile|data~66feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~66_q\ : std_logic;
SIGNAL \datapath|regfile|data~1894_combout\ : std_logic;
SIGNAL \datapath|regfile|data~130feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~130_q\ : std_logic;
SIGNAL \datapath|regfile|data~1895_combout\ : std_logic;
SIGNAL \datapath|regfile|data~674_q\ : std_logic;
SIGNAL \datapath|regfile|data~706_q\ : std_logic;
SIGNAL \datapath|regfile|data~738feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~738_q\ : std_logic;
SIGNAL \datapath|regfile|data~546feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~546_q\ : std_logic;
SIGNAL \datapath|regfile|data~610feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~610_q\ : std_logic;
SIGNAL \datapath|regfile|data~578feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~578_q\ : std_logic;
SIGNAL \datapath|regfile|data~514feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~514_q\ : std_logic;
SIGNAL \datapath|regfile|data~1907_combout\ : std_logic;
SIGNAL \datapath|regfile|data~642feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~642_q\ : std_logic;
SIGNAL \datapath|regfile|data~1911_combout\ : std_logic;
SIGNAL \datapath|regfile|data~994feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~994_q\ : std_logic;
SIGNAL \datapath|regfile|data~930feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~930_q\ : std_logic;
SIGNAL \datapath|regfile|data~962feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~962_q\ : std_logic;
SIGNAL \datapath|regfile|data~802_q\ : std_logic;
SIGNAL \datapath|regfile|data~834_q\ : std_logic;
SIGNAL \datapath|regfile|data~866_q\ : std_logic;
SIGNAL \datapath|regfile|data~770_q\ : std_logic;
SIGNAL \datapath|regfile|data~1915_combout\ : std_logic;
SIGNAL \datapath|regfile|data~898feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~898_q\ : std_logic;
SIGNAL \datapath|regfile|data~1919_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1923_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~102\ : std_logic;
SIGNAL \datapath|alu|Add0~105_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector5~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~106\ : std_logic;
SIGNAL \datapath|alu|Add1~109_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector5~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[26]~6_combout\ : std_logic;
SIGNAL \datapath|regfile|data~506feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~506_q\ : std_logic;
SIGNAL \datapath|regfile|data~442_q\ : std_logic;
SIGNAL \datapath|regfile|data~474_q\ : std_logic;
SIGNAL \datapath|regfile|data~346_q\ : std_logic;
SIGNAL \datapath|regfile|data~314feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~314_q\ : std_logic;
SIGNAL \datapath|regfile|data~378feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~378_q\ : std_logic;
SIGNAL \datapath|regfile|data~282_q\ : std_logic;
SIGNAL \datapath|regfile|data~1179_combout\ : std_logic;
SIGNAL \datapath|regfile|data~410feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~410_q\ : std_logic;
SIGNAL \datapath|regfile|data~1183_combout\ : std_logic;
SIGNAL \datapath|regfile|data~250_q\ : std_logic;
SIGNAL \datapath|regfile|data~186_q\ : std_logic;
SIGNAL \datapath|regfile|data~218_q\ : std_logic;
SIGNAL \datapath|regfile|data~58feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~58_q\ : std_logic;
SIGNAL \datapath|regfile|data~90feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~90_q\ : std_logic;
SIGNAL \datapath|regfile|data~122_q\ : std_logic;
SIGNAL \datapath|regfile|data~1174_combout\ : std_logic;
SIGNAL \datapath|regfile|data~154_q\ : std_logic;
SIGNAL \datapath|regfile|data~1175_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1018feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1018_q\ : std_logic;
SIGNAL \datapath|regfile|data~954feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~954_q\ : std_logic;
SIGNAL \datapath|regfile|data~986_q\ : std_logic;
SIGNAL \datapath|regfile|data~826_q\ : std_logic;
SIGNAL \datapath|regfile|data~890_q\ : std_logic;
SIGNAL \datapath|regfile|data~858_q\ : std_logic;
SIGNAL \datapath|regfile|data~794_q\ : std_logic;
SIGNAL \datapath|regfile|data~1195_combout\ : std_logic;
SIGNAL \datapath|regfile|data~922_q\ : std_logic;
SIGNAL \datapath|regfile|data~1199_combout\ : std_logic;
SIGNAL \datapath|regfile|data~698_q\ : std_logic;
SIGNAL \datapath|regfile|data~762feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~762_q\ : std_logic;
SIGNAL \datapath|regfile|data~730_q\ : std_logic;
SIGNAL \datapath|regfile|data~570_q\ : std_logic;
SIGNAL \datapath|regfile|data~602feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~602_q\ : std_logic;
SIGNAL \datapath|regfile|data~634feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~634_q\ : std_logic;
SIGNAL \datapath|regfile|data~538_q\ : std_logic;
SIGNAL \datapath|regfile|data~1187_combout\ : std_logic;
SIGNAL \datapath|regfile|data~666feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~666_q\ : std_logic;
SIGNAL \datapath|regfile|data~1191_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1203_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~46_combout\ : std_logic;
SIGNAL \datapath|alu|Selector7~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~101_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~97_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector7~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector7~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[24]~8_combout\ : std_logic;
SIGNAL \datapath|regfile|data~504_q\ : std_logic;
SIGNAL \datapath|regfile|data~472_q\ : std_logic;
SIGNAL \datapath|regfile|data~440feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~440_q\ : std_logic;
SIGNAL \datapath|regfile|data~312feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~312_q\ : std_logic;
SIGNAL \datapath|regfile|data~344_q\ : std_logic;
SIGNAL \datapath|regfile|data~376feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~376_q\ : std_logic;
SIGNAL \datapath|regfile|data~280_q\ : std_logic;
SIGNAL \datapath|regfile|data~1239_combout\ : std_logic;
SIGNAL \datapath|regfile|data~408feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~408_q\ : std_logic;
SIGNAL \datapath|regfile|data~1243_combout\ : std_logic;
SIGNAL \datapath|regfile|data~184_q\ : std_logic;
SIGNAL \datapath|regfile|data~248_q\ : std_logic;
SIGNAL \datapath|regfile|data~216_q\ : std_logic;
SIGNAL \datapath|regfile|data~56feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~56_q\ : std_logic;
SIGNAL \datapath|regfile|data~88feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~88_q\ : std_logic;
SIGNAL \datapath|regfile|data~120_q\ : std_logic;
SIGNAL \datapath|regfile|data~1234_combout\ : std_logic;
SIGNAL \datapath|regfile|data~152feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~152_q\ : std_logic;
SIGNAL \datapath|regfile|data~1235_combout\ : std_logic;
SIGNAL \datapath|regfile|data~952_q\ : std_logic;
SIGNAL \datapath|regfile|data~1016_q\ : std_logic;
SIGNAL \datapath|regfile|data~984_q\ : std_logic;
SIGNAL \datapath|regfile|data~888_q\ : std_logic;
SIGNAL \datapath|regfile|data~824_q\ : std_logic;
SIGNAL \datapath|regfile|data~856_q\ : std_logic;
SIGNAL \datapath|regfile|data~792_q\ : std_logic;
SIGNAL \datapath|regfile|data~1255_combout\ : std_logic;
SIGNAL \datapath|regfile|data~920_q\ : std_logic;
SIGNAL \datapath|regfile|data~1259_combout\ : std_logic;
SIGNAL \datapath|regfile|data~760_q\ : std_logic;
SIGNAL \datapath|regfile|data~728_q\ : std_logic;
SIGNAL \datapath|regfile|data~696feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~696_q\ : std_logic;
SIGNAL \datapath|regfile|data~568feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~568_q\ : std_logic;
SIGNAL \datapath|regfile|data~600_q\ : std_logic;
SIGNAL \datapath|regfile|data~632_q\ : std_logic;
SIGNAL \datapath|regfile|data~536feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~536_q\ : std_logic;
SIGNAL \datapath|regfile|data~1247_combout\ : std_logic;
SIGNAL \datapath|regfile|data~664_q\ : std_logic;
SIGNAL \datapath|regfile|data~1251_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1263_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~25_combout\ : std_logic;
SIGNAL \datapath|alu|Selector17~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~43_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[22]~26_combout\ : std_logic;
SIGNAL \datapath|alu|Selector9~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~93_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~89_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector9~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector9~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[22]~10_combout\ : std_logic;
SIGNAL \datapath|regfile|data~758_q\ : std_logic;
SIGNAL \datapath|regfile|data~694_q\ : std_logic;
SIGNAL \datapath|regfile|data~726_q\ : std_logic;
SIGNAL \datapath|regfile|data~566_q\ : std_logic;
SIGNAL \datapath|regfile|data~598_q\ : std_logic;
SIGNAL \datapath|regfile|data~630feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~630_q\ : std_logic;
SIGNAL \datapath|regfile|data~534_q\ : std_logic;
SIGNAL \datapath|regfile|data~1307_combout\ : std_logic;
SIGNAL \datapath|regfile|data~662_q\ : std_logic;
SIGNAL \datapath|regfile|data~1311_combout\ : std_logic;
SIGNAL \datapath|regfile|data~182_q\ : std_logic;
SIGNAL \datapath|regfile|data~246_q\ : std_logic;
SIGNAL \datapath|regfile|data~214_q\ : std_logic;
SIGNAL \datapath|regfile|data~86_q\ : std_logic;
SIGNAL \datapath|regfile|data~54_q\ : std_logic;
SIGNAL \datapath|regfile|data~118_q\ : std_logic;
SIGNAL \datapath|regfile|data~1294_combout\ : std_logic;
SIGNAL \datapath|regfile|data~150feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~150_q\ : std_logic;
SIGNAL \datapath|regfile|data~1295_combout\ : std_logic;
SIGNAL \datapath|regfile|data~950feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~950_q\ : std_logic;
SIGNAL \datapath|regfile|data~982_q\ : std_logic;
SIGNAL \datapath|regfile|data~1014_q\ : std_logic;
SIGNAL \datapath|regfile|data~886feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~886_q\ : std_logic;
SIGNAL \datapath|regfile|data~822feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~822_q\ : std_logic;
SIGNAL \datapath|regfile|data~854_q\ : std_logic;
SIGNAL \datapath|regfile|data~790feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~790_q\ : std_logic;
SIGNAL \datapath|regfile|data~1315_combout\ : std_logic;
SIGNAL \datapath|regfile|data~918_q\ : std_logic;
SIGNAL \datapath|regfile|data~1319_combout\ : std_logic;
SIGNAL \datapath|regfile|data~438_q\ : std_logic;
SIGNAL \datapath|regfile|data~502_q\ : std_logic;
SIGNAL \datapath|regfile|data~470_q\ : std_logic;
SIGNAL \datapath|regfile|data~310_q\ : std_logic;
SIGNAL \datapath|regfile|data~374_q\ : std_logic;
SIGNAL \datapath|regfile|data~342_q\ : std_logic;
SIGNAL \datapath|regfile|data~278feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~278_q\ : std_logic;
SIGNAL \datapath|regfile|data~1299_combout\ : std_logic;
SIGNAL \datapath|regfile|data~406_q\ : std_logic;
SIGNAL \datapath|regfile|data~1303_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1323_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector19~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~40_combout\ : std_logic;
SIGNAL \datapath|alu|Selector11~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~85_sumout\ : std_logic;
SIGNAL \datapath|alu|Add0~81_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector11~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector11~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[20]~12_combout\ : std_logic;
SIGNAL \datapath|regfile|data~244_q\ : std_logic;
SIGNAL \datapath|regfile|data~180_q\ : std_logic;
SIGNAL \datapath|regfile|data~212_q\ : std_logic;
SIGNAL \datapath|regfile|data~84feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~84_q\ : std_logic;
SIGNAL \datapath|regfile|data~52_q\ : std_logic;
SIGNAL \datapath|regfile|data~116_q\ : std_logic;
SIGNAL \datapath|regfile|data~1354_combout\ : std_logic;
SIGNAL \datapath|regfile|data~148_q\ : std_logic;
SIGNAL \datapath|regfile|data~1355_combout\ : std_logic;
SIGNAL \datapath|regfile|data~500feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~500_q\ : std_logic;
SIGNAL \datapath|regfile|data~436_q\ : std_logic;
SIGNAL \datapath|regfile|data~468_q\ : std_logic;
SIGNAL \datapath|regfile|data~372_q\ : std_logic;
SIGNAL \datapath|regfile|data~308_q\ : std_logic;
SIGNAL \datapath|regfile|data~340_q\ : std_logic;
SIGNAL \datapath|regfile|data~276_q\ : std_logic;
SIGNAL \datapath|regfile|data~1359_combout\ : std_logic;
SIGNAL \datapath|regfile|data~404feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~404_q\ : std_logic;
SIGNAL \datapath|regfile|data~1363_combout\ : std_logic;
SIGNAL \datapath|regfile|data~692_q\ : std_logic;
SIGNAL \datapath|regfile|data~724_q\ : std_logic;
SIGNAL \datapath|regfile|data~756feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~756_q\ : std_logic;
SIGNAL \datapath|regfile|data~564_q\ : std_logic;
SIGNAL \datapath|regfile|data~596_q\ : std_logic;
SIGNAL \datapath|regfile|data~628feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~628_q\ : std_logic;
SIGNAL \datapath|regfile|data~532_q\ : std_logic;
SIGNAL \datapath|regfile|data~1367_combout\ : std_logic;
SIGNAL \datapath|regfile|data~660feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~660_q\ : std_logic;
SIGNAL \datapath|regfile|data~1371_combout\ : std_logic;
SIGNAL \datapath|regfile|data~948feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~948_q\ : std_logic;
SIGNAL \datapath|regfile|data~980feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~980_q\ : std_logic;
SIGNAL \datapath|regfile|data~820feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~820_q\ : std_logic;
SIGNAL \datapath|regfile|data~884feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~884_q\ : std_logic;
SIGNAL \datapath|regfile|data~852feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~852_q\ : std_logic;
SIGNAL \datapath|regfile|data~788_q\ : std_logic;
SIGNAL \datapath|regfile|data~1375_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1012_q\ : std_logic;
SIGNAL \datapath|regfile|data~916_q\ : std_logic;
SIGNAL \datapath|regfile|data~1379_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1383_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~18_combout\ : std_logic;
SIGNAL \datapath|alu|Selector18~1_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[13]~18_combout\ : std_logic;
SIGNAL \datapath|alu|Selector18~3_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~53_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector18~4_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~57_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector18~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector18~6_combout\ : std_logic;
SIGNAL \datapath|alu|Selector18~5DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[13]~21_combout\ : std_logic;
SIGNAL \datapath|regfile|data~173feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~173_q\ : std_logic;
SIGNAL \datapath|regfile|data~237feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~237_q\ : std_logic;
SIGNAL \datapath|regfile|data~205_q\ : std_logic;
SIGNAL \datapath|regfile|data~109_q\ : std_logic;
SIGNAL \datapath|regfile|data~77_q\ : std_logic;
SIGNAL \datapath|regfile|data~45feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~45_q\ : std_logic;
SIGNAL \datapath|regfile|data~1624_combout\ : std_logic;
SIGNAL \datapath|regfile|data~141_q\ : std_logic;
SIGNAL \datapath|regfile|data~1625_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1005_q\ : std_logic;
SIGNAL \datapath|regfile|data~973feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~973_q\ : std_logic;
SIGNAL \datapath|regfile|data~941feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~941_q\ : std_logic;
SIGNAL \datapath|regfile|data~813_q\ : std_logic;
SIGNAL \datapath|regfile|data~877_q\ : std_logic;
SIGNAL \datapath|regfile|data~845_q\ : std_logic;
SIGNAL \datapath|regfile|data~781_q\ : std_logic;
SIGNAL \datapath|regfile|data~1645_combout\ : std_logic;
SIGNAL \datapath|regfile|data~909_q\ : std_logic;
SIGNAL \datapath|regfile|data~1649_combout\ : std_logic;
SIGNAL \datapath|regfile|data~685feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~685_q\ : std_logic;
SIGNAL \datapath|regfile|data~749feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~749_q\ : std_logic;
SIGNAL \datapath|regfile|data~717feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~717_q\ : std_logic;
SIGNAL \datapath|regfile|data~621feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~621_q\ : std_logic;
SIGNAL \datapath|regfile|data~557feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~557_q\ : std_logic;
SIGNAL \datapath|regfile|data~589feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~589_q\ : std_logic;
SIGNAL \datapath|regfile|data~525feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~525_q\ : std_logic;
SIGNAL \datapath|regfile|data~1637_combout\ : std_logic;
SIGNAL \datapath|regfile|data~653feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~653_q\ : std_logic;
SIGNAL \datapath|regfile|data~1641_combout\ : std_logic;
SIGNAL \datapath|regfile|data~493feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~493_q\ : std_logic;
SIGNAL \datapath|regfile|data~429feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~429_q\ : std_logic;
SIGNAL \datapath|regfile|data~461feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~461_q\ : std_logic;
SIGNAL \datapath|regfile|data~301feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~301_q\ : std_logic;
SIGNAL \datapath|regfile|data~365feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~365_q\ : std_logic;
SIGNAL \datapath|regfile|data~333_q\ : std_logic;
SIGNAL \datapath|regfile|data~269_q\ : std_logic;
SIGNAL \datapath|regfile|data~1629_combout\ : std_logic;
SIGNAL \datapath|regfile|data~397_q\ : std_logic;
SIGNAL \datapath|regfile|data~1633_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1653_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~24_combout\ : std_logic;
SIGNAL \datapath|alu|Selector21~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector21~1_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[10]~15_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[10]~14_combout\ : std_logic;
SIGNAL \datapath|alu|Selector21~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~45_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector21~4_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~41_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector21~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector21~5_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[10]~22_combout\ : std_logic;
SIGNAL \datapath|regfile|data~170_q\ : std_logic;
SIGNAL \datapath|regfile|data~202_q\ : std_logic;
SIGNAL \datapath|regfile|data~234feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~234_q\ : std_logic;
SIGNAL \datapath|regfile|data~42feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~42_q\ : std_logic;
SIGNAL \datapath|regfile|data~106_q\ : std_logic;
SIGNAL \datapath|regfile|data~74feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~74_q\ : std_logic;
SIGNAL \datapath|regfile|data~1654_combout\ : std_logic;
SIGNAL \datapath|regfile|data~138_q\ : std_logic;
SIGNAL \datapath|regfile|data~1655_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1683_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~13_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~6_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector30~0_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[1]~5_combout\ : std_logic;
SIGNAL \datapath|alu|Selector30~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector30~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[1]~31_combout\ : std_logic;
SIGNAL \datapath|regfile|data~225_q\ : std_logic;
SIGNAL \datapath|regfile|data~161feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~161_q\ : std_logic;
SIGNAL \datapath|regfile|data~193_q\ : std_logic;
SIGNAL \datapath|regfile|data~65feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~65_q\ : std_logic;
SIGNAL \datapath|regfile|data~33_q\ : std_logic;
SIGNAL \datapath|regfile|data~97_q\ : std_logic;
SIGNAL \datapath|regfile|data~1924_combout\ : std_logic;
SIGNAL \datapath|regfile|data~129_q\ : std_logic;
SIGNAL \datapath|regfile|data~1925_combout\ : std_logic;
SIGNAL \datapath|regfile|data~993feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~993_q\ : std_logic;
SIGNAL \datapath|regfile|data~961_q\ : std_logic;
SIGNAL \datapath|regfile|data~865feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~865_q\ : std_logic;
SIGNAL \datapath|regfile|data~833_q\ : std_logic;
SIGNAL \datapath|regfile|data~801feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~801_q\ : std_logic;
SIGNAL \datapath|regfile|data~769_q\ : std_logic;
SIGNAL \datapath|regfile|data~1945_combout\ : std_logic;
SIGNAL \datapath|regfile|data~929feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~929_q\ : std_logic;
SIGNAL \datapath|regfile|data~897_q\ : std_logic;
SIGNAL \datapath|regfile|data~1949_combout\ : std_logic;
SIGNAL \datapath|regfile|data~737_q\ : std_logic;
SIGNAL \datapath|regfile|data~705_q\ : std_logic;
SIGNAL \datapath|regfile|data~673feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~673_q\ : std_logic;
SIGNAL \datapath|regfile|data~609feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~609_q\ : std_logic;
SIGNAL \datapath|regfile|data~577_q\ : std_logic;
SIGNAL \datapath|regfile|data~545feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~545_q\ : std_logic;
SIGNAL \datapath|regfile|data~513_q\ : std_logic;
SIGNAL \datapath|regfile|data~1937_combout\ : std_logic;
SIGNAL \datapath|regfile|data~641feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~641_q\ : std_logic;
SIGNAL \datapath|regfile|data~1941_combout\ : std_logic;
SIGNAL \datapath|regfile|data~481_q\ : std_logic;
SIGNAL \datapath|regfile|data~417_q\ : std_logic;
SIGNAL \datapath|regfile|data~449_q\ : std_logic;
SIGNAL \datapath|regfile|data~353_q\ : std_logic;
SIGNAL \datapath|regfile|data~321_q\ : std_logic;
SIGNAL \datapath|regfile|data~289feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~289_q\ : std_logic;
SIGNAL \datapath|regfile|data~257_q\ : std_logic;
SIGNAL \datapath|regfile|data~1929_combout\ : std_logic;
SIGNAL \datapath|regfile|data~385_q\ : std_logic;
SIGNAL \datapath|regfile|data~1933_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1953_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~106\ : std_logic;
SIGNAL \datapath|alu|Add0~110\ : std_logic;
SIGNAL \datapath|alu|Add0~114\ : std_logic;
SIGNAL \datapath|alu|Add0~117_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector1~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \datapath|alu|Selector2~6_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~110\ : std_logic;
SIGNAL \datapath|alu|Add1~114\ : std_logic;
SIGNAL \datapath|alu|Add1~118\ : std_logic;
SIGNAL \datapath|alu|Add1~121_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector2~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector2~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector2~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[29]~5_combout\ : std_logic;
SIGNAL \datapath|regfile|data~957_q\ : std_logic;
SIGNAL \datapath|regfile|data~1021feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1021_q\ : std_logic;
SIGNAL \datapath|regfile|data~989_q\ : std_logic;
SIGNAL \datapath|regfile|data~829feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~829_q\ : std_logic;
SIGNAL \datapath|regfile|data~893feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~893_q\ : std_logic;
SIGNAL \datapath|regfile|data~861_q\ : std_logic;
SIGNAL \datapath|regfile|data~797feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~797_q\ : std_logic;
SIGNAL \datapath|regfile|data~1165_combout\ : std_logic;
SIGNAL \datapath|regfile|data~925_q\ : std_logic;
SIGNAL \datapath|regfile|data~1169_combout\ : std_logic;
SIGNAL \datapath|regfile|data~445_q\ : std_logic;
SIGNAL \datapath|regfile|data~477_q\ : std_logic;
SIGNAL \datapath|regfile|data~509_q\ : std_logic;
SIGNAL \datapath|regfile|data~317feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~317_q\ : std_logic;
SIGNAL \datapath|regfile|data~381feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~381_q\ : std_logic;
SIGNAL \datapath|regfile|data~349_q\ : std_logic;
SIGNAL \datapath|regfile|data~285feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~285_q\ : std_logic;
SIGNAL \datapath|regfile|data~1149_combout\ : std_logic;
SIGNAL \datapath|regfile|data~413_q\ : std_logic;
SIGNAL \datapath|regfile|data~1153_combout\ : std_logic;
SIGNAL \datapath|regfile|data~765feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~765_q\ : std_logic;
SIGNAL \datapath|regfile|data~733_q\ : std_logic;
SIGNAL \datapath|regfile|data~701feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~701_q\ : std_logic;
SIGNAL \datapath|regfile|data~573feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~573_q\ : std_logic;
SIGNAL \datapath|regfile|data~637feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~637_q\ : std_logic;
SIGNAL \datapath|regfile|data~605_q\ : std_logic;
SIGNAL \datapath|regfile|data~541feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~541_q\ : std_logic;
SIGNAL \datapath|regfile|data~1157_combout\ : std_logic;
SIGNAL \datapath|regfile|data~669feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~669_q\ : std_logic;
SIGNAL \datapath|regfile|data~1161_combout\ : std_logic;
SIGNAL \datapath|regfile|data~189feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~189_q\ : std_logic;
SIGNAL \datapath|regfile|data~253_q\ : std_logic;
SIGNAL \datapath|regfile|data~221_q\ : std_logic;
SIGNAL \datapath|regfile|data~61_q\ : std_logic;
SIGNAL \datapath|regfile|data~93_q\ : std_logic;
SIGNAL \datapath|regfile|data~125feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~125_q\ : std_logic;
SIGNAL \datapath|regfile|data~1144_combout\ : std_logic;
SIGNAL \datapath|regfile|data~157_q\ : std_logic;
SIGNAL \datapath|regfile|data~1145_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1173_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector3~4_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \datapath|alu|Selector3~6_combout\ : std_logic;
SIGNAL \datapath|alu|Selector3~5_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~113_sumout\ : std_logic;
SIGNAL \datapath|alu|Add1~117_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector3~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[28]~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|data~92feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~92_q\ : std_logic;
SIGNAL \datapath|regfile|data~60feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~60_q\ : std_logic;
SIGNAL \datapath|regfile|data~124_q\ : std_logic;
SIGNAL \datapath|regfile|data~1114_combout\ : std_logic;
SIGNAL \datapath|regfile|data~156_q\ : std_logic;
SIGNAL \datapath|regfile|data~1115_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1020feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1020_q\ : std_logic;
SIGNAL \datapath|regfile|data~988_q\ : std_logic;
SIGNAL \datapath|regfile|data~956_q\ : std_logic;
SIGNAL \datapath|regfile|data~892feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~892_q\ : std_logic;
SIGNAL \datapath|regfile|data~860_q\ : std_logic;
SIGNAL \datapath|regfile|data~828feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~828_q\ : std_logic;
SIGNAL \datapath|regfile|data~796_q\ : std_logic;
SIGNAL \datapath|regfile|data~1135_combout\ : std_logic;
SIGNAL \datapath|regfile|data~924_q\ : std_logic;
SIGNAL \datapath|regfile|data~1139_combout\ : std_logic;
SIGNAL \datapath|regfile|data~764feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~764_q\ : std_logic;
SIGNAL \datapath|regfile|data~700_q\ : std_logic;
SIGNAL \datapath|regfile|data~732_q\ : std_logic;
SIGNAL \datapath|regfile|data~636feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~636_q\ : std_logic;
SIGNAL \datapath|regfile|data~572feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~572_q\ : std_logic;
SIGNAL \datapath|regfile|data~604feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~604_q\ : std_logic;
SIGNAL \datapath|regfile|data~540_q\ : std_logic;
SIGNAL \datapath|regfile|data~1127_combout\ : std_logic;
SIGNAL \datapath|regfile|data~668_q\ : std_logic;
SIGNAL \datapath|regfile|data~1131_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1143_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[28]~32_combout\ : std_logic;
SIGNAL \datapath|alu|Selector3~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[28]~4_combout\ : std_logic;
SIGNAL \datapath|regfile|data~380feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~380_q\ : std_logic;
SIGNAL \datapath|regfile|data~348_q\ : std_logic;
SIGNAL \datapath|regfile|data~316feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~316_q\ : std_logic;
SIGNAL \datapath|regfile|data~284feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~284_q\ : std_logic;
SIGNAL \datapath|regfile|data~1119_combout\ : std_logic;
SIGNAL \datapath|regfile|data~508_q\ : std_logic;
SIGNAL \datapath|regfile|data~476_q\ : std_logic;
SIGNAL \datapath|regfile|data~444_q\ : std_logic;
SIGNAL \datapath|regfile|data~412feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~412_q\ : std_logic;
SIGNAL \datapath|regfile|data~1123_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1143DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~28DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~29_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~30_combout\ : std_logic;
SIGNAL \datapath|alu|Selector13~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector13~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector13~5_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~73_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector13~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~77_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector13~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[18]~14_combout\ : std_logic;
SIGNAL \datapath|regfile|data~946feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~946_q\ : std_logic;
SIGNAL \datapath|regfile|data~1010feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1010_q\ : std_logic;
SIGNAL \datapath|regfile|data~978_q\ : std_logic;
SIGNAL \datapath|regfile|data~818_q\ : std_logic;
SIGNAL \datapath|regfile|data~882_q\ : std_logic;
SIGNAL \datapath|regfile|data~850_q\ : std_logic;
SIGNAL \datapath|regfile|data~786feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~786_q\ : std_logic;
SIGNAL \datapath|regfile|data~1435_combout\ : std_logic;
SIGNAL \datapath|regfile|data~914_q\ : std_logic;
SIGNAL \datapath|regfile|data~1439_combout\ : std_logic;
SIGNAL \datapath|regfile|data~242_q\ : std_logic;
SIGNAL \datapath|regfile|data~210_q\ : std_logic;
SIGNAL \datapath|regfile|data~114_q\ : std_logic;
SIGNAL \datapath|regfile|data~82feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~82_q\ : std_logic;
SIGNAL \datapath|regfile|data~50_q\ : std_logic;
SIGNAL \datapath|regfile|data~1414_combout\ : std_logic;
SIGNAL \datapath|regfile|data~178_q\ : std_logic;
SIGNAL \datapath|regfile|data~146_q\ : std_logic;
SIGNAL \datapath|regfile|data~1415_combout\ : std_logic;
SIGNAL \datapath|regfile|data~690_q\ : std_logic;
SIGNAL \datapath|regfile|data~722_q\ : std_logic;
SIGNAL \datapath|regfile|data~754_q\ : std_logic;
SIGNAL \datapath|regfile|data~626feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~626_q\ : std_logic;
SIGNAL \datapath|regfile|data~562_q\ : std_logic;
SIGNAL \datapath|regfile|data~594_q\ : std_logic;
SIGNAL \datapath|regfile|data~530_q\ : std_logic;
SIGNAL \datapath|regfile|data~1427_combout\ : std_logic;
SIGNAL \datapath|regfile|data~658_q\ : std_logic;
SIGNAL \datapath|regfile|data~1431_combout\ : std_logic;
SIGNAL \datapath|regfile|data~498_q\ : std_logic;
SIGNAL \datapath|regfile|data~466_q\ : std_logic;
SIGNAL \datapath|regfile|data~434feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~434_q\ : std_logic;
SIGNAL \datapath|regfile|data~370feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~370_q\ : std_logic;
SIGNAL \datapath|regfile|data~306feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~306_q\ : std_logic;
SIGNAL \datapath|regfile|data~338feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~338_q\ : std_logic;
SIGNAL \datapath|regfile|data~274_q\ : std_logic;
SIGNAL \datapath|regfile|data~1419_combout\ : std_logic;
SIGNAL \datapath|regfile|data~402feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~402_q\ : std_logic;
SIGNAL \datapath|regfile|data~1423_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1443_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1203DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~8_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~9_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~10_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~118\ : std_logic;
SIGNAL \datapath|alu|Add0~121_sumout\ : std_logic;
SIGNAL \datapath|alu|Add1~122\ : std_logic;
SIGNAL \datapath|alu|Add1~125_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector1~5_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[30]~2_combout\ : std_logic;
SIGNAL \datapath|regfile|data~190feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~190_q\ : std_logic;
SIGNAL \datapath|regfile|data~254_q\ : std_logic;
SIGNAL \datapath|regfile|data~222_q\ : std_logic;
SIGNAL \datapath|regfile|data~94feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~94_q\ : std_logic;
SIGNAL \datapath|regfile|data~62feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~62_q\ : std_logic;
SIGNAL \datapath|regfile|data~126_q\ : std_logic;
SIGNAL \datapath|regfile|data~1054_combout\ : std_logic;
SIGNAL \datapath|regfile|data~158_q\ : std_logic;
SIGNAL \datapath|regfile|data~1055_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1083DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~126\ : std_logic;
SIGNAL \datapath|alu|Add1~129_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~55_combout\ : std_logic;
SIGNAL \datapath|alu|Selector0~4_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~122\ : std_logic;
SIGNAL \datapath|alu|Add0~125_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \datapath|alu|Selector0~0_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[31]~3_combout\ : std_logic;
SIGNAL \datapath|regfile|data~511_q\ : std_logic;
SIGNAL \datapath|regfile|data~479_q\ : std_logic;
SIGNAL \datapath|regfile|data~447feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~447_q\ : std_logic;
SIGNAL \datapath|regfile|data~351_q\ : std_logic;
SIGNAL \datapath|regfile|data~383_q\ : std_logic;
SIGNAL \datapath|regfile|data~319_q\ : std_logic;
SIGNAL \datapath|regfile|data~287feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~287_q\ : std_logic;
SIGNAL \datapath|regfile|data~1089_combout\ : std_logic;
SIGNAL \datapath|regfile|data~415_q\ : std_logic;
SIGNAL \datapath|regfile|data~1093_combout\ : std_logic;
SIGNAL \datapath|regfile|data~191_q\ : std_logic;
SIGNAL \datapath|regfile|data~255feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~255_q\ : std_logic;
SIGNAL \datapath|regfile|data~223_q\ : std_logic;
SIGNAL \datapath|regfile|data~95feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~95_q\ : std_logic;
SIGNAL \datapath|regfile|data~63feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~63_q\ : std_logic;
SIGNAL \datapath|regfile|data~127_q\ : std_logic;
SIGNAL \datapath|regfile|data~1084_combout\ : std_logic;
SIGNAL \datapath|regfile|data~159_q\ : std_logic;
SIGNAL \datapath|regfile|data~1085_combout\ : std_logic;
SIGNAL \datapath|regfile|data~959_q\ : std_logic;
SIGNAL \datapath|regfile|data~1023feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1023_q\ : std_logic;
SIGNAL \datapath|regfile|data~991_q\ : std_logic;
SIGNAL \datapath|regfile|data~831feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~831_q\ : std_logic;
SIGNAL \datapath|regfile|data~895feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~895_q\ : std_logic;
SIGNAL \datapath|regfile|data~863_q\ : std_logic;
SIGNAL \datapath|regfile|data~799feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~799_q\ : std_logic;
SIGNAL \datapath|regfile|data~1105_combout\ : std_logic;
SIGNAL \datapath|regfile|data~927feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~927_q\ : std_logic;
SIGNAL \datapath|regfile|data~1109_combout\ : std_logic;
SIGNAL \datapath|regfile|data~703feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~703_q\ : std_logic;
SIGNAL \datapath|regfile|data~767feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~767_q\ : std_logic;
SIGNAL \datapath|regfile|data~735_q\ : std_logic;
SIGNAL \datapath|regfile|data~639feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~639_q\ : std_logic;
SIGNAL \datapath|regfile|data~575feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~575_q\ : std_logic;
SIGNAL \datapath|regfile|data~607_q\ : std_logic;
SIGNAL \datapath|regfile|data~543feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~543_q\ : std_logic;
SIGNAL \datapath|regfile|data~1097_combout\ : std_logic;
SIGNAL \datapath|regfile|data~671_q\ : std_logic;
SIGNAL \datapath|regfile|data~1101_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1113_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~49_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~5_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~113_sumout\ : std_logic;
SIGNAL \datapath|alu|Add0~109_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector4~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[27]~7_combout\ : std_logic;
SIGNAL \datapath|regfile|data~443feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~443_q\ : std_logic;
SIGNAL \datapath|regfile|data~507_q\ : std_logic;
SIGNAL \datapath|regfile|data~475_q\ : std_logic;
SIGNAL \datapath|regfile|data~379_q\ : std_logic;
SIGNAL \datapath|regfile|data~315_q\ : std_logic;
SIGNAL \datapath|regfile|data~347_q\ : std_logic;
SIGNAL \datapath|regfile|data~283_q\ : std_logic;
SIGNAL \datapath|regfile|data~1209_combout\ : std_logic;
SIGNAL \datapath|regfile|data~411feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~411_q\ : std_logic;
SIGNAL \datapath|regfile|data~1213_combout\ : std_logic;
SIGNAL \datapath|regfile|data~251_q\ : std_logic;
SIGNAL \datapath|regfile|data~187_q\ : std_logic;
SIGNAL \datapath|regfile|data~219_q\ : std_logic;
SIGNAL \datapath|regfile|data~91_q\ : std_logic;
SIGNAL \datapath|regfile|data~59_q\ : std_logic;
SIGNAL \datapath|regfile|data~123_q\ : std_logic;
SIGNAL \datapath|regfile|data~1204_combout\ : std_logic;
SIGNAL \datapath|regfile|data~155_q\ : std_logic;
SIGNAL \datapath|regfile|data~1205_combout\ : std_logic;
SIGNAL \datapath|regfile|data~699_q\ : std_logic;
SIGNAL \datapath|regfile|data~731_q\ : std_logic;
SIGNAL \datapath|regfile|data~571_q\ : std_logic;
SIGNAL \datapath|regfile|data~603_q\ : std_logic;
SIGNAL \datapath|regfile|data~635_q\ : std_logic;
SIGNAL \datapath|regfile|data~539feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~539_q\ : std_logic;
SIGNAL \datapath|regfile|data~1217_combout\ : std_logic;
SIGNAL \datapath|regfile|data~763_q\ : std_logic;
SIGNAL \datapath|regfile|data~667_q\ : std_logic;
SIGNAL \datapath|regfile|data~1221_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1019_q\ : std_logic;
SIGNAL \datapath|regfile|data~955_q\ : std_logic;
SIGNAL \datapath|regfile|data~987_q\ : std_logic;
SIGNAL \datapath|regfile|data~827_q\ : std_logic;
SIGNAL \datapath|regfile|data~891_q\ : std_logic;
SIGNAL \datapath|regfile|data~859_q\ : std_logic;
SIGNAL \datapath|regfile|data~795_q\ : std_logic;
SIGNAL \datapath|regfile|data~1225_combout\ : std_logic;
SIGNAL \datapath|regfile|data~923_q\ : std_logic;
SIGNAL \datapath|regfile|data~1229_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1233_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~19_combout\ : std_logic;
SIGNAL \datapath|alu|Selector18~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~42_combout\ : std_logic;
SIGNAL \datapath|alu|Selector10~2_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~89_sumout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~57DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~85_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector10~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector10~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[21]~13_combout\ : std_logic;
SIGNAL \datapath|regfile|data~181_q\ : std_logic;
SIGNAL \datapath|regfile|data~245_q\ : std_logic;
SIGNAL \datapath|regfile|data~213_q\ : std_logic;
SIGNAL \datapath|regfile|data~53_q\ : std_logic;
SIGNAL \datapath|regfile|data~85_q\ : std_logic;
SIGNAL \datapath|regfile|data~117_q\ : std_logic;
SIGNAL \datapath|regfile|data~1384_combout\ : std_logic;
SIGNAL \datapath|regfile|data~149_q\ : std_logic;
SIGNAL \datapath|regfile|data~1385_combout\ : std_logic;
SIGNAL \datapath|regfile|data~501feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~501_q\ : std_logic;
SIGNAL \datapath|regfile|data~437_q\ : std_logic;
SIGNAL \datapath|regfile|data~469_q\ : std_logic;
SIGNAL \datapath|regfile|data~373_q\ : std_logic;
SIGNAL \datapath|regfile|data~309_q\ : std_logic;
SIGNAL \datapath|regfile|data~341_q\ : std_logic;
SIGNAL \datapath|regfile|data~277_q\ : std_logic;
SIGNAL \datapath|regfile|data~1389_combout\ : std_logic;
SIGNAL \datapath|regfile|data~405feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~405_q\ : std_logic;
SIGNAL \datapath|regfile|data~1393_combout\ : std_logic;
SIGNAL \datapath|regfile|data~693_q\ : std_logic;
SIGNAL \datapath|regfile|data~757feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~757_q\ : std_logic;
SIGNAL \datapath|regfile|data~725_q\ : std_logic;
SIGNAL \datapath|regfile|data~565_q\ : std_logic;
SIGNAL \datapath|regfile|data~597_q\ : std_logic;
SIGNAL \datapath|regfile|data~629feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~629_q\ : std_logic;
SIGNAL \datapath|regfile|data~533_q\ : std_logic;
SIGNAL \datapath|regfile|data~1397_combout\ : std_logic;
SIGNAL \datapath|regfile|data~661_q\ : std_logic;
SIGNAL \datapath|regfile|data~1401_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1013feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1013_q\ : std_logic;
SIGNAL \datapath|regfile|data~949_q\ : std_logic;
SIGNAL \datapath|regfile|data~981_q\ : std_logic;
SIGNAL \datapath|regfile|data~821feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~821_q\ : std_logic;
SIGNAL \datapath|regfile|data~853feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~853_q\ : std_logic;
SIGNAL \datapath|regfile|data~885_q\ : std_logic;
SIGNAL \datapath|regfile|data~789_q\ : std_logic;
SIGNAL \datapath|regfile|data~1405_combout\ : std_logic;
SIGNAL \datapath|regfile|data~917_q\ : std_logic;
SIGNAL \datapath|regfile|data~1409_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1413_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~17_combout\ : std_logic;
SIGNAL \datapath|alu|Selector22~0_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~22_combout\ : std_logic;
SIGNAL \datapath|alu|Selector14~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~69_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector14~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~73_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector14~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[17]~17DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|data~689feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~689_q\ : std_logic;
SIGNAL \datapath|regfilemux|f[17]~17_combout\ : std_logic;
SIGNAL \datapath|regfile|data~721_q\ : std_logic;
SIGNAL \datapath|regfile|data~753feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~753_q\ : std_logic;
SIGNAL \datapath|regfile|data~561feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~561_q\ : std_logic;
SIGNAL \datapath|regfile|data~625feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~625_q\ : std_logic;
SIGNAL \datapath|regfile|data~593_q\ : std_logic;
SIGNAL \datapath|regfile|data~529_q\ : std_logic;
SIGNAL \datapath|regfile|data~1517_combout\ : std_logic;
SIGNAL \datapath|regfile|data~657feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~657_q\ : std_logic;
SIGNAL \datapath|regfile|data~1521_combout\ : std_logic;
SIGNAL \datapath|regfile|data~497_q\ : std_logic;
SIGNAL \datapath|regfile|data~465_q\ : std_logic;
SIGNAL \datapath|regfile|data~369feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~369_q\ : std_logic;
SIGNAL \datapath|regfile|data~305_q\ : std_logic;
SIGNAL \datapath|regfile|data~337_q\ : std_logic;
SIGNAL \datapath|regfile|data~273_q\ : std_logic;
SIGNAL \datapath|regfile|data~1509_combout\ : std_logic;
SIGNAL \datapath|regfile|data~433feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~433_q\ : std_logic;
SIGNAL \datapath|regfile|data~401feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~401_q\ : std_logic;
SIGNAL \datapath|regfile|data~1513_combout\ : std_logic;
SIGNAL \datapath|regfile|data~241feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~241_q\ : std_logic;
SIGNAL \datapath|regfile|data~177feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~177_q\ : std_logic;
SIGNAL \datapath|regfile|data~209_q\ : std_logic;
SIGNAL \datapath|regfile|data~81_q\ : std_logic;
SIGNAL \datapath|regfile|data~49feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~49_q\ : std_logic;
SIGNAL \datapath|regfile|data~113_q\ : std_logic;
SIGNAL \datapath|regfile|data~1504_combout\ : std_logic;
SIGNAL \datapath|regfile|data~145_q\ : std_logic;
SIGNAL \datapath|regfile|data~1505_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1009feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1009_q\ : std_logic;
SIGNAL \datapath|regfile|data~945feeder_combout\ : std_logic;
SIGNAL \datapath|regfile|data~945_q\ : std_logic;
SIGNAL \datapath|regfile|data~977_q\ : std_logic;
SIGNAL \datapath|regfile|data~881_q\ : std_logic;
SIGNAL \datapath|regfile|data~849_q\ : std_logic;
SIGNAL \datapath|regfile|data~817_q\ : std_logic;
SIGNAL \datapath|regfile|data~785_q\ : std_logic;
SIGNAL \datapath|regfile|data~1525_combout\ : std_logic;
SIGNAL \datapath|regfile|data~913_q\ : std_logic;
SIGNAL \datapath|regfile|data~1529_combout\ : std_logic;
SIGNAL \datapath|regfile|data~1533_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~3_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight1~4_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~1_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~2_combout\ : std_logic;
SIGNAL \datapath|alu|ShiftRight0~5_combout\ : std_logic;
SIGNAL \datapath|alu|Selector31~1_combout\ : std_logic;
SIGNAL \datapath|alu|Add1~5_sumout\ : std_logic;
SIGNAL \datapath|alu|Selector31~0_combout\ : std_logic;
SIGNAL \datapath|alu|Selector31~2_combout\ : std_logic;
SIGNAL \control|load_mar~combout\ : std_logic;
SIGNAL \datapath|alu|Selector29~2_combout\ : std_logic;
SIGNAL \datapath|marmux|f[5]~0_combout\ : std_logic;
SIGNAL \datapath|marmux|f[6]~1_combout\ : std_logic;
SIGNAL \datapath|alu|Selector24~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector18~5_combout\ : std_logic;
SIGNAL \datapath|alu|Selector14~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector13~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector12~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector12~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector11~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector11~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector10~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector10~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector9~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector9~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector8~0DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|Selector8~2_combout\ : std_logic;
SIGNAL \datapath|alu|Selector7~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector7~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector6~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector6~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector5~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector5~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~7_combout\ : std_logic;
SIGNAL \datapath|alu|Selector4~6_combout\ : std_logic;
SIGNAL \datapath|mar|data[27]~feeder_combout\ : std_logic;
SIGNAL \datapath|alu|Selector3~3_combout\ : std_logic;
SIGNAL \datapath|alu|Selector2~5_combout\ : std_logic;
SIGNAL \datapath|alu|Selector2~4_combout\ : std_logic;
SIGNAL \datapath|alu|Selector1~7_combout\ : std_logic;
SIGNAL \datapath|mdr|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|ir|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mar|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|pc|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector24~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~44_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[7]~11_combout\ : std_logic;
SIGNAL \datapath|ir|ALT_INV_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|alumux1|ALT_INV_f[7]~12_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector25~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~43_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[6]~10_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[6]~11_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector26~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector26~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~42_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~41_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[5]~9_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[5]~10_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector27~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector27~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector27~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~40_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[4]~9_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~39_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~9_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~8_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[31]~8_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~38_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~37_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~36_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~35_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~34_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[3]~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~33_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~32_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~31_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector29~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~30_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~29_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~28_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~27_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~26_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~25_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[2]~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~24_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~23_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector30~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector30~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector30~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~22_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~21_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~20_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~19_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~18_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~17_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[1]~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector30~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~16_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~15_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[6]~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~14_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[5]~3_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[6]~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~13_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~12_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector31~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector31~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_aluop[1]~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[4]~8_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[4]~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1983_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~963_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~835_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~771_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~867_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~803_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~899_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~995_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~931_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~707_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~579_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~515_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~611_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~547_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~643_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~739_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~675_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~451_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~323_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~259_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~355_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~291_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~387_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~483_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~419_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~195_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1954_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~67_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~99_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~35_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~131_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~227_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~163_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1953_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~961_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~833_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~769_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~865_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~801_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~897_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~993_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~929_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~705_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~577_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~513_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~609_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~545_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~641_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~737_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~673_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~449_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~321_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~257_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~353_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~289_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~385_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~481_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~417_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~193_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1924_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~65_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~97_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~33_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~129_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~225_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~161_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1923_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~962_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~834_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~770_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~866_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~802_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~898_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~994_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~930_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~706_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~578_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~514_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~610_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~546_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~642_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~738_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~674_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~450_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~322_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~258_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~354_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~290_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~386_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~482_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~418_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~194_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1894_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~66_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~98_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~34_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~130_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~226_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~162_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1893_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~965_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~837_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~773_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~869_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~805_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~901_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~997_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~933_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~709_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~581_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~517_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~613_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~549_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~645_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~741_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~677_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~453_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~325_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~261_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~357_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~293_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~389_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~485_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~421_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~197_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1864_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~69_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~101_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~37_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~133_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~229_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~165_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1863_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~964_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~836_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~772_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~868_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~804_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~900_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~996_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~932_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~708_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~580_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~516_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~612_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~548_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~644_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~740_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~676_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~452_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~324_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~260_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~356_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~292_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~388_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~484_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~420_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~196_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1834_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~68_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~100_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~36_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~132_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~228_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~164_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1833_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~967_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~839_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~775_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~871_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~807_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~903_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~999_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~935_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~711_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~583_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~519_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~615_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~551_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~647_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~743_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~679_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~455_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~327_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~263_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~359_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~295_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~391_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~487_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~423_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~199_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1804_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~71_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~103_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~39_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~135_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~231_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~167_q\ : std_logic;
SIGNAL \datapath|pc|ALT_INV_data\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \datapath|regfile|ALT_INV_data~1803_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~966_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~838_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~774_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~870_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~806_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~902_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~998_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~934_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~710_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~582_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~518_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~614_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~550_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~646_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~742_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~678_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~454_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~326_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~262_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~358_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~294_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~390_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~486_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~422_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~198_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1774_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~70_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~102_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~38_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~134_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~230_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~166_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1773_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~969_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~841_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~777_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~873_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~809_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~905_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1001_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~937_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~713_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~585_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~521_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~617_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~553_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~649_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~745_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~681_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~457_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~329_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~265_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~361_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~297_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~393_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~489_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~425_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~201_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1744_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~73_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~105_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~41_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~137_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~233_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~169_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1743_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~968_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~840_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~776_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~872_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~808_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~904_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1000_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~936_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~712_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~584_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~520_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~616_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~552_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~648_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~744_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~680_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~456_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~328_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~264_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~360_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~296_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~392_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~488_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~424_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~200_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1714_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~72_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~104_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~40_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~136_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~232_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~168_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1713_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~971_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~843_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~779_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~875_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~811_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~907_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1003_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~939_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~715_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~587_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~523_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~619_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~555_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~651_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~747_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~683_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~459_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~331_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~267_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~363_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~299_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~395_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~491_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~427_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~203_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1684_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~75_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~107_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~43_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~139_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~235_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~171_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1683_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~970_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~842_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~778_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~874_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~810_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~906_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1002_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~938_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~714_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~586_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~522_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~618_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~554_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~650_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~746_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~682_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~458_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~330_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~266_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~362_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~298_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~394_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~490_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~426_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~202_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1654_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~74_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~106_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~42_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~138_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~234_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~170_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1653_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~973_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~845_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~781_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~877_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~813_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~909_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1005_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~941_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~717_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~589_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~525_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~621_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~557_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~653_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~749_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~685_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~461_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~333_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~269_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~365_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~301_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~397_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~493_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~429_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~205_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1624_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~77_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~109_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~45_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~141_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~237_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~173_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1623_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~972_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~844_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~780_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~876_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~812_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~908_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1004_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~940_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~716_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~588_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~524_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~620_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~556_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~652_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~748_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~684_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~460_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~332_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~268_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~364_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~300_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~396_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~492_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~428_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~204_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1594_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~76_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~108_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~44_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~140_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~236_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~172_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1593_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~975_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~847_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~783_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~879_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~815_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~911_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1007_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~943_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~719_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~591_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~527_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~623_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~559_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~655_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~751_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~687_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~463_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~335_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~271_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~367_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~303_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~399_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~495_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~431_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~207_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1564_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~79_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~111_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~47_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~143_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~239_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~175_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1563_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~974_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~846_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~782_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~878_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~814_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~910_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1006_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~942_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~718_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~590_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~526_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~622_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~558_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~654_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~750_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~686_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~462_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~334_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~270_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~366_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~302_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~398_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~494_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~430_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~206_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1534_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~78_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~110_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~46_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~142_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~238_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~174_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1533_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~977_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~849_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~785_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~881_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~817_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~913_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1009_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~945_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~721_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~593_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~529_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~625_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~561_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~657_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~753_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~689_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~465_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~337_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~273_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~369_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~305_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~401_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~497_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~433_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~209_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1504_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~81_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~113_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~49_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~145_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~241_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~177_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1503_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~976_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~848_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~784_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~880_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~816_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~912_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1008_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~944_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~720_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~592_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~528_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~624_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~560_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~656_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~752_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~688_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~464_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~336_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~272_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~368_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~304_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~400_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~496_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~432_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~208_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1474_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~80_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~112_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~48_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~144_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~240_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~176_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1473_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~979_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~851_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~787_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~883_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~819_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~915_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1011_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~947_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~723_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~595_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~531_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~627_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~563_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~659_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~755_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~691_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~467_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~339_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~275_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~371_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~307_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~403_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~499_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~435_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~211_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1444_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~83_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~115_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~51_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~147_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~243_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~179_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1443_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~978_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~850_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~786_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~882_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~818_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~914_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1010_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~946_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~722_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~594_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~530_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~626_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~562_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~658_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~754_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~690_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~466_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~338_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~274_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~370_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~306_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~402_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~498_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~434_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~210_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1414_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~82_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~114_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~50_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~146_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~242_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~178_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1413_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~981_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~853_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~789_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~885_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~821_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~917_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1013_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~949_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~725_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~597_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~533_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~629_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~565_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~661_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~757_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~693_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~469_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~341_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~277_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~373_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~309_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~405_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~501_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~437_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~213_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1384_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~85_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~117_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~53_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~149_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~245_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~181_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1383_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~980_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~852_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~788_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~884_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~820_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~916_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1012_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~948_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~724_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~596_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~532_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~628_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~564_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~660_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~756_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~692_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~468_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~340_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~276_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~372_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~308_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~404_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~500_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~436_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~212_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1354_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~84_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~116_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~52_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~148_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~244_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~180_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1353_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~983_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~855_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~791_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~887_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~823_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~919_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1015_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~951_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~727_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~599_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~535_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~631_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~567_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~663_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~759_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~695_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~471_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~343_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~279_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~375_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~311_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~407_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~503_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~439_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~215_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1324_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~87_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~119_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~55_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~151_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~247_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~183_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1323_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~982_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~854_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~790_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~886_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~822_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~918_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1014_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~950_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~726_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~598_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~534_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~630_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~566_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~662_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~758_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~694_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~470_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~342_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~278_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~374_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~310_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~406_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~502_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~438_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~214_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1294_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~86_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~118_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~54_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~150_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~246_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~182_q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1293_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~985_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~857_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~793_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~889_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~825_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~921_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1017_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~953_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~729_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~601_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~537_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~633_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~569_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~665_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~761_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~697_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~473_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~345_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~281_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~377_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~313_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~409_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~505_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~441_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~217_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1264_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~89_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~121_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~57_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~153_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~249_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~185_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1263_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~984_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~856_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~792_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~888_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~824_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~920_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1016_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~952_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~728_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~600_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~536_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~632_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~568_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~664_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~760_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~696_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~472_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~344_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~280_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~376_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~312_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~408_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~504_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~440_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~216_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1234_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~88_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~120_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~56_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~152_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~248_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~184_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1233_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~987_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~859_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~795_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~891_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~827_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~923_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1019_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~955_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~731_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~603_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~539_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~635_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~571_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~667_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~763_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~699_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~475_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~347_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~283_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~379_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~315_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~411_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~507_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~443_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~219_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1204_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~91_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~123_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~59_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~155_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~251_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~187_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1203_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~986_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~858_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~794_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~890_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~826_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~922_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1018_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~954_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~730_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~602_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~538_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~634_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~570_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~666_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~762_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~698_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~474_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~346_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~282_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~378_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~314_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~410_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~506_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~442_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~218_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1174_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~90_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~122_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~58_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~154_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~250_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~186_q\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[2]~6_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[2]~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1173_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~989_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~861_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~797_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~893_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~829_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~925_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1021_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~957_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~733_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~605_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~541_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~637_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~573_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~669_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~765_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~701_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~477_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~349_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~285_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~381_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~317_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~413_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~509_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~445_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~221_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1144_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~93_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~125_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~61_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~157_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~253_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~189_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1143_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~988_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~860_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~796_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~892_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~828_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~924_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1020_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~956_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~732_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~604_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~540_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~636_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~572_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~668_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~764_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~700_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~476_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~348_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~284_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~380_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~316_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~412_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~508_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~444_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~220_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1114_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~92_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~124_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~60_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~156_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~252_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~188_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1113_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~991_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~863_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~799_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~895_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~831_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~927_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1023_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~959_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~735_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~607_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~543_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~639_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~575_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~671_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~767_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~703_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~479_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~351_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~287_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~383_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~319_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~415_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~511_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~447_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~223_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1084_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~95_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~127_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~63_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~159_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~255_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~191_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1083_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~990_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~862_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~798_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~894_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~830_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~926_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1022_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~958_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~734_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~606_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~542_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~638_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~574_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~670_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~766_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~702_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~478_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~350_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~286_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~382_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~318_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~414_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~510_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~446_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~222_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1054_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~94_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~126_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~62_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~158_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~254_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~190_q\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[1]~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[3]~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_aluop[2]~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[0]~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[0]~1_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[0]~1_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1053_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~960_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~832_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~768_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~864_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~800_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~896_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~992_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~928_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~704_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~576_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~512_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~608_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~544_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~640_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~736_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~672_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~448_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~320_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~256_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~352_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~288_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~384_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~480_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~416_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~192_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1024_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~64_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~96_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~32_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~128_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~224_q\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~160_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[0]~0_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.fetch3~q\ : std_logic;
SIGNAL \control|ALT_INV_WideNor2~0_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[0]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.ld2~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_lui~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_imm~q\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[1]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_br~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_auipc~q\ : std_logic;
SIGNAL \control|ALT_INV_state.st2~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideNor0~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.decode~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideNor0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.calc_addr~q\ : std_logic;
SIGNAL \control|ALT_INV_state.fetch1~q\ : std_logic;
SIGNAL \control|ALT_INV_state.st1~q\ : std_logic;
SIGNAL \control|ALT_INV_load_mdr~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.ld1~q\ : std_logic;
SIGNAL \control|ALT_INV_state.fetch2~q\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~56_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector29~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~36_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector27~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~32_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~115_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector26~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~28_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector25~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~24_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector24~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~111_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector23~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~107_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector22~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~103_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector20~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~99_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector16~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~95_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~91_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector3~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector2~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~10_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~129_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector15~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1979_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1975_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1971_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1967_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1963_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1959_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1955_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1949_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1945_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1941_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1937_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1933_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1929_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1925_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1919_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1915_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1911_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1907_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1903_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1899_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1895_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1889_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1885_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1881_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1877_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1873_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1869_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1865_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1859_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1855_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1851_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1847_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1843_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1839_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1835_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1829_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1825_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1821_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1817_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1813_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1809_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1805_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1799_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1795_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1791_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1787_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1783_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1779_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1775_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1769_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1765_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1761_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1757_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1753_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1749_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1745_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1739_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1735_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1731_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1727_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1723_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1719_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1715_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1709_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1705_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1701_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1697_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1693_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1689_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1685_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1679_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1675_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1671_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1667_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1663_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1659_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1655_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1649_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1645_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1641_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1637_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1633_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1629_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1625_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1619_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1615_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1611_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1607_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1603_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1599_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1595_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1589_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1585_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1581_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1577_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1573_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1569_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1565_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1559_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1555_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1551_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1547_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1543_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1539_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1535_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1529_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1525_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1521_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1517_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1513_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1509_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1505_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1499_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1495_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1491_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1487_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1483_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1479_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1475_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1469_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1465_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1461_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1457_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1453_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1449_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1445_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1439_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1435_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1431_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1427_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1423_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1419_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1415_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1409_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1405_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1401_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1397_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1393_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1389_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1385_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1379_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1375_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1371_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1367_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1363_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1359_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1355_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1349_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1345_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1341_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1337_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1333_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1329_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1325_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1319_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1315_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1311_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1307_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1303_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1299_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1295_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1289_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1285_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1281_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1277_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1273_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1269_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1265_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1259_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1255_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1251_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1247_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1243_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1239_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1235_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1229_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1225_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1221_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1217_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1213_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1209_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1205_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1199_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1195_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1191_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1187_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1183_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1179_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1175_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1169_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1165_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1161_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1157_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1153_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1149_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1145_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1139_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1135_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1131_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1127_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1123_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1119_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1115_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1109_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1105_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1101_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1097_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1093_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1089_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1085_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1079_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1075_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1071_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1067_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1063_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1059_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1055_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1049_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1045_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1041_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1037_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1033_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1029_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1025_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[16]~16DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[28]~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector8~0DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~57DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~44DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~28DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1743DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1593DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1203DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1143DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~5DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector24~2DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector29~2DUPLICATE_combout\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_resp~input_o\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector0~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[23]~34_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[23]~33_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector2~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector5~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector6~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector7~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector8~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector9~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector10~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector11~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector12~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~9_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~8_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector3~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector3~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector13~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector13~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[3]~32_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[1]~31_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[2]~30_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[5]~29_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[4]~28_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[7]~27_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[6]~26_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[9]~25_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[8]~24_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[11]~23_combout\ : std_logic;
SIGNAL \datapath|mdr|ALT_INV_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|regfilemux|ALT_INV_f[10]~22_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[13]~21_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[12]~20_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[15]~19_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[14]~18_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[17]~17_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[16]~16_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[19]~15_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[18]~14_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[21]~13_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[20]~12_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[23]~11_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[22]~10_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[25]~9_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[24]~8_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[27]~7_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[26]~6_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[29]~5_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[28]~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[31]~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[30]~2_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~2006_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~2005_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1998_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1996_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1994_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1991_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1986_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_data~1984_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \datapath|regfile|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[0]~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector11~5_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector11~4_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector11~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector11~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~55_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~90_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~89_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~88_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~6_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[30]~34_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~87_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~4_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[30]~34_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector2~3_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[29]~33_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector2~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~86_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[29]~33_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector3~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[28]~32_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~85_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[28]~32_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~5_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[27]~31_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[27]~31_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~84_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~83_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~82_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector5~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[26]~30_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector5~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[26]~30_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~81_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~80_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~79_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector6~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[25]~29_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector6~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[25]~29_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~78_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~77_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~76_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector7~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[24]~28_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector7~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[24]~28_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~75_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~74_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~73_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~72_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~71_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector8~1_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[23]~27_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[23]~27_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~70_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~69_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector9~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[22]~26_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector9~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[22]~26_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~68_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~67_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector10~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[21]~25_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector10~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[21]~25_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~66_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~65_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector11~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[20]~24_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[20]~24_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~64_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~63_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector12~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[19]~23_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector12~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[19]~23_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~62_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~61_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~60_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector13~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[18]~22_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector13~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[18]~22_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~59_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~58_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector14~2_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[17]~21_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector14~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector28~10_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[17]~21_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~57_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~56_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~55_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_f~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~54_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_f~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_f~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~54_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~53_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~23_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[16]~20_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector16~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~52_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector16~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector16~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~53_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[15]~19_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[15]~20_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~51_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~50_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~49_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~52_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[14]~18_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[14]~19_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector17~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~51_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[13]~18_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~48_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~47_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~46_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~45_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[13]~17_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~7_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~6_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~44_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~43_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~50_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[12]~16_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[12]~17_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector19~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector20~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector20~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~22_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector20~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector20~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~49_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[11]~15_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[11]~16_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector21~5_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector21~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~21_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector21~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector21~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~48_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[10]~14_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[10]~15_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector22~4_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector22~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector22~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~47_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[9]~13_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[9]~14_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector23~3_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector23~2_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~46_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight1~45_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[8]~12_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[8]~13_combout\ : std_logic;
SIGNAL \datapath|alu|ALT_INV_Selector24~1_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_mem_resp <= mem_resp;
ww_mem_rdata <= mem_rdata;
mem_read <= ww_mem_read;
mem_write <= ww_mem_write;
mem_byte_enable <= ww_mem_byte_enable;
mem_address <= ww_mem_address;
mem_wdata <= ww_mem_wdata;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\datapath|alu|ALT_INV_ShiftLeft0~27_combout\ <= NOT \datapath|alu|ShiftLeft0~27_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~26_combout\ <= NOT \datapath|alu|ShiftLeft0~26_combout\;
\datapath|alu|ALT_INV_Selector24~0_combout\ <= NOT \datapath|alu|Selector24~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~44_combout\ <= NOT \datapath|alu|ShiftRight1~44_combout\;
\datapath|alu|ALT_INV_ShiftRight0~17_combout\ <= NOT \datapath|alu|ShiftRight0~17_combout\;
\datapath|alumux2|ALT_INV_f[7]~11_combout\ <= NOT \datapath|alumux2|f[7]~11_combout\;
\datapath|ir|ALT_INV_data\(27) <= NOT \datapath|ir|data\(27);
\datapath|alumux1|ALT_INV_f[7]~12_combout\ <= NOT \datapath|alumux1|f[7]~12_combout\;
\datapath|alu|ALT_INV_Selector25~2_combout\ <= NOT \datapath|alu|Selector25~2_combout\;
\datapath|alu|ALT_INV_Selector25~1_combout\ <= NOT \datapath|alu|Selector25~1_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~25_combout\ <= NOT \datapath|alu|ShiftLeft0~25_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~24_combout\ <= NOT \datapath|alu|ShiftLeft0~24_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~23_combout\ <= NOT \datapath|alu|ShiftLeft0~23_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~22_combout\ <= NOT \datapath|alu|ShiftLeft0~22_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~21_combout\ <= NOT \datapath|alu|ShiftLeft0~21_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~20_combout\ <= NOT \datapath|alu|ShiftLeft0~20_combout\;
\datapath|alu|ALT_INV_ShiftRight0~16_combout\ <= NOT \datapath|alu|ShiftRight0~16_combout\;
\datapath|alu|ALT_INV_Selector25~0_combout\ <= NOT \datapath|alu|Selector25~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~43_combout\ <= NOT \datapath|alu|ShiftRight1~43_combout\;
\datapath|alu|ALT_INV_Selector17~0_combout\ <= NOT \datapath|alu|Selector17~0_combout\;
\datapath|alumux2|ALT_INV_f[6]~10_combout\ <= NOT \datapath|alumux2|f[6]~10_combout\;
\datapath|ir|ALT_INV_data\(26) <= NOT \datapath|ir|data\(26);
\datapath|alumux1|ALT_INV_f[6]~11_combout\ <= NOT \datapath|alumux1|f[6]~11_combout\;
\datapath|alu|ALT_INV_Selector26~2_combout\ <= NOT \datapath|alu|Selector26~2_combout\;
\datapath|alu|ALT_INV_Selector26~1_combout\ <= NOT \datapath|alu|Selector26~1_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~19_combout\ <= NOT \datapath|alu|ShiftLeft0~19_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~18_combout\ <= NOT \datapath|alu|ShiftLeft0~18_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~17_combout\ <= NOT \datapath|alu|ShiftLeft0~17_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~16_combout\ <= NOT \datapath|alu|ShiftLeft0~16_combout\;
\datapath|alu|ALT_INV_ShiftRight0~15_combout\ <= NOT \datapath|alu|ShiftRight0~15_combout\;
\datapath|alu|ALT_INV_Selector26~0_combout\ <= NOT \datapath|alu|Selector26~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~42_combout\ <= NOT \datapath|alu|ShiftRight1~42_combout\;
\datapath|alu|ALT_INV_Selector18~0_combout\ <= NOT \datapath|alu|Selector18~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~41_combout\ <= NOT \datapath|alu|ShiftRight1~41_combout\;
\datapath|alumux2|ALT_INV_f[5]~9_combout\ <= NOT \datapath|alumux2|f[5]~9_combout\;
\datapath|ir|ALT_INV_data\(25) <= NOT \datapath|ir|data\(25);
\datapath|alumux1|ALT_INV_f[5]~10_combout\ <= NOT \datapath|alumux1|f[5]~10_combout\;
\datapath|alu|ALT_INV_Selector27~2_combout\ <= NOT \datapath|alu|Selector27~2_combout\;
\datapath|alu|ALT_INV_Selector27~1_combout\ <= NOT \datapath|alu|Selector27~1_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~15_combout\ <= NOT \datapath|alu|ShiftLeft0~15_combout\;
\datapath|alu|ALT_INV_Selector27~0_combout\ <= NOT \datapath|alu|Selector27~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~40_combout\ <= NOT \datapath|alu|ShiftRight1~40_combout\;
\datapath|alu|ALT_INV_Selector19~0_combout\ <= NOT \datapath|alu|Selector19~0_combout\;
\datapath|alumux1|ALT_INV_f[4]~9_combout\ <= NOT \datapath|alumux1|f[4]~9_combout\;
\datapath|alu|ALT_INV_ShiftRight1~39_combout\ <= NOT \datapath|alu|ShiftRight1~39_combout\;
\datapath|alu|ALT_INV_Selector28~9_combout\ <= NOT \datapath|alu|Selector28~9_combout\;
\datapath|alu|ALT_INV_Selector28~8_combout\ <= NOT \datapath|alu|Selector28~8_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~14_combout\ <= NOT \datapath|alu|ShiftLeft0~14_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~13_combout\ <= NOT \datapath|alu|ShiftLeft0~13_combout\;
\datapath|alumux1|ALT_INV_f[31]~8_combout\ <= NOT \datapath|alumux1|f[31]~8_combout\;
\datapath|alu|ALT_INV_Selector28~7_combout\ <= NOT \datapath|alu|Selector28~7_combout\;
\datapath|alu|ALT_INV_ShiftRight1~38_combout\ <= NOT \datapath|alu|ShiftRight1~38_combout\;
\datapath|alu|ALT_INV_ShiftRight1~37_combout\ <= NOT \datapath|alu|ShiftRight1~37_combout\;
\datapath|alu|ALT_INV_Selector20~0_combout\ <= NOT \datapath|alu|Selector20~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~36_combout\ <= NOT \datapath|alu|ShiftRight1~36_combout\;
\datapath|alu|ALT_INV_ShiftRight1~35_combout\ <= NOT \datapath|alu|ShiftRight1~35_combout\;
\datapath|alu|ALT_INV_ShiftRight1~34_combout\ <= NOT \datapath|alu|ShiftRight1~34_combout\;
\datapath|alumux1|ALT_INV_f[3]~7_combout\ <= NOT \datapath|alumux1|f[3]~7_combout\;
\datapath|alu|ALT_INV_Selector28~6_combout\ <= NOT \datapath|alu|Selector28~6_combout\;
\datapath|alu|ALT_INV_ShiftRight1~33_combout\ <= NOT \datapath|alu|ShiftRight1~33_combout\;
\datapath|alu|ALT_INV_ShiftRight0~14_combout\ <= NOT \datapath|alu|ShiftRight0~14_combout\;
\datapath|alu|ALT_INV_ShiftRight1~32_combout\ <= NOT \datapath|alu|ShiftRight1~32_combout\;
\datapath|alu|ALT_INV_ShiftRight1~31_combout\ <= NOT \datapath|alu|ShiftRight1~31_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~12_combout\ <= NOT \datapath|alu|ShiftLeft0~12_combout\;
\datapath|alu|ALT_INV_Selector29~1_combout\ <= NOT \datapath|alu|Selector29~1_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~11_combout\ <= NOT \datapath|alu|ShiftLeft0~11_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~10_combout\ <= NOT \datapath|alu|ShiftLeft0~10_combout\;
\datapath|alu|ALT_INV_ShiftRight0~13_combout\ <= NOT \datapath|alu|ShiftRight0~13_combout\;
\datapath|alu|ALT_INV_ShiftRight0~12_combout\ <= NOT \datapath|alu|ShiftRight0~12_combout\;
\datapath|alu|ALT_INV_Selector29~0_combout\ <= NOT \datapath|alu|Selector29~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~30_combout\ <= NOT \datapath|alu|ShiftRight1~30_combout\;
\datapath|alu|ALT_INV_ShiftRight1~29_combout\ <= NOT \datapath|alu|ShiftRight1~29_combout\;
\datapath|alu|ALT_INV_ShiftRight1~28_combout\ <= NOT \datapath|alu|ShiftRight1~28_combout\;
\datapath|alu|ALT_INV_ShiftRight1~27_combout\ <= NOT \datapath|alu|ShiftRight1~27_combout\;
\datapath|alu|ALT_INV_ShiftRight0~11_combout\ <= NOT \datapath|alu|ShiftRight0~11_combout\;
\datapath|alu|ALT_INV_ShiftRight1~26_combout\ <= NOT \datapath|alu|ShiftRight1~26_combout\;
\datapath|alu|ALT_INV_ShiftRight1~25_combout\ <= NOT \datapath|alu|ShiftRight1~25_combout\;
\datapath|alumux1|ALT_INV_f[2]~6_combout\ <= NOT \datapath|alumux1|f[2]~6_combout\;
\datapath|alu|ALT_INV_Selector21~0_combout\ <= NOT \datapath|alu|Selector21~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~24_combout\ <= NOT \datapath|alu|ShiftRight1~24_combout\;
\datapath|alu|ALT_INV_ShiftRight1~23_combout\ <= NOT \datapath|alu|ShiftRight1~23_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~9_combout\ <= NOT \datapath|alu|ShiftLeft0~9_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~8_combout\ <= NOT \datapath|alu|ShiftLeft0~8_combout\;
\datapath|alu|ALT_INV_Selector30~3_combout\ <= NOT \datapath|alu|Selector30~3_combout\;
\datapath|alu|ALT_INV_Selector28~5_combout\ <= NOT \datapath|alu|Selector28~5_combout\;
\datapath|alu|ALT_INV_Selector28~4_combout\ <= NOT \datapath|alu|Selector28~4_combout\;
\datapath|alu|ALT_INV_Selector28~3_combout\ <= NOT \datapath|alu|Selector28~3_combout\;
\datapath|alu|ALT_INV_Selector16~0_combout\ <= NOT \datapath|alu|Selector16~0_combout\;
\datapath|alu|ALT_INV_Selector30~2_combout\ <= NOT \datapath|alu|Selector30~2_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~7_combout\ <= NOT \datapath|alu|ShiftLeft0~7_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~6_combout\ <= NOT \datapath|alu|ShiftLeft0~6_combout\;
\datapath|alu|ALT_INV_Selector28~2_combout\ <= NOT \datapath|alu|Selector28~2_combout\;
\datapath|alu|ALT_INV_Selector28~1_combout\ <= NOT \datapath|alu|Selector28~1_combout\;
\datapath|alu|ALT_INV_ShiftRight0~10_combout\ <= NOT \datapath|alu|ShiftRight0~10_combout\;
\datapath|alu|ALT_INV_ShiftRight0~9_combout\ <= NOT \datapath|alu|ShiftRight0~9_combout\;
\datapath|alu|ALT_INV_ShiftRight0~8_combout\ <= NOT \datapath|alu|ShiftRight0~8_combout\;
\datapath|alu|ALT_INV_Selector30~1_combout\ <= NOT \datapath|alu|Selector30~1_combout\;
\datapath|alu|ALT_INV_ShiftRight1~22_combout\ <= NOT \datapath|alu|ShiftRight1~22_combout\;
\datapath|alu|ALT_INV_ShiftRight1~21_combout\ <= NOT \datapath|alu|ShiftRight1~21_combout\;
\datapath|alu|ALT_INV_ShiftRight1~20_combout\ <= NOT \datapath|alu|ShiftRight1~20_combout\;
\datapath|alu|ALT_INV_ShiftRight1~19_combout\ <= NOT \datapath|alu|ShiftRight1~19_combout\;
\datapath|alu|ALT_INV_Selector22~0_combout\ <= NOT \datapath|alu|Selector22~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~18_combout\ <= NOT \datapath|alu|ShiftRight1~18_combout\;
\datapath|alu|ALT_INV_ShiftRight1~17_combout\ <= NOT \datapath|alu|ShiftRight1~17_combout\;
\datapath|alu|ALT_INV_ShiftRight0~7_combout\ <= NOT \datapath|alu|ShiftRight0~7_combout\;
\datapath|alumux1|ALT_INV_f[1]~5_combout\ <= NOT \datapath|alumux1|f[1]~5_combout\;
\datapath|alu|ALT_INV_Selector30~0_combout\ <= NOT \datapath|alu|Selector30~0_combout\;
\datapath|alu|ALT_INV_Selector28~0_combout\ <= NOT \datapath|alu|Selector28~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~16_combout\ <= NOT \datapath|alu|ShiftRight1~16_combout\;
\datapath|alu|ALT_INV_ShiftRight1~15_combout\ <= NOT \datapath|alu|ShiftRight1~15_combout\;
\datapath|alumux1|ALT_INV_f[6]~4_combout\ <= NOT \datapath|alumux1|f[6]~4_combout\;
\datapath|alu|ALT_INV_ShiftRight1~14_combout\ <= NOT \datapath|alu|ShiftRight1~14_combout\;
\datapath|alumux1|ALT_INV_f[5]~3_combout\ <= NOT \datapath|alumux1|f[5]~3_combout\;
\datapath|alumux1|ALT_INV_f[6]~2_combout\ <= NOT \datapath|alumux1|f[6]~2_combout\;
\datapath|alu|ALT_INV_ShiftRight0~6_combout\ <= NOT \datapath|alu|ShiftRight0~6_combout\;
\datapath|alu|ALT_INV_ShiftRight1~13_combout\ <= NOT \datapath|alu|ShiftRight1~13_combout\;
\datapath|alu|ALT_INV_ShiftRight1~12_combout\ <= NOT \datapath|alu|ShiftRight1~12_combout\;
\datapath|alu|ALT_INV_ShiftRight1~11_combout\ <= NOT \datapath|alu|ShiftRight1~11_combout\;
\datapath|alu|ALT_INV_ShiftRight1~10_combout\ <= NOT \datapath|alu|ShiftRight1~10_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~5_combout\ <= NOT \datapath|alu|ShiftLeft0~5_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~4_combout\ <= NOT \datapath|alu|ShiftLeft0~4_combout\;
\datapath|alu|ALT_INV_Selector31~2_combout\ <= NOT \datapath|alu|Selector31~2_combout\;
\datapath|alu|ALT_INV_Selector31~1_combout\ <= NOT \datapath|alu|Selector31~1_combout\;
\datapath|alu|ALT_INV_ShiftRight1~9_combout\ <= NOT \datapath|alu|ShiftRight1~9_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~3_combout\ <= NOT \datapath|alu|ShiftLeft0~3_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~2_combout\ <= NOT \datapath|alu|ShiftLeft0~2_combout\;
\control|ALT_INV_aluop[1]~1_combout\ <= NOT \control|aluop[1]~1_combout\;
\datapath|ir|ALT_INV_data\(13) <= NOT \datapath|ir|data\(13);
\datapath|alu|ALT_INV_Selector31~0_combout\ <= NOT \datapath|alu|Selector31~0_combout\;
\datapath|alu|ALT_INV_ShiftRight0~5_combout\ <= NOT \datapath|alu|ShiftRight0~5_combout\;
\datapath|alu|ALT_INV_ShiftRight0~4_combout\ <= NOT \datapath|alu|ShiftRight0~4_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~1_combout\ <= NOT \datapath|alu|ShiftLeft0~1_combout\;
\datapath|alu|ALT_INV_ShiftRight0~3_combout\ <= NOT \datapath|alu|ShiftRight0~3_combout\;
\datapath|alumux2|ALT_INV_f[4]~8_combout\ <= NOT \datapath|alumux2|f[4]~8_combout\;
\datapath|alumux2|ALT_INV_f[4]~7_combout\ <= NOT \datapath|alumux2|f[4]~7_combout\;
\datapath|ir|ALT_INV_data\(24) <= NOT \datapath|ir|data\(24);
\datapath|ir|ALT_INV_data\(11) <= NOT \datapath|ir|data\(11);
\datapath|alu|ALT_INV_ShiftRight0~2_combout\ <= NOT \datapath|alu|ShiftRight0~2_combout\;
\datapath|alu|ALT_INV_ShiftRight0~1_combout\ <= NOT \datapath|alu|ShiftRight0~1_combout\;
\datapath|regfile|ALT_INV_data~1983_combout\ <= NOT \datapath|regfile|data~1983_combout\;
\datapath|regfile|ALT_INV_data~963_q\ <= NOT \datapath|regfile|data~963_q\;
\datapath|regfile|ALT_INV_data~835_q\ <= NOT \datapath|regfile|data~835_q\;
\datapath|regfile|ALT_INV_data~771_q\ <= NOT \datapath|regfile|data~771_q\;
\datapath|regfile|ALT_INV_data~867_q\ <= NOT \datapath|regfile|data~867_q\;
\datapath|regfile|ALT_INV_data~803_q\ <= NOT \datapath|regfile|data~803_q\;
\datapath|regfile|ALT_INV_data~899_q\ <= NOT \datapath|regfile|data~899_q\;
\datapath|regfile|ALT_INV_data~995_q\ <= NOT \datapath|regfile|data~995_q\;
\datapath|regfile|ALT_INV_data~931_q\ <= NOT \datapath|regfile|data~931_q\;
\datapath|regfile|ALT_INV_data~707_q\ <= NOT \datapath|regfile|data~707_q\;
\datapath|regfile|ALT_INV_data~579_q\ <= NOT \datapath|regfile|data~579_q\;
\datapath|regfile|ALT_INV_data~515_q\ <= NOT \datapath|regfile|data~515_q\;
\datapath|regfile|ALT_INV_data~611_q\ <= NOT \datapath|regfile|data~611_q\;
\datapath|regfile|ALT_INV_data~547_q\ <= NOT \datapath|regfile|data~547_q\;
\datapath|regfile|ALT_INV_data~643_q\ <= NOT \datapath|regfile|data~643_q\;
\datapath|regfile|ALT_INV_data~739_q\ <= NOT \datapath|regfile|data~739_q\;
\datapath|regfile|ALT_INV_data~675_q\ <= NOT \datapath|regfile|data~675_q\;
\datapath|regfile|ALT_INV_data~451_q\ <= NOT \datapath|regfile|data~451_q\;
\datapath|regfile|ALT_INV_data~323_q\ <= NOT \datapath|regfile|data~323_q\;
\datapath|regfile|ALT_INV_data~259_q\ <= NOT \datapath|regfile|data~259_q\;
\datapath|regfile|ALT_INV_data~355_q\ <= NOT \datapath|regfile|data~355_q\;
\datapath|regfile|ALT_INV_data~291_q\ <= NOT \datapath|regfile|data~291_q\;
\datapath|regfile|ALT_INV_data~387_q\ <= NOT \datapath|regfile|data~387_q\;
\datapath|regfile|ALT_INV_data~483_q\ <= NOT \datapath|regfile|data~483_q\;
\datapath|regfile|ALT_INV_data~419_q\ <= NOT \datapath|regfile|data~419_q\;
\datapath|regfile|ALT_INV_data~195_q\ <= NOT \datapath|regfile|data~195_q\;
\datapath|regfile|ALT_INV_data~1954_combout\ <= NOT \datapath|regfile|data~1954_combout\;
\datapath|regfile|ALT_INV_data~67_q\ <= NOT \datapath|regfile|data~67_q\;
\datapath|regfile|ALT_INV_data~99_q\ <= NOT \datapath|regfile|data~99_q\;
\datapath|regfile|ALT_INV_data~35_q\ <= NOT \datapath|regfile|data~35_q\;
\datapath|regfile|ALT_INV_data~131_q\ <= NOT \datapath|regfile|data~131_q\;
\datapath|regfile|ALT_INV_data~227_q\ <= NOT \datapath|regfile|data~227_q\;
\datapath|regfile|ALT_INV_data~163_q\ <= NOT \datapath|regfile|data~163_q\;
\datapath|regfile|ALT_INV_data~1953_combout\ <= NOT \datapath|regfile|data~1953_combout\;
\datapath|regfile|ALT_INV_data~961_q\ <= NOT \datapath|regfile|data~961_q\;
\datapath|regfile|ALT_INV_data~833_q\ <= NOT \datapath|regfile|data~833_q\;
\datapath|regfile|ALT_INV_data~769_q\ <= NOT \datapath|regfile|data~769_q\;
\datapath|regfile|ALT_INV_data~865_q\ <= NOT \datapath|regfile|data~865_q\;
\datapath|regfile|ALT_INV_data~801_q\ <= NOT \datapath|regfile|data~801_q\;
\datapath|regfile|ALT_INV_data~897_q\ <= NOT \datapath|regfile|data~897_q\;
\datapath|regfile|ALT_INV_data~993_q\ <= NOT \datapath|regfile|data~993_q\;
\datapath|regfile|ALT_INV_data~929_q\ <= NOT \datapath|regfile|data~929_q\;
\datapath|regfile|ALT_INV_data~705_q\ <= NOT \datapath|regfile|data~705_q\;
\datapath|regfile|ALT_INV_data~577_q\ <= NOT \datapath|regfile|data~577_q\;
\datapath|regfile|ALT_INV_data~513_q\ <= NOT \datapath|regfile|data~513_q\;
\datapath|regfile|ALT_INV_data~609_q\ <= NOT \datapath|regfile|data~609_q\;
\datapath|regfile|ALT_INV_data~545_q\ <= NOT \datapath|regfile|data~545_q\;
\datapath|regfile|ALT_INV_data~641_q\ <= NOT \datapath|regfile|data~641_q\;
\datapath|regfile|ALT_INV_data~737_q\ <= NOT \datapath|regfile|data~737_q\;
\datapath|regfile|ALT_INV_data~673_q\ <= NOT \datapath|regfile|data~673_q\;
\datapath|regfile|ALT_INV_data~449_q\ <= NOT \datapath|regfile|data~449_q\;
\datapath|regfile|ALT_INV_data~321_q\ <= NOT \datapath|regfile|data~321_q\;
\datapath|regfile|ALT_INV_data~257_q\ <= NOT \datapath|regfile|data~257_q\;
\datapath|regfile|ALT_INV_data~353_q\ <= NOT \datapath|regfile|data~353_q\;
\datapath|regfile|ALT_INV_data~289_q\ <= NOT \datapath|regfile|data~289_q\;
\datapath|regfile|ALT_INV_data~385_q\ <= NOT \datapath|regfile|data~385_q\;
\datapath|regfile|ALT_INV_data~481_q\ <= NOT \datapath|regfile|data~481_q\;
\datapath|regfile|ALT_INV_data~417_q\ <= NOT \datapath|regfile|data~417_q\;
\datapath|regfile|ALT_INV_data~193_q\ <= NOT \datapath|regfile|data~193_q\;
\datapath|regfile|ALT_INV_data~1924_combout\ <= NOT \datapath|regfile|data~1924_combout\;
\datapath|regfile|ALT_INV_data~65_q\ <= NOT \datapath|regfile|data~65_q\;
\datapath|regfile|ALT_INV_data~97_q\ <= NOT \datapath|regfile|data~97_q\;
\datapath|regfile|ALT_INV_data~33_q\ <= NOT \datapath|regfile|data~33_q\;
\datapath|regfile|ALT_INV_data~129_q\ <= NOT \datapath|regfile|data~129_q\;
\datapath|regfile|ALT_INV_data~225_q\ <= NOT \datapath|regfile|data~225_q\;
\datapath|regfile|ALT_INV_data~161_q\ <= NOT \datapath|regfile|data~161_q\;
\datapath|regfile|ALT_INV_data~1923_combout\ <= NOT \datapath|regfile|data~1923_combout\;
\datapath|regfile|ALT_INV_data~962_q\ <= NOT \datapath|regfile|data~962_q\;
\datapath|regfile|ALT_INV_data~834_q\ <= NOT \datapath|regfile|data~834_q\;
\datapath|regfile|ALT_INV_data~770_q\ <= NOT \datapath|regfile|data~770_q\;
\datapath|regfile|ALT_INV_data~866_q\ <= NOT \datapath|regfile|data~866_q\;
\datapath|regfile|ALT_INV_data~802_q\ <= NOT \datapath|regfile|data~802_q\;
\datapath|regfile|ALT_INV_data~898_q\ <= NOT \datapath|regfile|data~898_q\;
\datapath|regfile|ALT_INV_data~994_q\ <= NOT \datapath|regfile|data~994_q\;
\datapath|regfile|ALT_INV_data~930_q\ <= NOT \datapath|regfile|data~930_q\;
\datapath|regfile|ALT_INV_data~706_q\ <= NOT \datapath|regfile|data~706_q\;
\datapath|regfile|ALT_INV_data~578_q\ <= NOT \datapath|regfile|data~578_q\;
\datapath|regfile|ALT_INV_data~514_q\ <= NOT \datapath|regfile|data~514_q\;
\datapath|regfile|ALT_INV_data~610_q\ <= NOT \datapath|regfile|data~610_q\;
\datapath|regfile|ALT_INV_data~546_q\ <= NOT \datapath|regfile|data~546_q\;
\datapath|regfile|ALT_INV_data~642_q\ <= NOT \datapath|regfile|data~642_q\;
\datapath|regfile|ALT_INV_data~738_q\ <= NOT \datapath|regfile|data~738_q\;
\datapath|regfile|ALT_INV_data~674_q\ <= NOT \datapath|regfile|data~674_q\;
\datapath|regfile|ALT_INV_data~450_q\ <= NOT \datapath|regfile|data~450_q\;
\datapath|regfile|ALT_INV_data~322_q\ <= NOT \datapath|regfile|data~322_q\;
\datapath|regfile|ALT_INV_data~258_q\ <= NOT \datapath|regfile|data~258_q\;
\datapath|regfile|ALT_INV_data~354_q\ <= NOT \datapath|regfile|data~354_q\;
\datapath|regfile|ALT_INV_data~290_q\ <= NOT \datapath|regfile|data~290_q\;
\datapath|regfile|ALT_INV_data~386_q\ <= NOT \datapath|regfile|data~386_q\;
\datapath|regfile|ALT_INV_data~482_q\ <= NOT \datapath|regfile|data~482_q\;
\datapath|regfile|ALT_INV_data~418_q\ <= NOT \datapath|regfile|data~418_q\;
\datapath|regfile|ALT_INV_data~194_q\ <= NOT \datapath|regfile|data~194_q\;
\datapath|regfile|ALT_INV_data~1894_combout\ <= NOT \datapath|regfile|data~1894_combout\;
\datapath|regfile|ALT_INV_data~66_q\ <= NOT \datapath|regfile|data~66_q\;
\datapath|regfile|ALT_INV_data~98_q\ <= NOT \datapath|regfile|data~98_q\;
\datapath|regfile|ALT_INV_data~34_q\ <= NOT \datapath|regfile|data~34_q\;
\datapath|regfile|ALT_INV_data~130_q\ <= NOT \datapath|regfile|data~130_q\;
\datapath|regfile|ALT_INV_data~226_q\ <= NOT \datapath|regfile|data~226_q\;
\datapath|regfile|ALT_INV_data~162_q\ <= NOT \datapath|regfile|data~162_q\;
\datapath|alu|ALT_INV_ShiftRight1~8_combout\ <= NOT \datapath|alu|ShiftRight1~8_combout\;
\datapath|regfile|ALT_INV_data~1893_combout\ <= NOT \datapath|regfile|data~1893_combout\;
\datapath|regfile|ALT_INV_data~965_q\ <= NOT \datapath|regfile|data~965_q\;
\datapath|regfile|ALT_INV_data~837_q\ <= NOT \datapath|regfile|data~837_q\;
\datapath|regfile|ALT_INV_data~773_q\ <= NOT \datapath|regfile|data~773_q\;
\datapath|regfile|ALT_INV_data~869_q\ <= NOT \datapath|regfile|data~869_q\;
\datapath|regfile|ALT_INV_data~805_q\ <= NOT \datapath|regfile|data~805_q\;
\datapath|regfile|ALT_INV_data~901_q\ <= NOT \datapath|regfile|data~901_q\;
\datapath|regfile|ALT_INV_data~997_q\ <= NOT \datapath|regfile|data~997_q\;
\datapath|regfile|ALT_INV_data~933_q\ <= NOT \datapath|regfile|data~933_q\;
\datapath|regfile|ALT_INV_data~709_q\ <= NOT \datapath|regfile|data~709_q\;
\datapath|regfile|ALT_INV_data~581_q\ <= NOT \datapath|regfile|data~581_q\;
\datapath|regfile|ALT_INV_data~517_q\ <= NOT \datapath|regfile|data~517_q\;
\datapath|regfile|ALT_INV_data~613_q\ <= NOT \datapath|regfile|data~613_q\;
\datapath|regfile|ALT_INV_data~549_q\ <= NOT \datapath|regfile|data~549_q\;
\datapath|regfile|ALT_INV_data~645_q\ <= NOT \datapath|regfile|data~645_q\;
\datapath|regfile|ALT_INV_data~741_q\ <= NOT \datapath|regfile|data~741_q\;
\datapath|regfile|ALT_INV_data~677_q\ <= NOT \datapath|regfile|data~677_q\;
\datapath|regfile|ALT_INV_data~453_q\ <= NOT \datapath|regfile|data~453_q\;
\datapath|regfile|ALT_INV_data~325_q\ <= NOT \datapath|regfile|data~325_q\;
\datapath|regfile|ALT_INV_data~261_q\ <= NOT \datapath|regfile|data~261_q\;
\datapath|regfile|ALT_INV_data~357_q\ <= NOT \datapath|regfile|data~357_q\;
\datapath|regfile|ALT_INV_data~293_q\ <= NOT \datapath|regfile|data~293_q\;
\datapath|regfile|ALT_INV_data~389_q\ <= NOT \datapath|regfile|data~389_q\;
\datapath|regfile|ALT_INV_data~485_q\ <= NOT \datapath|regfile|data~485_q\;
\datapath|regfile|ALT_INV_data~421_q\ <= NOT \datapath|regfile|data~421_q\;
\datapath|regfile|ALT_INV_data~197_q\ <= NOT \datapath|regfile|data~197_q\;
\datapath|regfile|ALT_INV_data~1864_combout\ <= NOT \datapath|regfile|data~1864_combout\;
\datapath|regfile|ALT_INV_data~69_q\ <= NOT \datapath|regfile|data~69_q\;
\datapath|regfile|ALT_INV_data~101_q\ <= NOT \datapath|regfile|data~101_q\;
\datapath|regfile|ALT_INV_data~37_q\ <= NOT \datapath|regfile|data~37_q\;
\datapath|regfile|ALT_INV_data~133_q\ <= NOT \datapath|regfile|data~133_q\;
\datapath|regfile|ALT_INV_data~229_q\ <= NOT \datapath|regfile|data~229_q\;
\datapath|regfile|ALT_INV_data~165_q\ <= NOT \datapath|regfile|data~165_q\;
\datapath|regfile|ALT_INV_data~1863_combout\ <= NOT \datapath|regfile|data~1863_combout\;
\datapath|regfile|ALT_INV_data~964_q\ <= NOT \datapath|regfile|data~964_q\;
\datapath|regfile|ALT_INV_data~836_q\ <= NOT \datapath|regfile|data~836_q\;
\datapath|regfile|ALT_INV_data~772_q\ <= NOT \datapath|regfile|data~772_q\;
\datapath|regfile|ALT_INV_data~868_q\ <= NOT \datapath|regfile|data~868_q\;
\datapath|regfile|ALT_INV_data~804_q\ <= NOT \datapath|regfile|data~804_q\;
\datapath|regfile|ALT_INV_data~900_q\ <= NOT \datapath|regfile|data~900_q\;
\datapath|regfile|ALT_INV_data~996_q\ <= NOT \datapath|regfile|data~996_q\;
\datapath|regfile|ALT_INV_data~932_q\ <= NOT \datapath|regfile|data~932_q\;
\datapath|regfile|ALT_INV_data~708_q\ <= NOT \datapath|regfile|data~708_q\;
\datapath|regfile|ALT_INV_data~580_q\ <= NOT \datapath|regfile|data~580_q\;
\datapath|regfile|ALT_INV_data~516_q\ <= NOT \datapath|regfile|data~516_q\;
\datapath|regfile|ALT_INV_data~612_q\ <= NOT \datapath|regfile|data~612_q\;
\datapath|regfile|ALT_INV_data~548_q\ <= NOT \datapath|regfile|data~548_q\;
\datapath|regfile|ALT_INV_data~644_q\ <= NOT \datapath|regfile|data~644_q\;
\datapath|regfile|ALT_INV_data~740_q\ <= NOT \datapath|regfile|data~740_q\;
\datapath|regfile|ALT_INV_data~676_q\ <= NOT \datapath|regfile|data~676_q\;
\datapath|regfile|ALT_INV_data~452_q\ <= NOT \datapath|regfile|data~452_q\;
\datapath|regfile|ALT_INV_data~324_q\ <= NOT \datapath|regfile|data~324_q\;
\datapath|regfile|ALT_INV_data~260_q\ <= NOT \datapath|regfile|data~260_q\;
\datapath|regfile|ALT_INV_data~356_q\ <= NOT \datapath|regfile|data~356_q\;
\datapath|regfile|ALT_INV_data~292_q\ <= NOT \datapath|regfile|data~292_q\;
\datapath|regfile|ALT_INV_data~388_q\ <= NOT \datapath|regfile|data~388_q\;
\datapath|regfile|ALT_INV_data~484_q\ <= NOT \datapath|regfile|data~484_q\;
\datapath|regfile|ALT_INV_data~420_q\ <= NOT \datapath|regfile|data~420_q\;
\datapath|regfile|ALT_INV_data~196_q\ <= NOT \datapath|regfile|data~196_q\;
\datapath|regfile|ALT_INV_data~1834_combout\ <= NOT \datapath|regfile|data~1834_combout\;
\datapath|regfile|ALT_INV_data~68_q\ <= NOT \datapath|regfile|data~68_q\;
\datapath|regfile|ALT_INV_data~100_q\ <= NOT \datapath|regfile|data~100_q\;
\datapath|regfile|ALT_INV_data~36_q\ <= NOT \datapath|regfile|data~36_q\;
\datapath|regfile|ALT_INV_data~132_q\ <= NOT \datapath|regfile|data~132_q\;
\datapath|regfile|ALT_INV_data~228_q\ <= NOT \datapath|regfile|data~228_q\;
\datapath|regfile|ALT_INV_data~164_q\ <= NOT \datapath|regfile|data~164_q\;
\datapath|alu|ALT_INV_ShiftRight1~7_combout\ <= NOT \datapath|alu|ShiftRight1~7_combout\;
\datapath|regfile|ALT_INV_data~1833_combout\ <= NOT \datapath|regfile|data~1833_combout\;
\datapath|regfile|ALT_INV_data~967_q\ <= NOT \datapath|regfile|data~967_q\;
\datapath|regfile|ALT_INV_data~839_q\ <= NOT \datapath|regfile|data~839_q\;
\datapath|regfile|ALT_INV_data~775_q\ <= NOT \datapath|regfile|data~775_q\;
\datapath|regfile|ALT_INV_data~871_q\ <= NOT \datapath|regfile|data~871_q\;
\datapath|regfile|ALT_INV_data~807_q\ <= NOT \datapath|regfile|data~807_q\;
\datapath|regfile|ALT_INV_data~903_q\ <= NOT \datapath|regfile|data~903_q\;
\datapath|regfile|ALT_INV_data~999_q\ <= NOT \datapath|regfile|data~999_q\;
\datapath|regfile|ALT_INV_data~935_q\ <= NOT \datapath|regfile|data~935_q\;
\datapath|regfile|ALT_INV_data~711_q\ <= NOT \datapath|regfile|data~711_q\;
\datapath|regfile|ALT_INV_data~583_q\ <= NOT \datapath|regfile|data~583_q\;
\datapath|regfile|ALT_INV_data~519_q\ <= NOT \datapath|regfile|data~519_q\;
\datapath|regfile|ALT_INV_data~615_q\ <= NOT \datapath|regfile|data~615_q\;
\datapath|regfile|ALT_INV_data~551_q\ <= NOT \datapath|regfile|data~551_q\;
\datapath|regfile|ALT_INV_data~647_q\ <= NOT \datapath|regfile|data~647_q\;
\datapath|regfile|ALT_INV_data~743_q\ <= NOT \datapath|regfile|data~743_q\;
\datapath|regfile|ALT_INV_data~679_q\ <= NOT \datapath|regfile|data~679_q\;
\datapath|regfile|ALT_INV_data~455_q\ <= NOT \datapath|regfile|data~455_q\;
\datapath|regfile|ALT_INV_data~327_q\ <= NOT \datapath|regfile|data~327_q\;
\datapath|regfile|ALT_INV_data~263_q\ <= NOT \datapath|regfile|data~263_q\;
\datapath|regfile|ALT_INV_data~359_q\ <= NOT \datapath|regfile|data~359_q\;
\datapath|regfile|ALT_INV_data~295_q\ <= NOT \datapath|regfile|data~295_q\;
\datapath|regfile|ALT_INV_data~391_q\ <= NOT \datapath|regfile|data~391_q\;
\datapath|regfile|ALT_INV_data~487_q\ <= NOT \datapath|regfile|data~487_q\;
\datapath|regfile|ALT_INV_data~423_q\ <= NOT \datapath|regfile|data~423_q\;
\datapath|regfile|ALT_INV_data~199_q\ <= NOT \datapath|regfile|data~199_q\;
\datapath|regfile|ALT_INV_data~1804_combout\ <= NOT \datapath|regfile|data~1804_combout\;
\datapath|regfile|ALT_INV_data~71_q\ <= NOT \datapath|regfile|data~71_q\;
\datapath|regfile|ALT_INV_data~103_q\ <= NOT \datapath|regfile|data~103_q\;
\datapath|regfile|ALT_INV_data~39_q\ <= NOT \datapath|regfile|data~39_q\;
\datapath|regfile|ALT_INV_data~135_q\ <= NOT \datapath|regfile|data~135_q\;
\datapath|regfile|ALT_INV_data~231_q\ <= NOT \datapath|regfile|data~231_q\;
\datapath|regfile|ALT_INV_data~167_q\ <= NOT \datapath|regfile|data~167_q\;
\datapath|pc|ALT_INV_data\(6) <= NOT \datapath|pc|data\(6);
\datapath|regfile|ALT_INV_data~1803_combout\ <= NOT \datapath|regfile|data~1803_combout\;
\datapath|regfile|ALT_INV_data~966_q\ <= NOT \datapath|regfile|data~966_q\;
\datapath|regfile|ALT_INV_data~838_q\ <= NOT \datapath|regfile|data~838_q\;
\datapath|regfile|ALT_INV_data~774_q\ <= NOT \datapath|regfile|data~774_q\;
\datapath|regfile|ALT_INV_data~870_q\ <= NOT \datapath|regfile|data~870_q\;
\datapath|regfile|ALT_INV_data~806_q\ <= NOT \datapath|regfile|data~806_q\;
\datapath|regfile|ALT_INV_data~902_q\ <= NOT \datapath|regfile|data~902_q\;
\datapath|regfile|ALT_INV_data~998_q\ <= NOT \datapath|regfile|data~998_q\;
\datapath|regfile|ALT_INV_data~934_q\ <= NOT \datapath|regfile|data~934_q\;
\datapath|regfile|ALT_INV_data~710_q\ <= NOT \datapath|regfile|data~710_q\;
\datapath|regfile|ALT_INV_data~582_q\ <= NOT \datapath|regfile|data~582_q\;
\datapath|regfile|ALT_INV_data~518_q\ <= NOT \datapath|regfile|data~518_q\;
\datapath|regfile|ALT_INV_data~614_q\ <= NOT \datapath|regfile|data~614_q\;
\datapath|regfile|ALT_INV_data~550_q\ <= NOT \datapath|regfile|data~550_q\;
\datapath|regfile|ALT_INV_data~646_q\ <= NOT \datapath|regfile|data~646_q\;
\datapath|regfile|ALT_INV_data~742_q\ <= NOT \datapath|regfile|data~742_q\;
\datapath|regfile|ALT_INV_data~678_q\ <= NOT \datapath|regfile|data~678_q\;
\datapath|regfile|ALT_INV_data~454_q\ <= NOT \datapath|regfile|data~454_q\;
\datapath|regfile|ALT_INV_data~326_q\ <= NOT \datapath|regfile|data~326_q\;
\datapath|regfile|ALT_INV_data~262_q\ <= NOT \datapath|regfile|data~262_q\;
\datapath|regfile|ALT_INV_data~358_q\ <= NOT \datapath|regfile|data~358_q\;
\datapath|regfile|ALT_INV_data~294_q\ <= NOT \datapath|regfile|data~294_q\;
\datapath|regfile|ALT_INV_data~390_q\ <= NOT \datapath|regfile|data~390_q\;
\datapath|regfile|ALT_INV_data~486_q\ <= NOT \datapath|regfile|data~486_q\;
\datapath|regfile|ALT_INV_data~422_q\ <= NOT \datapath|regfile|data~422_q\;
\datapath|regfile|ALT_INV_data~198_q\ <= NOT \datapath|regfile|data~198_q\;
\datapath|regfile|ALT_INV_data~1774_combout\ <= NOT \datapath|regfile|data~1774_combout\;
\datapath|regfile|ALT_INV_data~70_q\ <= NOT \datapath|regfile|data~70_q\;
\datapath|regfile|ALT_INV_data~102_q\ <= NOT \datapath|regfile|data~102_q\;
\datapath|regfile|ALT_INV_data~38_q\ <= NOT \datapath|regfile|data~38_q\;
\datapath|regfile|ALT_INV_data~134_q\ <= NOT \datapath|regfile|data~134_q\;
\datapath|regfile|ALT_INV_data~230_q\ <= NOT \datapath|regfile|data~230_q\;
\datapath|regfile|ALT_INV_data~166_q\ <= NOT \datapath|regfile|data~166_q\;
\datapath|alu|ALT_INV_ShiftRight0~0_combout\ <= NOT \datapath|alu|ShiftRight0~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~6_combout\ <= NOT \datapath|alu|ShiftRight1~6_combout\;
\datapath|regfile|ALT_INV_data~1773_combout\ <= NOT \datapath|regfile|data~1773_combout\;
\datapath|regfile|ALT_INV_data~969_q\ <= NOT \datapath|regfile|data~969_q\;
\datapath|regfile|ALT_INV_data~841_q\ <= NOT \datapath|regfile|data~841_q\;
\datapath|regfile|ALT_INV_data~777_q\ <= NOT \datapath|regfile|data~777_q\;
\datapath|regfile|ALT_INV_data~873_q\ <= NOT \datapath|regfile|data~873_q\;
\datapath|regfile|ALT_INV_data~809_q\ <= NOT \datapath|regfile|data~809_q\;
\datapath|regfile|ALT_INV_data~905_q\ <= NOT \datapath|regfile|data~905_q\;
\datapath|regfile|ALT_INV_data~1001_q\ <= NOT \datapath|regfile|data~1001_q\;
\datapath|regfile|ALT_INV_data~937_q\ <= NOT \datapath|regfile|data~937_q\;
\datapath|regfile|ALT_INV_data~713_q\ <= NOT \datapath|regfile|data~713_q\;
\datapath|regfile|ALT_INV_data~585_q\ <= NOT \datapath|regfile|data~585_q\;
\datapath|regfile|ALT_INV_data~521_q\ <= NOT \datapath|regfile|data~521_q\;
\datapath|regfile|ALT_INV_data~617_q\ <= NOT \datapath|regfile|data~617_q\;
\datapath|regfile|ALT_INV_data~553_q\ <= NOT \datapath|regfile|data~553_q\;
\datapath|regfile|ALT_INV_data~649_q\ <= NOT \datapath|regfile|data~649_q\;
\datapath|regfile|ALT_INV_data~745_q\ <= NOT \datapath|regfile|data~745_q\;
\datapath|regfile|ALT_INV_data~681_q\ <= NOT \datapath|regfile|data~681_q\;
\datapath|regfile|ALT_INV_data~457_q\ <= NOT \datapath|regfile|data~457_q\;
\datapath|regfile|ALT_INV_data~329_q\ <= NOT \datapath|regfile|data~329_q\;
\datapath|regfile|ALT_INV_data~265_q\ <= NOT \datapath|regfile|data~265_q\;
\datapath|regfile|ALT_INV_data~361_q\ <= NOT \datapath|regfile|data~361_q\;
\datapath|regfile|ALT_INV_data~297_q\ <= NOT \datapath|regfile|data~297_q\;
\datapath|regfile|ALT_INV_data~393_q\ <= NOT \datapath|regfile|data~393_q\;
\datapath|regfile|ALT_INV_data~489_q\ <= NOT \datapath|regfile|data~489_q\;
\datapath|regfile|ALT_INV_data~425_q\ <= NOT \datapath|regfile|data~425_q\;
\datapath|regfile|ALT_INV_data~201_q\ <= NOT \datapath|regfile|data~201_q\;
\datapath|regfile|ALT_INV_data~1744_combout\ <= NOT \datapath|regfile|data~1744_combout\;
\datapath|regfile|ALT_INV_data~73_q\ <= NOT \datapath|regfile|data~73_q\;
\datapath|regfile|ALT_INV_data~105_q\ <= NOT \datapath|regfile|data~105_q\;
\datapath|regfile|ALT_INV_data~41_q\ <= NOT \datapath|regfile|data~41_q\;
\datapath|regfile|ALT_INV_data~137_q\ <= NOT \datapath|regfile|data~137_q\;
\datapath|regfile|ALT_INV_data~233_q\ <= NOT \datapath|regfile|data~233_q\;
\datapath|regfile|ALT_INV_data~169_q\ <= NOT \datapath|regfile|data~169_q\;
\datapath|regfile|ALT_INV_data~1743_combout\ <= NOT \datapath|regfile|data~1743_combout\;
\datapath|regfile|ALT_INV_data~968_q\ <= NOT \datapath|regfile|data~968_q\;
\datapath|regfile|ALT_INV_data~840_q\ <= NOT \datapath|regfile|data~840_q\;
\datapath|regfile|ALT_INV_data~776_q\ <= NOT \datapath|regfile|data~776_q\;
\datapath|regfile|ALT_INV_data~872_q\ <= NOT \datapath|regfile|data~872_q\;
\datapath|regfile|ALT_INV_data~808_q\ <= NOT \datapath|regfile|data~808_q\;
\datapath|regfile|ALT_INV_data~904_q\ <= NOT \datapath|regfile|data~904_q\;
\datapath|regfile|ALT_INV_data~1000_q\ <= NOT \datapath|regfile|data~1000_q\;
\datapath|regfile|ALT_INV_data~936_q\ <= NOT \datapath|regfile|data~936_q\;
\datapath|regfile|ALT_INV_data~712_q\ <= NOT \datapath|regfile|data~712_q\;
\datapath|regfile|ALT_INV_data~584_q\ <= NOT \datapath|regfile|data~584_q\;
\datapath|regfile|ALT_INV_data~520_q\ <= NOT \datapath|regfile|data~520_q\;
\datapath|regfile|ALT_INV_data~616_q\ <= NOT \datapath|regfile|data~616_q\;
\datapath|regfile|ALT_INV_data~552_q\ <= NOT \datapath|regfile|data~552_q\;
\datapath|regfile|ALT_INV_data~648_q\ <= NOT \datapath|regfile|data~648_q\;
\datapath|regfile|ALT_INV_data~744_q\ <= NOT \datapath|regfile|data~744_q\;
\datapath|regfile|ALT_INV_data~680_q\ <= NOT \datapath|regfile|data~680_q\;
\datapath|regfile|ALT_INV_data~456_q\ <= NOT \datapath|regfile|data~456_q\;
\datapath|regfile|ALT_INV_data~328_q\ <= NOT \datapath|regfile|data~328_q\;
\datapath|regfile|ALT_INV_data~264_q\ <= NOT \datapath|regfile|data~264_q\;
\datapath|regfile|ALT_INV_data~360_q\ <= NOT \datapath|regfile|data~360_q\;
\datapath|regfile|ALT_INV_data~296_q\ <= NOT \datapath|regfile|data~296_q\;
\datapath|regfile|ALT_INV_data~392_q\ <= NOT \datapath|regfile|data~392_q\;
\datapath|regfile|ALT_INV_data~488_q\ <= NOT \datapath|regfile|data~488_q\;
\datapath|regfile|ALT_INV_data~424_q\ <= NOT \datapath|regfile|data~424_q\;
\datapath|regfile|ALT_INV_data~200_q\ <= NOT \datapath|regfile|data~200_q\;
\datapath|regfile|ALT_INV_data~1714_combout\ <= NOT \datapath|regfile|data~1714_combout\;
\datapath|regfile|ALT_INV_data~72_q\ <= NOT \datapath|regfile|data~72_q\;
\datapath|regfile|ALT_INV_data~104_q\ <= NOT \datapath|regfile|data~104_q\;
\datapath|regfile|ALT_INV_data~40_q\ <= NOT \datapath|regfile|data~40_q\;
\datapath|regfile|ALT_INV_data~136_q\ <= NOT \datapath|regfile|data~136_q\;
\datapath|regfile|ALT_INV_data~232_q\ <= NOT \datapath|regfile|data~232_q\;
\datapath|regfile|ALT_INV_data~168_q\ <= NOT \datapath|regfile|data~168_q\;
\datapath|regfile|ALT_INV_data~1713_combout\ <= NOT \datapath|regfile|data~1713_combout\;
\datapath|regfile|ALT_INV_data~971_q\ <= NOT \datapath|regfile|data~971_q\;
\datapath|regfile|ALT_INV_data~843_q\ <= NOT \datapath|regfile|data~843_q\;
\datapath|regfile|ALT_INV_data~779_q\ <= NOT \datapath|regfile|data~779_q\;
\datapath|regfile|ALT_INV_data~875_q\ <= NOT \datapath|regfile|data~875_q\;
\datapath|regfile|ALT_INV_data~811_q\ <= NOT \datapath|regfile|data~811_q\;
\datapath|regfile|ALT_INV_data~907_q\ <= NOT \datapath|regfile|data~907_q\;
\datapath|regfile|ALT_INV_data~1003_q\ <= NOT \datapath|regfile|data~1003_q\;
\datapath|regfile|ALT_INV_data~939_q\ <= NOT \datapath|regfile|data~939_q\;
\datapath|regfile|ALT_INV_data~715_q\ <= NOT \datapath|regfile|data~715_q\;
\datapath|regfile|ALT_INV_data~587_q\ <= NOT \datapath|regfile|data~587_q\;
\datapath|regfile|ALT_INV_data~523_q\ <= NOT \datapath|regfile|data~523_q\;
\datapath|regfile|ALT_INV_data~619_q\ <= NOT \datapath|regfile|data~619_q\;
\datapath|regfile|ALT_INV_data~555_q\ <= NOT \datapath|regfile|data~555_q\;
\datapath|regfile|ALT_INV_data~651_q\ <= NOT \datapath|regfile|data~651_q\;
\datapath|regfile|ALT_INV_data~747_q\ <= NOT \datapath|regfile|data~747_q\;
\datapath|regfile|ALT_INV_data~683_q\ <= NOT \datapath|regfile|data~683_q\;
\datapath|regfile|ALT_INV_data~459_q\ <= NOT \datapath|regfile|data~459_q\;
\datapath|regfile|ALT_INV_data~331_q\ <= NOT \datapath|regfile|data~331_q\;
\datapath|regfile|ALT_INV_data~267_q\ <= NOT \datapath|regfile|data~267_q\;
\datapath|regfile|ALT_INV_data~363_q\ <= NOT \datapath|regfile|data~363_q\;
\datapath|regfile|ALT_INV_data~299_q\ <= NOT \datapath|regfile|data~299_q\;
\datapath|regfile|ALT_INV_data~395_q\ <= NOT \datapath|regfile|data~395_q\;
\datapath|regfile|ALT_INV_data~491_q\ <= NOT \datapath|regfile|data~491_q\;
\datapath|regfile|ALT_INV_data~427_q\ <= NOT \datapath|regfile|data~427_q\;
\datapath|regfile|ALT_INV_data~203_q\ <= NOT \datapath|regfile|data~203_q\;
\datapath|regfile|ALT_INV_data~1684_combout\ <= NOT \datapath|regfile|data~1684_combout\;
\datapath|regfile|ALT_INV_data~75_q\ <= NOT \datapath|regfile|data~75_q\;
\datapath|regfile|ALT_INV_data~107_q\ <= NOT \datapath|regfile|data~107_q\;
\datapath|regfile|ALT_INV_data~43_q\ <= NOT \datapath|regfile|data~43_q\;
\datapath|regfile|ALT_INV_data~139_q\ <= NOT \datapath|regfile|data~139_q\;
\datapath|regfile|ALT_INV_data~235_q\ <= NOT \datapath|regfile|data~235_q\;
\datapath|regfile|ALT_INV_data~171_q\ <= NOT \datapath|regfile|data~171_q\;
\datapath|regfile|ALT_INV_data~1683_combout\ <= NOT \datapath|regfile|data~1683_combout\;
\datapath|regfile|ALT_INV_data~970_q\ <= NOT \datapath|regfile|data~970_q\;
\datapath|regfile|ALT_INV_data~842_q\ <= NOT \datapath|regfile|data~842_q\;
\datapath|regfile|ALT_INV_data~778_q\ <= NOT \datapath|regfile|data~778_q\;
\datapath|regfile|ALT_INV_data~874_q\ <= NOT \datapath|regfile|data~874_q\;
\datapath|regfile|ALT_INV_data~810_q\ <= NOT \datapath|regfile|data~810_q\;
\datapath|regfile|ALT_INV_data~906_q\ <= NOT \datapath|regfile|data~906_q\;
\datapath|regfile|ALT_INV_data~1002_q\ <= NOT \datapath|regfile|data~1002_q\;
\datapath|regfile|ALT_INV_data~938_q\ <= NOT \datapath|regfile|data~938_q\;
\datapath|regfile|ALT_INV_data~714_q\ <= NOT \datapath|regfile|data~714_q\;
\datapath|regfile|ALT_INV_data~586_q\ <= NOT \datapath|regfile|data~586_q\;
\datapath|regfile|ALT_INV_data~522_q\ <= NOT \datapath|regfile|data~522_q\;
\datapath|regfile|ALT_INV_data~618_q\ <= NOT \datapath|regfile|data~618_q\;
\datapath|regfile|ALT_INV_data~554_q\ <= NOT \datapath|regfile|data~554_q\;
\datapath|regfile|ALT_INV_data~650_q\ <= NOT \datapath|regfile|data~650_q\;
\datapath|regfile|ALT_INV_data~746_q\ <= NOT \datapath|regfile|data~746_q\;
\datapath|regfile|ALT_INV_data~682_q\ <= NOT \datapath|regfile|data~682_q\;
\datapath|regfile|ALT_INV_data~458_q\ <= NOT \datapath|regfile|data~458_q\;
\datapath|regfile|ALT_INV_data~330_q\ <= NOT \datapath|regfile|data~330_q\;
\datapath|regfile|ALT_INV_data~266_q\ <= NOT \datapath|regfile|data~266_q\;
\datapath|regfile|ALT_INV_data~362_q\ <= NOT \datapath|regfile|data~362_q\;
\datapath|regfile|ALT_INV_data~298_q\ <= NOT \datapath|regfile|data~298_q\;
\datapath|regfile|ALT_INV_data~394_q\ <= NOT \datapath|regfile|data~394_q\;
\datapath|regfile|ALT_INV_data~490_q\ <= NOT \datapath|regfile|data~490_q\;
\datapath|regfile|ALT_INV_data~426_q\ <= NOT \datapath|regfile|data~426_q\;
\datapath|regfile|ALT_INV_data~202_q\ <= NOT \datapath|regfile|data~202_q\;
\datapath|regfile|ALT_INV_data~1654_combout\ <= NOT \datapath|regfile|data~1654_combout\;
\datapath|regfile|ALT_INV_data~74_q\ <= NOT \datapath|regfile|data~74_q\;
\datapath|regfile|ALT_INV_data~106_q\ <= NOT \datapath|regfile|data~106_q\;
\datapath|regfile|ALT_INV_data~42_q\ <= NOT \datapath|regfile|data~42_q\;
\datapath|regfile|ALT_INV_data~138_q\ <= NOT \datapath|regfile|data~138_q\;
\datapath|regfile|ALT_INV_data~234_q\ <= NOT \datapath|regfile|data~234_q\;
\datapath|regfile|ALT_INV_data~170_q\ <= NOT \datapath|regfile|data~170_q\;
\datapath|alu|ALT_INV_ShiftRight1~5_combout\ <= NOT \datapath|alu|ShiftRight1~5_combout\;
\datapath|regfile|ALT_INV_data~1653_combout\ <= NOT \datapath|regfile|data~1653_combout\;
\datapath|regfile|ALT_INV_data~973_q\ <= NOT \datapath|regfile|data~973_q\;
\datapath|regfile|ALT_INV_data~845_q\ <= NOT \datapath|regfile|data~845_q\;
\datapath|regfile|ALT_INV_data~781_q\ <= NOT \datapath|regfile|data~781_q\;
\datapath|regfile|ALT_INV_data~877_q\ <= NOT \datapath|regfile|data~877_q\;
\datapath|regfile|ALT_INV_data~813_q\ <= NOT \datapath|regfile|data~813_q\;
\datapath|regfile|ALT_INV_data~909_q\ <= NOT \datapath|regfile|data~909_q\;
\datapath|regfile|ALT_INV_data~1005_q\ <= NOT \datapath|regfile|data~1005_q\;
\datapath|regfile|ALT_INV_data~941_q\ <= NOT \datapath|regfile|data~941_q\;
\datapath|regfile|ALT_INV_data~717_q\ <= NOT \datapath|regfile|data~717_q\;
\datapath|regfile|ALT_INV_data~589_q\ <= NOT \datapath|regfile|data~589_q\;
\datapath|regfile|ALT_INV_data~525_q\ <= NOT \datapath|regfile|data~525_q\;
\datapath|regfile|ALT_INV_data~621_q\ <= NOT \datapath|regfile|data~621_q\;
\datapath|regfile|ALT_INV_data~557_q\ <= NOT \datapath|regfile|data~557_q\;
\datapath|regfile|ALT_INV_data~653_q\ <= NOT \datapath|regfile|data~653_q\;
\datapath|regfile|ALT_INV_data~749_q\ <= NOT \datapath|regfile|data~749_q\;
\datapath|regfile|ALT_INV_data~685_q\ <= NOT \datapath|regfile|data~685_q\;
\datapath|regfile|ALT_INV_data~461_q\ <= NOT \datapath|regfile|data~461_q\;
\datapath|regfile|ALT_INV_data~333_q\ <= NOT \datapath|regfile|data~333_q\;
\datapath|regfile|ALT_INV_data~269_q\ <= NOT \datapath|regfile|data~269_q\;
\datapath|regfile|ALT_INV_data~365_q\ <= NOT \datapath|regfile|data~365_q\;
\datapath|regfile|ALT_INV_data~301_q\ <= NOT \datapath|regfile|data~301_q\;
\datapath|regfile|ALT_INV_data~397_q\ <= NOT \datapath|regfile|data~397_q\;
\datapath|regfile|ALT_INV_data~493_q\ <= NOT \datapath|regfile|data~493_q\;
\datapath|regfile|ALT_INV_data~429_q\ <= NOT \datapath|regfile|data~429_q\;
\datapath|regfile|ALT_INV_data~205_q\ <= NOT \datapath|regfile|data~205_q\;
\datapath|regfile|ALT_INV_data~1624_combout\ <= NOT \datapath|regfile|data~1624_combout\;
\datapath|regfile|ALT_INV_data~77_q\ <= NOT \datapath|regfile|data~77_q\;
\datapath|regfile|ALT_INV_data~109_q\ <= NOT \datapath|regfile|data~109_q\;
\datapath|regfile|ALT_INV_data~45_q\ <= NOT \datapath|regfile|data~45_q\;
\datapath|regfile|ALT_INV_data~141_q\ <= NOT \datapath|regfile|data~141_q\;
\datapath|regfile|ALT_INV_data~237_q\ <= NOT \datapath|regfile|data~237_q\;
\datapath|regfile|ALT_INV_data~173_q\ <= NOT \datapath|regfile|data~173_q\;
\datapath|regfile|ALT_INV_data~1623_combout\ <= NOT \datapath|regfile|data~1623_combout\;
\datapath|regfile|ALT_INV_data~972_q\ <= NOT \datapath|regfile|data~972_q\;
\datapath|regfile|ALT_INV_data~844_q\ <= NOT \datapath|regfile|data~844_q\;
\datapath|regfile|ALT_INV_data~780_q\ <= NOT \datapath|regfile|data~780_q\;
\datapath|regfile|ALT_INV_data~876_q\ <= NOT \datapath|regfile|data~876_q\;
\datapath|regfile|ALT_INV_data~812_q\ <= NOT \datapath|regfile|data~812_q\;
\datapath|regfile|ALT_INV_data~908_q\ <= NOT \datapath|regfile|data~908_q\;
\datapath|regfile|ALT_INV_data~1004_q\ <= NOT \datapath|regfile|data~1004_q\;
\datapath|regfile|ALT_INV_data~940_q\ <= NOT \datapath|regfile|data~940_q\;
\datapath|regfile|ALT_INV_data~716_q\ <= NOT \datapath|regfile|data~716_q\;
\datapath|regfile|ALT_INV_data~588_q\ <= NOT \datapath|regfile|data~588_q\;
\datapath|regfile|ALT_INV_data~524_q\ <= NOT \datapath|regfile|data~524_q\;
\datapath|regfile|ALT_INV_data~620_q\ <= NOT \datapath|regfile|data~620_q\;
\datapath|regfile|ALT_INV_data~556_q\ <= NOT \datapath|regfile|data~556_q\;
\datapath|regfile|ALT_INV_data~652_q\ <= NOT \datapath|regfile|data~652_q\;
\datapath|regfile|ALT_INV_data~748_q\ <= NOT \datapath|regfile|data~748_q\;
\datapath|regfile|ALT_INV_data~684_q\ <= NOT \datapath|regfile|data~684_q\;
\datapath|regfile|ALT_INV_data~460_q\ <= NOT \datapath|regfile|data~460_q\;
\datapath|regfile|ALT_INV_data~332_q\ <= NOT \datapath|regfile|data~332_q\;
\datapath|regfile|ALT_INV_data~268_q\ <= NOT \datapath|regfile|data~268_q\;
\datapath|regfile|ALT_INV_data~364_q\ <= NOT \datapath|regfile|data~364_q\;
\datapath|regfile|ALT_INV_data~300_q\ <= NOT \datapath|regfile|data~300_q\;
\datapath|regfile|ALT_INV_data~396_q\ <= NOT \datapath|regfile|data~396_q\;
\datapath|regfile|ALT_INV_data~492_q\ <= NOT \datapath|regfile|data~492_q\;
\datapath|regfile|ALT_INV_data~428_q\ <= NOT \datapath|regfile|data~428_q\;
\datapath|regfile|ALT_INV_data~204_q\ <= NOT \datapath|regfile|data~204_q\;
\datapath|regfile|ALT_INV_data~1594_combout\ <= NOT \datapath|regfile|data~1594_combout\;
\datapath|regfile|ALT_INV_data~76_q\ <= NOT \datapath|regfile|data~76_q\;
\datapath|regfile|ALT_INV_data~108_q\ <= NOT \datapath|regfile|data~108_q\;
\datapath|regfile|ALT_INV_data~44_q\ <= NOT \datapath|regfile|data~44_q\;
\datapath|regfile|ALT_INV_data~140_q\ <= NOT \datapath|regfile|data~140_q\;
\datapath|regfile|ALT_INV_data~236_q\ <= NOT \datapath|regfile|data~236_q\;
\datapath|regfile|ALT_INV_data~172_q\ <= NOT \datapath|regfile|data~172_q\;
\datapath|regfile|ALT_INV_data~1593_combout\ <= NOT \datapath|regfile|data~1593_combout\;
\datapath|regfile|ALT_INV_data~975_q\ <= NOT \datapath|regfile|data~975_q\;
\datapath|regfile|ALT_INV_data~847_q\ <= NOT \datapath|regfile|data~847_q\;
\datapath|regfile|ALT_INV_data~783_q\ <= NOT \datapath|regfile|data~783_q\;
\datapath|regfile|ALT_INV_data~879_q\ <= NOT \datapath|regfile|data~879_q\;
\datapath|regfile|ALT_INV_data~815_q\ <= NOT \datapath|regfile|data~815_q\;
\datapath|regfile|ALT_INV_data~911_q\ <= NOT \datapath|regfile|data~911_q\;
\datapath|regfile|ALT_INV_data~1007_q\ <= NOT \datapath|regfile|data~1007_q\;
\datapath|regfile|ALT_INV_data~943_q\ <= NOT \datapath|regfile|data~943_q\;
\datapath|regfile|ALT_INV_data~719_q\ <= NOT \datapath|regfile|data~719_q\;
\datapath|regfile|ALT_INV_data~591_q\ <= NOT \datapath|regfile|data~591_q\;
\datapath|regfile|ALT_INV_data~527_q\ <= NOT \datapath|regfile|data~527_q\;
\datapath|regfile|ALT_INV_data~623_q\ <= NOT \datapath|regfile|data~623_q\;
\datapath|regfile|ALT_INV_data~559_q\ <= NOT \datapath|regfile|data~559_q\;
\datapath|regfile|ALT_INV_data~655_q\ <= NOT \datapath|regfile|data~655_q\;
\datapath|regfile|ALT_INV_data~751_q\ <= NOT \datapath|regfile|data~751_q\;
\datapath|regfile|ALT_INV_data~687_q\ <= NOT \datapath|regfile|data~687_q\;
\datapath|regfile|ALT_INV_data~463_q\ <= NOT \datapath|regfile|data~463_q\;
\datapath|regfile|ALT_INV_data~335_q\ <= NOT \datapath|regfile|data~335_q\;
\datapath|regfile|ALT_INV_data~271_q\ <= NOT \datapath|regfile|data~271_q\;
\datapath|regfile|ALT_INV_data~367_q\ <= NOT \datapath|regfile|data~367_q\;
\datapath|regfile|ALT_INV_data~303_q\ <= NOT \datapath|regfile|data~303_q\;
\datapath|regfile|ALT_INV_data~399_q\ <= NOT \datapath|regfile|data~399_q\;
\datapath|regfile|ALT_INV_data~495_q\ <= NOT \datapath|regfile|data~495_q\;
\datapath|regfile|ALT_INV_data~431_q\ <= NOT \datapath|regfile|data~431_q\;
\datapath|regfile|ALT_INV_data~207_q\ <= NOT \datapath|regfile|data~207_q\;
\datapath|regfile|ALT_INV_data~1564_combout\ <= NOT \datapath|regfile|data~1564_combout\;
\datapath|regfile|ALT_INV_data~79_q\ <= NOT \datapath|regfile|data~79_q\;
\datapath|regfile|ALT_INV_data~111_q\ <= NOT \datapath|regfile|data~111_q\;
\datapath|regfile|ALT_INV_data~47_q\ <= NOT \datapath|regfile|data~47_q\;
\datapath|regfile|ALT_INV_data~143_q\ <= NOT \datapath|regfile|data~143_q\;
\datapath|regfile|ALT_INV_data~239_q\ <= NOT \datapath|regfile|data~239_q\;
\datapath|regfile|ALT_INV_data~175_q\ <= NOT \datapath|regfile|data~175_q\;
\datapath|regfile|ALT_INV_data~1563_combout\ <= NOT \datapath|regfile|data~1563_combout\;
\datapath|regfile|ALT_INV_data~974_q\ <= NOT \datapath|regfile|data~974_q\;
\datapath|regfile|ALT_INV_data~846_q\ <= NOT \datapath|regfile|data~846_q\;
\datapath|regfile|ALT_INV_data~782_q\ <= NOT \datapath|regfile|data~782_q\;
\datapath|regfile|ALT_INV_data~878_q\ <= NOT \datapath|regfile|data~878_q\;
\datapath|regfile|ALT_INV_data~814_q\ <= NOT \datapath|regfile|data~814_q\;
\datapath|regfile|ALT_INV_data~910_q\ <= NOT \datapath|regfile|data~910_q\;
\datapath|regfile|ALT_INV_data~1006_q\ <= NOT \datapath|regfile|data~1006_q\;
\datapath|regfile|ALT_INV_data~942_q\ <= NOT \datapath|regfile|data~942_q\;
\datapath|regfile|ALT_INV_data~718_q\ <= NOT \datapath|regfile|data~718_q\;
\datapath|regfile|ALT_INV_data~590_q\ <= NOT \datapath|regfile|data~590_q\;
\datapath|regfile|ALT_INV_data~526_q\ <= NOT \datapath|regfile|data~526_q\;
\datapath|regfile|ALT_INV_data~622_q\ <= NOT \datapath|regfile|data~622_q\;
\datapath|regfile|ALT_INV_data~558_q\ <= NOT \datapath|regfile|data~558_q\;
\datapath|regfile|ALT_INV_data~654_q\ <= NOT \datapath|regfile|data~654_q\;
\datapath|regfile|ALT_INV_data~750_q\ <= NOT \datapath|regfile|data~750_q\;
\datapath|regfile|ALT_INV_data~686_q\ <= NOT \datapath|regfile|data~686_q\;
\datapath|regfile|ALT_INV_data~462_q\ <= NOT \datapath|regfile|data~462_q\;
\datapath|regfile|ALT_INV_data~334_q\ <= NOT \datapath|regfile|data~334_q\;
\datapath|regfile|ALT_INV_data~270_q\ <= NOT \datapath|regfile|data~270_q\;
\datapath|regfile|ALT_INV_data~366_q\ <= NOT \datapath|regfile|data~366_q\;
\datapath|regfile|ALT_INV_data~302_q\ <= NOT \datapath|regfile|data~302_q\;
\datapath|regfile|ALT_INV_data~398_q\ <= NOT \datapath|regfile|data~398_q\;
\datapath|regfile|ALT_INV_data~494_q\ <= NOT \datapath|regfile|data~494_q\;
\datapath|regfile|ALT_INV_data~430_q\ <= NOT \datapath|regfile|data~430_q\;
\datapath|regfile|ALT_INV_data~206_q\ <= NOT \datapath|regfile|data~206_q\;
\datapath|regfile|ALT_INV_data~1534_combout\ <= NOT \datapath|regfile|data~1534_combout\;
\datapath|regfile|ALT_INV_data~78_q\ <= NOT \datapath|regfile|data~78_q\;
\datapath|regfile|ALT_INV_data~110_q\ <= NOT \datapath|regfile|data~110_q\;
\datapath|regfile|ALT_INV_data~46_q\ <= NOT \datapath|regfile|data~46_q\;
\datapath|regfile|ALT_INV_data~142_q\ <= NOT \datapath|regfile|data~142_q\;
\datapath|regfile|ALT_INV_data~238_q\ <= NOT \datapath|regfile|data~238_q\;
\datapath|regfile|ALT_INV_data~174_q\ <= NOT \datapath|regfile|data~174_q\;
\datapath|alu|ALT_INV_ShiftRight1~4_combout\ <= NOT \datapath|alu|ShiftRight1~4_combout\;
\datapath|alu|ALT_INV_ShiftRight1~3_combout\ <= NOT \datapath|alu|ShiftRight1~3_combout\;
\datapath|regfile|ALT_INV_data~1533_combout\ <= NOT \datapath|regfile|data~1533_combout\;
\datapath|regfile|ALT_INV_data~977_q\ <= NOT \datapath|regfile|data~977_q\;
\datapath|regfile|ALT_INV_data~849_q\ <= NOT \datapath|regfile|data~849_q\;
\datapath|regfile|ALT_INV_data~785_q\ <= NOT \datapath|regfile|data~785_q\;
\datapath|regfile|ALT_INV_data~881_q\ <= NOT \datapath|regfile|data~881_q\;
\datapath|regfile|ALT_INV_data~817_q\ <= NOT \datapath|regfile|data~817_q\;
\datapath|regfile|ALT_INV_data~913_q\ <= NOT \datapath|regfile|data~913_q\;
\datapath|regfile|ALT_INV_data~1009_q\ <= NOT \datapath|regfile|data~1009_q\;
\datapath|regfile|ALT_INV_data~945_q\ <= NOT \datapath|regfile|data~945_q\;
\datapath|regfile|ALT_INV_data~721_q\ <= NOT \datapath|regfile|data~721_q\;
\datapath|regfile|ALT_INV_data~593_q\ <= NOT \datapath|regfile|data~593_q\;
\datapath|regfile|ALT_INV_data~529_q\ <= NOT \datapath|regfile|data~529_q\;
\datapath|regfile|ALT_INV_data~625_q\ <= NOT \datapath|regfile|data~625_q\;
\datapath|regfile|ALT_INV_data~561_q\ <= NOT \datapath|regfile|data~561_q\;
\datapath|regfile|ALT_INV_data~657_q\ <= NOT \datapath|regfile|data~657_q\;
\datapath|regfile|ALT_INV_data~753_q\ <= NOT \datapath|regfile|data~753_q\;
\datapath|regfile|ALT_INV_data~689_q\ <= NOT \datapath|regfile|data~689_q\;
\datapath|regfile|ALT_INV_data~465_q\ <= NOT \datapath|regfile|data~465_q\;
\datapath|regfile|ALT_INV_data~337_q\ <= NOT \datapath|regfile|data~337_q\;
\datapath|regfile|ALT_INV_data~273_q\ <= NOT \datapath|regfile|data~273_q\;
\datapath|regfile|ALT_INV_data~369_q\ <= NOT \datapath|regfile|data~369_q\;
\datapath|regfile|ALT_INV_data~305_q\ <= NOT \datapath|regfile|data~305_q\;
\datapath|regfile|ALT_INV_data~401_q\ <= NOT \datapath|regfile|data~401_q\;
\datapath|regfile|ALT_INV_data~497_q\ <= NOT \datapath|regfile|data~497_q\;
\datapath|regfile|ALT_INV_data~433_q\ <= NOT \datapath|regfile|data~433_q\;
\datapath|regfile|ALT_INV_data~209_q\ <= NOT \datapath|regfile|data~209_q\;
\datapath|regfile|ALT_INV_data~1504_combout\ <= NOT \datapath|regfile|data~1504_combout\;
\datapath|regfile|ALT_INV_data~81_q\ <= NOT \datapath|regfile|data~81_q\;
\datapath|regfile|ALT_INV_data~113_q\ <= NOT \datapath|regfile|data~113_q\;
\datapath|regfile|ALT_INV_data~49_q\ <= NOT \datapath|regfile|data~49_q\;
\datapath|regfile|ALT_INV_data~145_q\ <= NOT \datapath|regfile|data~145_q\;
\datapath|regfile|ALT_INV_data~241_q\ <= NOT \datapath|regfile|data~241_q\;
\datapath|regfile|ALT_INV_data~177_q\ <= NOT \datapath|regfile|data~177_q\;
\datapath|regfile|ALT_INV_data~1503_combout\ <= NOT \datapath|regfile|data~1503_combout\;
\datapath|regfile|ALT_INV_data~976_q\ <= NOT \datapath|regfile|data~976_q\;
\datapath|regfile|ALT_INV_data~848_q\ <= NOT \datapath|regfile|data~848_q\;
\datapath|regfile|ALT_INV_data~784_q\ <= NOT \datapath|regfile|data~784_q\;
\datapath|regfile|ALT_INV_data~880_q\ <= NOT \datapath|regfile|data~880_q\;
\datapath|regfile|ALT_INV_data~816_q\ <= NOT \datapath|regfile|data~816_q\;
\datapath|regfile|ALT_INV_data~912_q\ <= NOT \datapath|regfile|data~912_q\;
\datapath|regfile|ALT_INV_data~1008_q\ <= NOT \datapath|regfile|data~1008_q\;
\datapath|regfile|ALT_INV_data~944_q\ <= NOT \datapath|regfile|data~944_q\;
\datapath|regfile|ALT_INV_data~720_q\ <= NOT \datapath|regfile|data~720_q\;
\datapath|regfile|ALT_INV_data~592_q\ <= NOT \datapath|regfile|data~592_q\;
\datapath|regfile|ALT_INV_data~528_q\ <= NOT \datapath|regfile|data~528_q\;
\datapath|regfile|ALT_INV_data~624_q\ <= NOT \datapath|regfile|data~624_q\;
\datapath|regfile|ALT_INV_data~560_q\ <= NOT \datapath|regfile|data~560_q\;
\datapath|regfile|ALT_INV_data~656_q\ <= NOT \datapath|regfile|data~656_q\;
\datapath|regfile|ALT_INV_data~752_q\ <= NOT \datapath|regfile|data~752_q\;
\datapath|regfile|ALT_INV_data~688_q\ <= NOT \datapath|regfile|data~688_q\;
\datapath|regfile|ALT_INV_data~464_q\ <= NOT \datapath|regfile|data~464_q\;
\datapath|regfile|ALT_INV_data~336_q\ <= NOT \datapath|regfile|data~336_q\;
\datapath|regfile|ALT_INV_data~272_q\ <= NOT \datapath|regfile|data~272_q\;
\datapath|regfile|ALT_INV_data~368_q\ <= NOT \datapath|regfile|data~368_q\;
\datapath|regfile|ALT_INV_data~304_q\ <= NOT \datapath|regfile|data~304_q\;
\datapath|regfile|ALT_INV_data~400_q\ <= NOT \datapath|regfile|data~400_q\;
\datapath|regfile|ALT_INV_data~496_q\ <= NOT \datapath|regfile|data~496_q\;
\datapath|regfile|ALT_INV_data~432_q\ <= NOT \datapath|regfile|data~432_q\;
\datapath|regfile|ALT_INV_data~208_q\ <= NOT \datapath|regfile|data~208_q\;
\datapath|regfile|ALT_INV_data~1474_combout\ <= NOT \datapath|regfile|data~1474_combout\;
\datapath|regfile|ALT_INV_data~80_q\ <= NOT \datapath|regfile|data~80_q\;
\datapath|regfile|ALT_INV_data~112_q\ <= NOT \datapath|regfile|data~112_q\;
\datapath|regfile|ALT_INV_data~48_q\ <= NOT \datapath|regfile|data~48_q\;
\datapath|regfile|ALT_INV_data~144_q\ <= NOT \datapath|regfile|data~144_q\;
\datapath|regfile|ALT_INV_data~240_q\ <= NOT \datapath|regfile|data~240_q\;
\datapath|regfile|ALT_INV_data~176_q\ <= NOT \datapath|regfile|data~176_q\;
\datapath|regfile|ALT_INV_data~1473_combout\ <= NOT \datapath|regfile|data~1473_combout\;
\datapath|regfile|ALT_INV_data~979_q\ <= NOT \datapath|regfile|data~979_q\;
\datapath|regfile|ALT_INV_data~851_q\ <= NOT \datapath|regfile|data~851_q\;
\datapath|regfile|ALT_INV_data~787_q\ <= NOT \datapath|regfile|data~787_q\;
\datapath|regfile|ALT_INV_data~883_q\ <= NOT \datapath|regfile|data~883_q\;
\datapath|regfile|ALT_INV_data~819_q\ <= NOT \datapath|regfile|data~819_q\;
\datapath|regfile|ALT_INV_data~915_q\ <= NOT \datapath|regfile|data~915_q\;
\datapath|regfile|ALT_INV_data~1011_q\ <= NOT \datapath|regfile|data~1011_q\;
\datapath|regfile|ALT_INV_data~947_q\ <= NOT \datapath|regfile|data~947_q\;
\datapath|regfile|ALT_INV_data~723_q\ <= NOT \datapath|regfile|data~723_q\;
\datapath|regfile|ALT_INV_data~595_q\ <= NOT \datapath|regfile|data~595_q\;
\datapath|regfile|ALT_INV_data~531_q\ <= NOT \datapath|regfile|data~531_q\;
\datapath|regfile|ALT_INV_data~627_q\ <= NOT \datapath|regfile|data~627_q\;
\datapath|regfile|ALT_INV_data~563_q\ <= NOT \datapath|regfile|data~563_q\;
\datapath|regfile|ALT_INV_data~659_q\ <= NOT \datapath|regfile|data~659_q\;
\datapath|regfile|ALT_INV_data~755_q\ <= NOT \datapath|regfile|data~755_q\;
\datapath|regfile|ALT_INV_data~691_q\ <= NOT \datapath|regfile|data~691_q\;
\datapath|regfile|ALT_INV_data~467_q\ <= NOT \datapath|regfile|data~467_q\;
\datapath|regfile|ALT_INV_data~339_q\ <= NOT \datapath|regfile|data~339_q\;
\datapath|regfile|ALT_INV_data~275_q\ <= NOT \datapath|regfile|data~275_q\;
\datapath|regfile|ALT_INV_data~371_q\ <= NOT \datapath|regfile|data~371_q\;
\datapath|regfile|ALT_INV_data~307_q\ <= NOT \datapath|regfile|data~307_q\;
\datapath|regfile|ALT_INV_data~403_q\ <= NOT \datapath|regfile|data~403_q\;
\datapath|regfile|ALT_INV_data~499_q\ <= NOT \datapath|regfile|data~499_q\;
\datapath|regfile|ALT_INV_data~435_q\ <= NOT \datapath|regfile|data~435_q\;
\datapath|regfile|ALT_INV_data~211_q\ <= NOT \datapath|regfile|data~211_q\;
\datapath|regfile|ALT_INV_data~1444_combout\ <= NOT \datapath|regfile|data~1444_combout\;
\datapath|regfile|ALT_INV_data~83_q\ <= NOT \datapath|regfile|data~83_q\;
\datapath|regfile|ALT_INV_data~115_q\ <= NOT \datapath|regfile|data~115_q\;
\datapath|regfile|ALT_INV_data~51_q\ <= NOT \datapath|regfile|data~51_q\;
\datapath|regfile|ALT_INV_data~147_q\ <= NOT \datapath|regfile|data~147_q\;
\datapath|regfile|ALT_INV_data~243_q\ <= NOT \datapath|regfile|data~243_q\;
\datapath|regfile|ALT_INV_data~179_q\ <= NOT \datapath|regfile|data~179_q\;
\datapath|regfile|ALT_INV_data~1443_combout\ <= NOT \datapath|regfile|data~1443_combout\;
\datapath|regfile|ALT_INV_data~978_q\ <= NOT \datapath|regfile|data~978_q\;
\datapath|regfile|ALT_INV_data~850_q\ <= NOT \datapath|regfile|data~850_q\;
\datapath|regfile|ALT_INV_data~786_q\ <= NOT \datapath|regfile|data~786_q\;
\datapath|regfile|ALT_INV_data~882_q\ <= NOT \datapath|regfile|data~882_q\;
\datapath|regfile|ALT_INV_data~818_q\ <= NOT \datapath|regfile|data~818_q\;
\datapath|regfile|ALT_INV_data~914_q\ <= NOT \datapath|regfile|data~914_q\;
\datapath|regfile|ALT_INV_data~1010_q\ <= NOT \datapath|regfile|data~1010_q\;
\datapath|regfile|ALT_INV_data~946_q\ <= NOT \datapath|regfile|data~946_q\;
\datapath|regfile|ALT_INV_data~722_q\ <= NOT \datapath|regfile|data~722_q\;
\datapath|regfile|ALT_INV_data~594_q\ <= NOT \datapath|regfile|data~594_q\;
\datapath|regfile|ALT_INV_data~530_q\ <= NOT \datapath|regfile|data~530_q\;
\datapath|regfile|ALT_INV_data~626_q\ <= NOT \datapath|regfile|data~626_q\;
\datapath|regfile|ALT_INV_data~562_q\ <= NOT \datapath|regfile|data~562_q\;
\datapath|regfile|ALT_INV_data~658_q\ <= NOT \datapath|regfile|data~658_q\;
\datapath|regfile|ALT_INV_data~754_q\ <= NOT \datapath|regfile|data~754_q\;
\datapath|regfile|ALT_INV_data~690_q\ <= NOT \datapath|regfile|data~690_q\;
\datapath|regfile|ALT_INV_data~466_q\ <= NOT \datapath|regfile|data~466_q\;
\datapath|regfile|ALT_INV_data~338_q\ <= NOT \datapath|regfile|data~338_q\;
\datapath|regfile|ALT_INV_data~274_q\ <= NOT \datapath|regfile|data~274_q\;
\datapath|regfile|ALT_INV_data~370_q\ <= NOT \datapath|regfile|data~370_q\;
\datapath|regfile|ALT_INV_data~306_q\ <= NOT \datapath|regfile|data~306_q\;
\datapath|regfile|ALT_INV_data~402_q\ <= NOT \datapath|regfile|data~402_q\;
\datapath|regfile|ALT_INV_data~498_q\ <= NOT \datapath|regfile|data~498_q\;
\datapath|regfile|ALT_INV_data~434_q\ <= NOT \datapath|regfile|data~434_q\;
\datapath|regfile|ALT_INV_data~210_q\ <= NOT \datapath|regfile|data~210_q\;
\datapath|regfile|ALT_INV_data~1414_combout\ <= NOT \datapath|regfile|data~1414_combout\;
\datapath|regfile|ALT_INV_data~82_q\ <= NOT \datapath|regfile|data~82_q\;
\datapath|regfile|ALT_INV_data~114_q\ <= NOT \datapath|regfile|data~114_q\;
\datapath|regfile|ALT_INV_data~50_q\ <= NOT \datapath|regfile|data~50_q\;
\datapath|regfile|ALT_INV_data~146_q\ <= NOT \datapath|regfile|data~146_q\;
\datapath|regfile|ALT_INV_data~242_q\ <= NOT \datapath|regfile|data~242_q\;
\datapath|regfile|ALT_INV_data~178_q\ <= NOT \datapath|regfile|data~178_q\;
\datapath|alu|ALT_INV_ShiftRight1~2_combout\ <= NOT \datapath|alu|ShiftRight1~2_combout\;
\datapath|regfile|ALT_INV_data~1413_combout\ <= NOT \datapath|regfile|data~1413_combout\;
\datapath|regfile|ALT_INV_data~981_q\ <= NOT \datapath|regfile|data~981_q\;
\datapath|regfile|ALT_INV_data~853_q\ <= NOT \datapath|regfile|data~853_q\;
\datapath|regfile|ALT_INV_data~789_q\ <= NOT \datapath|regfile|data~789_q\;
\datapath|regfile|ALT_INV_data~885_q\ <= NOT \datapath|regfile|data~885_q\;
\datapath|regfile|ALT_INV_data~821_q\ <= NOT \datapath|regfile|data~821_q\;
\datapath|regfile|ALT_INV_data~917_q\ <= NOT \datapath|regfile|data~917_q\;
\datapath|regfile|ALT_INV_data~1013_q\ <= NOT \datapath|regfile|data~1013_q\;
\datapath|regfile|ALT_INV_data~949_q\ <= NOT \datapath|regfile|data~949_q\;
\datapath|regfile|ALT_INV_data~725_q\ <= NOT \datapath|regfile|data~725_q\;
\datapath|regfile|ALT_INV_data~597_q\ <= NOT \datapath|regfile|data~597_q\;
\datapath|regfile|ALT_INV_data~533_q\ <= NOT \datapath|regfile|data~533_q\;
\datapath|regfile|ALT_INV_data~629_q\ <= NOT \datapath|regfile|data~629_q\;
\datapath|regfile|ALT_INV_data~565_q\ <= NOT \datapath|regfile|data~565_q\;
\datapath|regfile|ALT_INV_data~661_q\ <= NOT \datapath|regfile|data~661_q\;
\datapath|regfile|ALT_INV_data~757_q\ <= NOT \datapath|regfile|data~757_q\;
\datapath|regfile|ALT_INV_data~693_q\ <= NOT \datapath|regfile|data~693_q\;
\datapath|regfile|ALT_INV_data~469_q\ <= NOT \datapath|regfile|data~469_q\;
\datapath|regfile|ALT_INV_data~341_q\ <= NOT \datapath|regfile|data~341_q\;
\datapath|regfile|ALT_INV_data~277_q\ <= NOT \datapath|regfile|data~277_q\;
\datapath|regfile|ALT_INV_data~373_q\ <= NOT \datapath|regfile|data~373_q\;
\datapath|regfile|ALT_INV_data~309_q\ <= NOT \datapath|regfile|data~309_q\;
\datapath|regfile|ALT_INV_data~405_q\ <= NOT \datapath|regfile|data~405_q\;
\datapath|regfile|ALT_INV_data~501_q\ <= NOT \datapath|regfile|data~501_q\;
\datapath|regfile|ALT_INV_data~437_q\ <= NOT \datapath|regfile|data~437_q\;
\datapath|regfile|ALT_INV_data~213_q\ <= NOT \datapath|regfile|data~213_q\;
\datapath|regfile|ALT_INV_data~1384_combout\ <= NOT \datapath|regfile|data~1384_combout\;
\datapath|regfile|ALT_INV_data~85_q\ <= NOT \datapath|regfile|data~85_q\;
\datapath|regfile|ALT_INV_data~117_q\ <= NOT \datapath|regfile|data~117_q\;
\datapath|regfile|ALT_INV_data~53_q\ <= NOT \datapath|regfile|data~53_q\;
\datapath|regfile|ALT_INV_data~149_q\ <= NOT \datapath|regfile|data~149_q\;
\datapath|regfile|ALT_INV_data~245_q\ <= NOT \datapath|regfile|data~245_q\;
\datapath|regfile|ALT_INV_data~181_q\ <= NOT \datapath|regfile|data~181_q\;
\datapath|regfile|ALT_INV_data~1383_combout\ <= NOT \datapath|regfile|data~1383_combout\;
\datapath|regfile|ALT_INV_data~980_q\ <= NOT \datapath|regfile|data~980_q\;
\datapath|regfile|ALT_INV_data~852_q\ <= NOT \datapath|regfile|data~852_q\;
\datapath|regfile|ALT_INV_data~788_q\ <= NOT \datapath|regfile|data~788_q\;
\datapath|regfile|ALT_INV_data~884_q\ <= NOT \datapath|regfile|data~884_q\;
\datapath|regfile|ALT_INV_data~820_q\ <= NOT \datapath|regfile|data~820_q\;
\datapath|regfile|ALT_INV_data~916_q\ <= NOT \datapath|regfile|data~916_q\;
\datapath|regfile|ALT_INV_data~1012_q\ <= NOT \datapath|regfile|data~1012_q\;
\datapath|regfile|ALT_INV_data~948_q\ <= NOT \datapath|regfile|data~948_q\;
\datapath|regfile|ALT_INV_data~724_q\ <= NOT \datapath|regfile|data~724_q\;
\datapath|regfile|ALT_INV_data~596_q\ <= NOT \datapath|regfile|data~596_q\;
\datapath|regfile|ALT_INV_data~532_q\ <= NOT \datapath|regfile|data~532_q\;
\datapath|regfile|ALT_INV_data~628_q\ <= NOT \datapath|regfile|data~628_q\;
\datapath|regfile|ALT_INV_data~564_q\ <= NOT \datapath|regfile|data~564_q\;
\datapath|regfile|ALT_INV_data~660_q\ <= NOT \datapath|regfile|data~660_q\;
\datapath|regfile|ALT_INV_data~756_q\ <= NOT \datapath|regfile|data~756_q\;
\datapath|regfile|ALT_INV_data~692_q\ <= NOT \datapath|regfile|data~692_q\;
\datapath|regfile|ALT_INV_data~468_q\ <= NOT \datapath|regfile|data~468_q\;
\datapath|regfile|ALT_INV_data~340_q\ <= NOT \datapath|regfile|data~340_q\;
\datapath|regfile|ALT_INV_data~276_q\ <= NOT \datapath|regfile|data~276_q\;
\datapath|regfile|ALT_INV_data~372_q\ <= NOT \datapath|regfile|data~372_q\;
\datapath|regfile|ALT_INV_data~308_q\ <= NOT \datapath|regfile|data~308_q\;
\datapath|regfile|ALT_INV_data~404_q\ <= NOT \datapath|regfile|data~404_q\;
\datapath|regfile|ALT_INV_data~500_q\ <= NOT \datapath|regfile|data~500_q\;
\datapath|regfile|ALT_INV_data~436_q\ <= NOT \datapath|regfile|data~436_q\;
\datapath|regfile|ALT_INV_data~212_q\ <= NOT \datapath|regfile|data~212_q\;
\datapath|regfile|ALT_INV_data~1354_combout\ <= NOT \datapath|regfile|data~1354_combout\;
\datapath|regfile|ALT_INV_data~84_q\ <= NOT \datapath|regfile|data~84_q\;
\datapath|regfile|ALT_INV_data~116_q\ <= NOT \datapath|regfile|data~116_q\;
\datapath|regfile|ALT_INV_data~52_q\ <= NOT \datapath|regfile|data~52_q\;
\datapath|regfile|ALT_INV_data~148_q\ <= NOT \datapath|regfile|data~148_q\;
\datapath|regfile|ALT_INV_data~244_q\ <= NOT \datapath|regfile|data~244_q\;
\datapath|regfile|ALT_INV_data~180_q\ <= NOT \datapath|regfile|data~180_q\;
\datapath|regfile|ALT_INV_data~1353_combout\ <= NOT \datapath|regfile|data~1353_combout\;
\datapath|regfile|ALT_INV_data~983_q\ <= NOT \datapath|regfile|data~983_q\;
\datapath|regfile|ALT_INV_data~855_q\ <= NOT \datapath|regfile|data~855_q\;
\datapath|regfile|ALT_INV_data~791_q\ <= NOT \datapath|regfile|data~791_q\;
\datapath|regfile|ALT_INV_data~887_q\ <= NOT \datapath|regfile|data~887_q\;
\datapath|regfile|ALT_INV_data~823_q\ <= NOT \datapath|regfile|data~823_q\;
\datapath|regfile|ALT_INV_data~919_q\ <= NOT \datapath|regfile|data~919_q\;
\datapath|regfile|ALT_INV_data~1015_q\ <= NOT \datapath|regfile|data~1015_q\;
\datapath|regfile|ALT_INV_data~951_q\ <= NOT \datapath|regfile|data~951_q\;
\datapath|regfile|ALT_INV_data~727_q\ <= NOT \datapath|regfile|data~727_q\;
\datapath|regfile|ALT_INV_data~599_q\ <= NOT \datapath|regfile|data~599_q\;
\datapath|regfile|ALT_INV_data~535_q\ <= NOT \datapath|regfile|data~535_q\;
\datapath|regfile|ALT_INV_data~631_q\ <= NOT \datapath|regfile|data~631_q\;
\datapath|regfile|ALT_INV_data~567_q\ <= NOT \datapath|regfile|data~567_q\;
\datapath|regfile|ALT_INV_data~663_q\ <= NOT \datapath|regfile|data~663_q\;
\datapath|regfile|ALT_INV_data~759_q\ <= NOT \datapath|regfile|data~759_q\;
\datapath|regfile|ALT_INV_data~695_q\ <= NOT \datapath|regfile|data~695_q\;
\datapath|regfile|ALT_INV_data~471_q\ <= NOT \datapath|regfile|data~471_q\;
\datapath|regfile|ALT_INV_data~343_q\ <= NOT \datapath|regfile|data~343_q\;
\datapath|regfile|ALT_INV_data~279_q\ <= NOT \datapath|regfile|data~279_q\;
\datapath|regfile|ALT_INV_data~375_q\ <= NOT \datapath|regfile|data~375_q\;
\datapath|regfile|ALT_INV_data~311_q\ <= NOT \datapath|regfile|data~311_q\;
\datapath|regfile|ALT_INV_data~407_q\ <= NOT \datapath|regfile|data~407_q\;
\datapath|regfile|ALT_INV_data~503_q\ <= NOT \datapath|regfile|data~503_q\;
\datapath|regfile|ALT_INV_data~439_q\ <= NOT \datapath|regfile|data~439_q\;
\datapath|regfile|ALT_INV_data~215_q\ <= NOT \datapath|regfile|data~215_q\;
\datapath|regfile|ALT_INV_data~1324_combout\ <= NOT \datapath|regfile|data~1324_combout\;
\datapath|regfile|ALT_INV_data~87_q\ <= NOT \datapath|regfile|data~87_q\;
\datapath|regfile|ALT_INV_data~119_q\ <= NOT \datapath|regfile|data~119_q\;
\datapath|regfile|ALT_INV_data~55_q\ <= NOT \datapath|regfile|data~55_q\;
\datapath|regfile|ALT_INV_data~151_q\ <= NOT \datapath|regfile|data~151_q\;
\datapath|regfile|ALT_INV_data~247_q\ <= NOT \datapath|regfile|data~247_q\;
\datapath|regfile|ALT_INV_data~183_q\ <= NOT \datapath|regfile|data~183_q\;
\datapath|regfile|ALT_INV_data~1323_combout\ <= NOT \datapath|regfile|data~1323_combout\;
\datapath|regfile|ALT_INV_data~982_q\ <= NOT \datapath|regfile|data~982_q\;
\datapath|regfile|ALT_INV_data~854_q\ <= NOT \datapath|regfile|data~854_q\;
\datapath|regfile|ALT_INV_data~790_q\ <= NOT \datapath|regfile|data~790_q\;
\datapath|regfile|ALT_INV_data~886_q\ <= NOT \datapath|regfile|data~886_q\;
\datapath|regfile|ALT_INV_data~822_q\ <= NOT \datapath|regfile|data~822_q\;
\datapath|regfile|ALT_INV_data~918_q\ <= NOT \datapath|regfile|data~918_q\;
\datapath|regfile|ALT_INV_data~1014_q\ <= NOT \datapath|regfile|data~1014_q\;
\datapath|regfile|ALT_INV_data~950_q\ <= NOT \datapath|regfile|data~950_q\;
\datapath|regfile|ALT_INV_data~726_q\ <= NOT \datapath|regfile|data~726_q\;
\datapath|regfile|ALT_INV_data~598_q\ <= NOT \datapath|regfile|data~598_q\;
\datapath|regfile|ALT_INV_data~534_q\ <= NOT \datapath|regfile|data~534_q\;
\datapath|regfile|ALT_INV_data~630_q\ <= NOT \datapath|regfile|data~630_q\;
\datapath|regfile|ALT_INV_data~566_q\ <= NOT \datapath|regfile|data~566_q\;
\datapath|regfile|ALT_INV_data~662_q\ <= NOT \datapath|regfile|data~662_q\;
\datapath|regfile|ALT_INV_data~758_q\ <= NOT \datapath|regfile|data~758_q\;
\datapath|regfile|ALT_INV_data~694_q\ <= NOT \datapath|regfile|data~694_q\;
\datapath|regfile|ALT_INV_data~470_q\ <= NOT \datapath|regfile|data~470_q\;
\datapath|regfile|ALT_INV_data~342_q\ <= NOT \datapath|regfile|data~342_q\;
\datapath|regfile|ALT_INV_data~278_q\ <= NOT \datapath|regfile|data~278_q\;
\datapath|regfile|ALT_INV_data~374_q\ <= NOT \datapath|regfile|data~374_q\;
\datapath|regfile|ALT_INV_data~310_q\ <= NOT \datapath|regfile|data~310_q\;
\datapath|regfile|ALT_INV_data~406_q\ <= NOT \datapath|regfile|data~406_q\;
\datapath|regfile|ALT_INV_data~502_q\ <= NOT \datapath|regfile|data~502_q\;
\datapath|regfile|ALT_INV_data~438_q\ <= NOT \datapath|regfile|data~438_q\;
\datapath|regfile|ALT_INV_data~214_q\ <= NOT \datapath|regfile|data~214_q\;
\datapath|regfile|ALT_INV_data~1294_combout\ <= NOT \datapath|regfile|data~1294_combout\;
\datapath|regfile|ALT_INV_data~86_q\ <= NOT \datapath|regfile|data~86_q\;
\datapath|regfile|ALT_INV_data~118_q\ <= NOT \datapath|regfile|data~118_q\;
\datapath|regfile|ALT_INV_data~54_q\ <= NOT \datapath|regfile|data~54_q\;
\datapath|regfile|ALT_INV_data~150_q\ <= NOT \datapath|regfile|data~150_q\;
\datapath|regfile|ALT_INV_data~246_q\ <= NOT \datapath|regfile|data~246_q\;
\datapath|regfile|ALT_INV_data~182_q\ <= NOT \datapath|regfile|data~182_q\;
\datapath|alu|ALT_INV_ShiftRight1~1_combout\ <= NOT \datapath|alu|ShiftRight1~1_combout\;
\datapath|regfile|ALT_INV_data~1293_combout\ <= NOT \datapath|regfile|data~1293_combout\;
\datapath|regfile|ALT_INV_data~985_q\ <= NOT \datapath|regfile|data~985_q\;
\datapath|regfile|ALT_INV_data~857_q\ <= NOT \datapath|regfile|data~857_q\;
\datapath|regfile|ALT_INV_data~793_q\ <= NOT \datapath|regfile|data~793_q\;
\datapath|regfile|ALT_INV_data~889_q\ <= NOT \datapath|regfile|data~889_q\;
\datapath|regfile|ALT_INV_data~825_q\ <= NOT \datapath|regfile|data~825_q\;
\datapath|regfile|ALT_INV_data~921_q\ <= NOT \datapath|regfile|data~921_q\;
\datapath|regfile|ALT_INV_data~1017_q\ <= NOT \datapath|regfile|data~1017_q\;
\datapath|regfile|ALT_INV_data~953_q\ <= NOT \datapath|regfile|data~953_q\;
\datapath|regfile|ALT_INV_data~729_q\ <= NOT \datapath|regfile|data~729_q\;
\datapath|regfile|ALT_INV_data~601_q\ <= NOT \datapath|regfile|data~601_q\;
\datapath|regfile|ALT_INV_data~537_q\ <= NOT \datapath|regfile|data~537_q\;
\datapath|regfile|ALT_INV_data~633_q\ <= NOT \datapath|regfile|data~633_q\;
\datapath|regfile|ALT_INV_data~569_q\ <= NOT \datapath|regfile|data~569_q\;
\datapath|regfile|ALT_INV_data~665_q\ <= NOT \datapath|regfile|data~665_q\;
\datapath|regfile|ALT_INV_data~761_q\ <= NOT \datapath|regfile|data~761_q\;
\datapath|regfile|ALT_INV_data~697_q\ <= NOT \datapath|regfile|data~697_q\;
\datapath|regfile|ALT_INV_data~473_q\ <= NOT \datapath|regfile|data~473_q\;
\datapath|regfile|ALT_INV_data~345_q\ <= NOT \datapath|regfile|data~345_q\;
\datapath|regfile|ALT_INV_data~281_q\ <= NOT \datapath|regfile|data~281_q\;
\datapath|regfile|ALT_INV_data~377_q\ <= NOT \datapath|regfile|data~377_q\;
\datapath|regfile|ALT_INV_data~313_q\ <= NOT \datapath|regfile|data~313_q\;
\datapath|regfile|ALT_INV_data~409_q\ <= NOT \datapath|regfile|data~409_q\;
\datapath|regfile|ALT_INV_data~505_q\ <= NOT \datapath|regfile|data~505_q\;
\datapath|regfile|ALT_INV_data~441_q\ <= NOT \datapath|regfile|data~441_q\;
\datapath|regfile|ALT_INV_data~217_q\ <= NOT \datapath|regfile|data~217_q\;
\datapath|regfile|ALT_INV_data~1264_combout\ <= NOT \datapath|regfile|data~1264_combout\;
\datapath|regfile|ALT_INV_data~89_q\ <= NOT \datapath|regfile|data~89_q\;
\datapath|regfile|ALT_INV_data~121_q\ <= NOT \datapath|regfile|data~121_q\;
\datapath|regfile|ALT_INV_data~57_q\ <= NOT \datapath|regfile|data~57_q\;
\datapath|regfile|ALT_INV_data~153_q\ <= NOT \datapath|regfile|data~153_q\;
\datapath|regfile|ALT_INV_data~249_q\ <= NOT \datapath|regfile|data~249_q\;
\datapath|regfile|ALT_INV_data~185_q\ <= NOT \datapath|regfile|data~185_q\;
\datapath|regfile|ALT_INV_data~1263_combout\ <= NOT \datapath|regfile|data~1263_combout\;
\datapath|regfile|ALT_INV_data~984_q\ <= NOT \datapath|regfile|data~984_q\;
\datapath|regfile|ALT_INV_data~856_q\ <= NOT \datapath|regfile|data~856_q\;
\datapath|regfile|ALT_INV_data~792_q\ <= NOT \datapath|regfile|data~792_q\;
\datapath|regfile|ALT_INV_data~888_q\ <= NOT \datapath|regfile|data~888_q\;
\datapath|regfile|ALT_INV_data~824_q\ <= NOT \datapath|regfile|data~824_q\;
\datapath|regfile|ALT_INV_data~920_q\ <= NOT \datapath|regfile|data~920_q\;
\datapath|regfile|ALT_INV_data~1016_q\ <= NOT \datapath|regfile|data~1016_q\;
\datapath|regfile|ALT_INV_data~952_q\ <= NOT \datapath|regfile|data~952_q\;
\datapath|regfile|ALT_INV_data~728_q\ <= NOT \datapath|regfile|data~728_q\;
\datapath|regfile|ALT_INV_data~600_q\ <= NOT \datapath|regfile|data~600_q\;
\datapath|regfile|ALT_INV_data~536_q\ <= NOT \datapath|regfile|data~536_q\;
\datapath|regfile|ALT_INV_data~632_q\ <= NOT \datapath|regfile|data~632_q\;
\datapath|regfile|ALT_INV_data~568_q\ <= NOT \datapath|regfile|data~568_q\;
\datapath|regfile|ALT_INV_data~664_q\ <= NOT \datapath|regfile|data~664_q\;
\datapath|regfile|ALT_INV_data~760_q\ <= NOT \datapath|regfile|data~760_q\;
\datapath|regfile|ALT_INV_data~696_q\ <= NOT \datapath|regfile|data~696_q\;
\datapath|regfile|ALT_INV_data~472_q\ <= NOT \datapath|regfile|data~472_q\;
\datapath|regfile|ALT_INV_data~344_q\ <= NOT \datapath|regfile|data~344_q\;
\datapath|regfile|ALT_INV_data~280_q\ <= NOT \datapath|regfile|data~280_q\;
\datapath|regfile|ALT_INV_data~376_q\ <= NOT \datapath|regfile|data~376_q\;
\datapath|regfile|ALT_INV_data~312_q\ <= NOT \datapath|regfile|data~312_q\;
\datapath|regfile|ALT_INV_data~408_q\ <= NOT \datapath|regfile|data~408_q\;
\datapath|regfile|ALT_INV_data~504_q\ <= NOT \datapath|regfile|data~504_q\;
\datapath|regfile|ALT_INV_data~440_q\ <= NOT \datapath|regfile|data~440_q\;
\datapath|regfile|ALT_INV_data~216_q\ <= NOT \datapath|regfile|data~216_q\;
\datapath|regfile|ALT_INV_data~1234_combout\ <= NOT \datapath|regfile|data~1234_combout\;
\datapath|regfile|ALT_INV_data~88_q\ <= NOT \datapath|regfile|data~88_q\;
\datapath|regfile|ALT_INV_data~120_q\ <= NOT \datapath|regfile|data~120_q\;
\datapath|regfile|ALT_INV_data~56_q\ <= NOT \datapath|regfile|data~56_q\;
\datapath|regfile|ALT_INV_data~152_q\ <= NOT \datapath|regfile|data~152_q\;
\datapath|regfile|ALT_INV_data~248_q\ <= NOT \datapath|regfile|data~248_q\;
\datapath|regfile|ALT_INV_data~184_q\ <= NOT \datapath|regfile|data~184_q\;
\datapath|regfile|ALT_INV_data~1233_combout\ <= NOT \datapath|regfile|data~1233_combout\;
\datapath|regfile|ALT_INV_data~987_q\ <= NOT \datapath|regfile|data~987_q\;
\datapath|regfile|ALT_INV_data~859_q\ <= NOT \datapath|regfile|data~859_q\;
\datapath|regfile|ALT_INV_data~795_q\ <= NOT \datapath|regfile|data~795_q\;
\datapath|regfile|ALT_INV_data~891_q\ <= NOT \datapath|regfile|data~891_q\;
\datapath|regfile|ALT_INV_data~827_q\ <= NOT \datapath|regfile|data~827_q\;
\datapath|regfile|ALT_INV_data~923_q\ <= NOT \datapath|regfile|data~923_q\;
\datapath|regfile|ALT_INV_data~1019_q\ <= NOT \datapath|regfile|data~1019_q\;
\datapath|regfile|ALT_INV_data~955_q\ <= NOT \datapath|regfile|data~955_q\;
\datapath|regfile|ALT_INV_data~731_q\ <= NOT \datapath|regfile|data~731_q\;
\datapath|regfile|ALT_INV_data~603_q\ <= NOT \datapath|regfile|data~603_q\;
\datapath|regfile|ALT_INV_data~539_q\ <= NOT \datapath|regfile|data~539_q\;
\datapath|regfile|ALT_INV_data~635_q\ <= NOT \datapath|regfile|data~635_q\;
\datapath|regfile|ALT_INV_data~571_q\ <= NOT \datapath|regfile|data~571_q\;
\datapath|regfile|ALT_INV_data~667_q\ <= NOT \datapath|regfile|data~667_q\;
\datapath|regfile|ALT_INV_data~763_q\ <= NOT \datapath|regfile|data~763_q\;
\datapath|regfile|ALT_INV_data~699_q\ <= NOT \datapath|regfile|data~699_q\;
\datapath|regfile|ALT_INV_data~475_q\ <= NOT \datapath|regfile|data~475_q\;
\datapath|regfile|ALT_INV_data~347_q\ <= NOT \datapath|regfile|data~347_q\;
\datapath|regfile|ALT_INV_data~283_q\ <= NOT \datapath|regfile|data~283_q\;
\datapath|regfile|ALT_INV_data~379_q\ <= NOT \datapath|regfile|data~379_q\;
\datapath|regfile|ALT_INV_data~315_q\ <= NOT \datapath|regfile|data~315_q\;
\datapath|regfile|ALT_INV_data~411_q\ <= NOT \datapath|regfile|data~411_q\;
\datapath|regfile|ALT_INV_data~507_q\ <= NOT \datapath|regfile|data~507_q\;
\datapath|regfile|ALT_INV_data~443_q\ <= NOT \datapath|regfile|data~443_q\;
\datapath|regfile|ALT_INV_data~219_q\ <= NOT \datapath|regfile|data~219_q\;
\datapath|regfile|ALT_INV_data~1204_combout\ <= NOT \datapath|regfile|data~1204_combout\;
\datapath|regfile|ALT_INV_data~91_q\ <= NOT \datapath|regfile|data~91_q\;
\datapath|regfile|ALT_INV_data~123_q\ <= NOT \datapath|regfile|data~123_q\;
\datapath|regfile|ALT_INV_data~59_q\ <= NOT \datapath|regfile|data~59_q\;
\datapath|regfile|ALT_INV_data~155_q\ <= NOT \datapath|regfile|data~155_q\;
\datapath|regfile|ALT_INV_data~251_q\ <= NOT \datapath|regfile|data~251_q\;
\datapath|regfile|ALT_INV_data~187_q\ <= NOT \datapath|regfile|data~187_q\;
\datapath|regfile|ALT_INV_data~1203_combout\ <= NOT \datapath|regfile|data~1203_combout\;
\datapath|regfile|ALT_INV_data~986_q\ <= NOT \datapath|regfile|data~986_q\;
\datapath|regfile|ALT_INV_data~858_q\ <= NOT \datapath|regfile|data~858_q\;
\datapath|regfile|ALT_INV_data~794_q\ <= NOT \datapath|regfile|data~794_q\;
\datapath|regfile|ALT_INV_data~890_q\ <= NOT \datapath|regfile|data~890_q\;
\datapath|regfile|ALT_INV_data~826_q\ <= NOT \datapath|regfile|data~826_q\;
\datapath|regfile|ALT_INV_data~922_q\ <= NOT \datapath|regfile|data~922_q\;
\datapath|regfile|ALT_INV_data~1018_q\ <= NOT \datapath|regfile|data~1018_q\;
\datapath|regfile|ALT_INV_data~954_q\ <= NOT \datapath|regfile|data~954_q\;
\datapath|regfile|ALT_INV_data~730_q\ <= NOT \datapath|regfile|data~730_q\;
\datapath|regfile|ALT_INV_data~602_q\ <= NOT \datapath|regfile|data~602_q\;
\datapath|regfile|ALT_INV_data~538_q\ <= NOT \datapath|regfile|data~538_q\;
\datapath|regfile|ALT_INV_data~634_q\ <= NOT \datapath|regfile|data~634_q\;
\datapath|regfile|ALT_INV_data~570_q\ <= NOT \datapath|regfile|data~570_q\;
\datapath|regfile|ALT_INV_data~666_q\ <= NOT \datapath|regfile|data~666_q\;
\datapath|regfile|ALT_INV_data~762_q\ <= NOT \datapath|regfile|data~762_q\;
\datapath|regfile|ALT_INV_data~698_q\ <= NOT \datapath|regfile|data~698_q\;
\datapath|regfile|ALT_INV_data~474_q\ <= NOT \datapath|regfile|data~474_q\;
\datapath|regfile|ALT_INV_data~346_q\ <= NOT \datapath|regfile|data~346_q\;
\datapath|regfile|ALT_INV_data~282_q\ <= NOT \datapath|regfile|data~282_q\;
\datapath|regfile|ALT_INV_data~378_q\ <= NOT \datapath|regfile|data~378_q\;
\datapath|regfile|ALT_INV_data~314_q\ <= NOT \datapath|regfile|data~314_q\;
\datapath|regfile|ALT_INV_data~410_q\ <= NOT \datapath|regfile|data~410_q\;
\datapath|regfile|ALT_INV_data~506_q\ <= NOT \datapath|regfile|data~506_q\;
\datapath|regfile|ALT_INV_data~442_q\ <= NOT \datapath|regfile|data~442_q\;
\datapath|regfile|ALT_INV_data~218_q\ <= NOT \datapath|regfile|data~218_q\;
\datapath|regfile|ALT_INV_data~1174_combout\ <= NOT \datapath|regfile|data~1174_combout\;
\datapath|regfile|ALT_INV_data~90_q\ <= NOT \datapath|regfile|data~90_q\;
\datapath|regfile|ALT_INV_data~122_q\ <= NOT \datapath|regfile|data~122_q\;
\datapath|regfile|ALT_INV_data~58_q\ <= NOT \datapath|regfile|data~58_q\;
\datapath|regfile|ALT_INV_data~154_q\ <= NOT \datapath|regfile|data~154_q\;
\datapath|regfile|ALT_INV_data~250_q\ <= NOT \datapath|regfile|data~250_q\;
\datapath|regfile|ALT_INV_data~186_q\ <= NOT \datapath|regfile|data~186_q\;
\datapath|alumux2|ALT_INV_f[2]~6_combout\ <= NOT \datapath|alumux2|f[2]~6_combout\;
\datapath|alumux2|ALT_INV_f[2]~5_combout\ <= NOT \datapath|alumux2|f[2]~5_combout\;
\datapath|ir|ALT_INV_data\(22) <= NOT \datapath|ir|data\(22);
\datapath|ir|ALT_INV_data\(9) <= NOT \datapath|ir|data\(9);
\datapath|alu|ALT_INV_ShiftRight1~0_combout\ <= NOT \datapath|alu|ShiftRight1~0_combout\;
\datapath|regfile|ALT_INV_data~1173_combout\ <= NOT \datapath|regfile|data~1173_combout\;
\datapath|regfile|ALT_INV_data~989_q\ <= NOT \datapath|regfile|data~989_q\;
\datapath|regfile|ALT_INV_data~861_q\ <= NOT \datapath|regfile|data~861_q\;
\datapath|regfile|ALT_INV_data~797_q\ <= NOT \datapath|regfile|data~797_q\;
\datapath|regfile|ALT_INV_data~893_q\ <= NOT \datapath|regfile|data~893_q\;
\datapath|regfile|ALT_INV_data~829_q\ <= NOT \datapath|regfile|data~829_q\;
\datapath|regfile|ALT_INV_data~925_q\ <= NOT \datapath|regfile|data~925_q\;
\datapath|regfile|ALT_INV_data~1021_q\ <= NOT \datapath|regfile|data~1021_q\;
\datapath|regfile|ALT_INV_data~957_q\ <= NOT \datapath|regfile|data~957_q\;
\datapath|regfile|ALT_INV_data~733_q\ <= NOT \datapath|regfile|data~733_q\;
\datapath|regfile|ALT_INV_data~605_q\ <= NOT \datapath|regfile|data~605_q\;
\datapath|regfile|ALT_INV_data~541_q\ <= NOT \datapath|regfile|data~541_q\;
\datapath|regfile|ALT_INV_data~637_q\ <= NOT \datapath|regfile|data~637_q\;
\datapath|regfile|ALT_INV_data~573_q\ <= NOT \datapath|regfile|data~573_q\;
\datapath|regfile|ALT_INV_data~669_q\ <= NOT \datapath|regfile|data~669_q\;
\datapath|regfile|ALT_INV_data~765_q\ <= NOT \datapath|regfile|data~765_q\;
\datapath|regfile|ALT_INV_data~701_q\ <= NOT \datapath|regfile|data~701_q\;
\datapath|regfile|ALT_INV_data~477_q\ <= NOT \datapath|regfile|data~477_q\;
\datapath|regfile|ALT_INV_data~349_q\ <= NOT \datapath|regfile|data~349_q\;
\datapath|regfile|ALT_INV_data~285_q\ <= NOT \datapath|regfile|data~285_q\;
\datapath|regfile|ALT_INV_data~381_q\ <= NOT \datapath|regfile|data~381_q\;
\datapath|regfile|ALT_INV_data~317_q\ <= NOT \datapath|regfile|data~317_q\;
\datapath|regfile|ALT_INV_data~413_q\ <= NOT \datapath|regfile|data~413_q\;
\datapath|regfile|ALT_INV_data~509_q\ <= NOT \datapath|regfile|data~509_q\;
\datapath|regfile|ALT_INV_data~445_q\ <= NOT \datapath|regfile|data~445_q\;
\datapath|regfile|ALT_INV_data~221_q\ <= NOT \datapath|regfile|data~221_q\;
\datapath|regfile|ALT_INV_data~1144_combout\ <= NOT \datapath|regfile|data~1144_combout\;
\datapath|regfile|ALT_INV_data~93_q\ <= NOT \datapath|regfile|data~93_q\;
\datapath|regfile|ALT_INV_data~125_q\ <= NOT \datapath|regfile|data~125_q\;
\datapath|regfile|ALT_INV_data~61_q\ <= NOT \datapath|regfile|data~61_q\;
\datapath|regfile|ALT_INV_data~157_q\ <= NOT \datapath|regfile|data~157_q\;
\datapath|regfile|ALT_INV_data~253_q\ <= NOT \datapath|regfile|data~253_q\;
\datapath|regfile|ALT_INV_data~189_q\ <= NOT \datapath|regfile|data~189_q\;
\datapath|regfile|ALT_INV_data~1143_combout\ <= NOT \datapath|regfile|data~1143_combout\;
\datapath|regfile|ALT_INV_data~988_q\ <= NOT \datapath|regfile|data~988_q\;
\datapath|regfile|ALT_INV_data~860_q\ <= NOT \datapath|regfile|data~860_q\;
\datapath|regfile|ALT_INV_data~796_q\ <= NOT \datapath|regfile|data~796_q\;
\datapath|regfile|ALT_INV_data~892_q\ <= NOT \datapath|regfile|data~892_q\;
\datapath|regfile|ALT_INV_data~828_q\ <= NOT \datapath|regfile|data~828_q\;
\datapath|regfile|ALT_INV_data~924_q\ <= NOT \datapath|regfile|data~924_q\;
\datapath|regfile|ALT_INV_data~1020_q\ <= NOT \datapath|regfile|data~1020_q\;
\datapath|regfile|ALT_INV_data~956_q\ <= NOT \datapath|regfile|data~956_q\;
\datapath|regfile|ALT_INV_data~732_q\ <= NOT \datapath|regfile|data~732_q\;
\datapath|regfile|ALT_INV_data~604_q\ <= NOT \datapath|regfile|data~604_q\;
\datapath|regfile|ALT_INV_data~540_q\ <= NOT \datapath|regfile|data~540_q\;
\datapath|regfile|ALT_INV_data~636_q\ <= NOT \datapath|regfile|data~636_q\;
\datapath|regfile|ALT_INV_data~572_q\ <= NOT \datapath|regfile|data~572_q\;
\datapath|regfile|ALT_INV_data~668_q\ <= NOT \datapath|regfile|data~668_q\;
\datapath|regfile|ALT_INV_data~764_q\ <= NOT \datapath|regfile|data~764_q\;
\datapath|regfile|ALT_INV_data~700_q\ <= NOT \datapath|regfile|data~700_q\;
\datapath|regfile|ALT_INV_data~476_q\ <= NOT \datapath|regfile|data~476_q\;
\datapath|regfile|ALT_INV_data~348_q\ <= NOT \datapath|regfile|data~348_q\;
\datapath|regfile|ALT_INV_data~284_q\ <= NOT \datapath|regfile|data~284_q\;
\datapath|regfile|ALT_INV_data~380_q\ <= NOT \datapath|regfile|data~380_q\;
\datapath|regfile|ALT_INV_data~316_q\ <= NOT \datapath|regfile|data~316_q\;
\datapath|regfile|ALT_INV_data~412_q\ <= NOT \datapath|regfile|data~412_q\;
\datapath|regfile|ALT_INV_data~508_q\ <= NOT \datapath|regfile|data~508_q\;
\datapath|regfile|ALT_INV_data~444_q\ <= NOT \datapath|regfile|data~444_q\;
\datapath|regfile|ALT_INV_data~220_q\ <= NOT \datapath|regfile|data~220_q\;
\datapath|regfile|ALT_INV_data~1114_combout\ <= NOT \datapath|regfile|data~1114_combout\;
\datapath|regfile|ALT_INV_data~92_q\ <= NOT \datapath|regfile|data~92_q\;
\datapath|regfile|ALT_INV_data~124_q\ <= NOT \datapath|regfile|data~124_q\;
\datapath|regfile|ALT_INV_data~60_q\ <= NOT \datapath|regfile|data~60_q\;
\datapath|regfile|ALT_INV_data~156_q\ <= NOT \datapath|regfile|data~156_q\;
\datapath|regfile|ALT_INV_data~252_q\ <= NOT \datapath|regfile|data~252_q\;
\datapath|regfile|ALT_INV_data~188_q\ <= NOT \datapath|regfile|data~188_q\;
\datapath|regfile|ALT_INV_data~1113_combout\ <= NOT \datapath|regfile|data~1113_combout\;
\datapath|regfile|ALT_INV_data~991_q\ <= NOT \datapath|regfile|data~991_q\;
\datapath|regfile|ALT_INV_data~863_q\ <= NOT \datapath|regfile|data~863_q\;
\datapath|regfile|ALT_INV_data~799_q\ <= NOT \datapath|regfile|data~799_q\;
\datapath|regfile|ALT_INV_data~895_q\ <= NOT \datapath|regfile|data~895_q\;
\datapath|regfile|ALT_INV_data~831_q\ <= NOT \datapath|regfile|data~831_q\;
\datapath|regfile|ALT_INV_data~927_q\ <= NOT \datapath|regfile|data~927_q\;
\datapath|regfile|ALT_INV_data~1023_q\ <= NOT \datapath|regfile|data~1023_q\;
\datapath|regfile|ALT_INV_data~959_q\ <= NOT \datapath|regfile|data~959_q\;
\datapath|regfile|ALT_INV_data~735_q\ <= NOT \datapath|regfile|data~735_q\;
\datapath|regfile|ALT_INV_data~607_q\ <= NOT \datapath|regfile|data~607_q\;
\datapath|regfile|ALT_INV_data~543_q\ <= NOT \datapath|regfile|data~543_q\;
\datapath|regfile|ALT_INV_data~639_q\ <= NOT \datapath|regfile|data~639_q\;
\datapath|regfile|ALT_INV_data~575_q\ <= NOT \datapath|regfile|data~575_q\;
\datapath|regfile|ALT_INV_data~671_q\ <= NOT \datapath|regfile|data~671_q\;
\datapath|regfile|ALT_INV_data~767_q\ <= NOT \datapath|regfile|data~767_q\;
\datapath|regfile|ALT_INV_data~703_q\ <= NOT \datapath|regfile|data~703_q\;
\datapath|regfile|ALT_INV_data~479_q\ <= NOT \datapath|regfile|data~479_q\;
\datapath|regfile|ALT_INV_data~351_q\ <= NOT \datapath|regfile|data~351_q\;
\datapath|regfile|ALT_INV_data~287_q\ <= NOT \datapath|regfile|data~287_q\;
\datapath|regfile|ALT_INV_data~383_q\ <= NOT \datapath|regfile|data~383_q\;
\datapath|regfile|ALT_INV_data~319_q\ <= NOT \datapath|regfile|data~319_q\;
\datapath|regfile|ALT_INV_data~415_q\ <= NOT \datapath|regfile|data~415_q\;
\datapath|regfile|ALT_INV_data~511_q\ <= NOT \datapath|regfile|data~511_q\;
\datapath|regfile|ALT_INV_data~447_q\ <= NOT \datapath|regfile|data~447_q\;
\datapath|regfile|ALT_INV_data~223_q\ <= NOT \datapath|regfile|data~223_q\;
\datapath|regfile|ALT_INV_data~1084_combout\ <= NOT \datapath|regfile|data~1084_combout\;
\datapath|regfile|ALT_INV_data~95_q\ <= NOT \datapath|regfile|data~95_q\;
\datapath|regfile|ALT_INV_data~127_q\ <= NOT \datapath|regfile|data~127_q\;
\datapath|regfile|ALT_INV_data~63_q\ <= NOT \datapath|regfile|data~63_q\;
\datapath|regfile|ALT_INV_data~159_q\ <= NOT \datapath|regfile|data~159_q\;
\datapath|regfile|ALT_INV_data~255_q\ <= NOT \datapath|regfile|data~255_q\;
\datapath|regfile|ALT_INV_data~191_q\ <= NOT \datapath|regfile|data~191_q\;
\datapath|regfile|ALT_INV_data~1083_combout\ <= NOT \datapath|regfile|data~1083_combout\;
\datapath|regfile|ALT_INV_data~990_q\ <= NOT \datapath|regfile|data~990_q\;
\datapath|regfile|ALT_INV_data~862_q\ <= NOT \datapath|regfile|data~862_q\;
\datapath|regfile|ALT_INV_data~798_q\ <= NOT \datapath|regfile|data~798_q\;
\datapath|regfile|ALT_INV_data~894_q\ <= NOT \datapath|regfile|data~894_q\;
\datapath|regfile|ALT_INV_data~830_q\ <= NOT \datapath|regfile|data~830_q\;
\datapath|regfile|ALT_INV_data~926_q\ <= NOT \datapath|regfile|data~926_q\;
\datapath|regfile|ALT_INV_data~1022_q\ <= NOT \datapath|regfile|data~1022_q\;
\datapath|regfile|ALT_INV_data~958_q\ <= NOT \datapath|regfile|data~958_q\;
\datapath|regfile|ALT_INV_data~734_q\ <= NOT \datapath|regfile|data~734_q\;
\datapath|regfile|ALT_INV_data~606_q\ <= NOT \datapath|regfile|data~606_q\;
\datapath|regfile|ALT_INV_data~542_q\ <= NOT \datapath|regfile|data~542_q\;
\datapath|regfile|ALT_INV_data~638_q\ <= NOT \datapath|regfile|data~638_q\;
\datapath|regfile|ALT_INV_data~574_q\ <= NOT \datapath|regfile|data~574_q\;
\datapath|regfile|ALT_INV_data~670_q\ <= NOT \datapath|regfile|data~670_q\;
\datapath|regfile|ALT_INV_data~766_q\ <= NOT \datapath|regfile|data~766_q\;
\datapath|regfile|ALT_INV_data~702_q\ <= NOT \datapath|regfile|data~702_q\;
\datapath|regfile|ALT_INV_data~478_q\ <= NOT \datapath|regfile|data~478_q\;
\datapath|regfile|ALT_INV_data~350_q\ <= NOT \datapath|regfile|data~350_q\;
\datapath|regfile|ALT_INV_data~286_q\ <= NOT \datapath|regfile|data~286_q\;
\datapath|regfile|ALT_INV_data~382_q\ <= NOT \datapath|regfile|data~382_q\;
\datapath|regfile|ALT_INV_data~318_q\ <= NOT \datapath|regfile|data~318_q\;
\datapath|regfile|ALT_INV_data~414_q\ <= NOT \datapath|regfile|data~414_q\;
\datapath|regfile|ALT_INV_data~510_q\ <= NOT \datapath|regfile|data~510_q\;
\datapath|regfile|ALT_INV_data~446_q\ <= NOT \datapath|regfile|data~446_q\;
\datapath|regfile|ALT_INV_data~222_q\ <= NOT \datapath|regfile|data~222_q\;
\datapath|regfile|ALT_INV_data~1054_combout\ <= NOT \datapath|regfile|data~1054_combout\;
\datapath|regfile|ALT_INV_data~94_q\ <= NOT \datapath|regfile|data~94_q\;
\datapath|regfile|ALT_INV_data~126_q\ <= NOT \datapath|regfile|data~126_q\;
\datapath|regfile|ALT_INV_data~62_q\ <= NOT \datapath|regfile|data~62_q\;
\datapath|regfile|ALT_INV_data~158_q\ <= NOT \datapath|regfile|data~158_q\;
\datapath|regfile|ALT_INV_data~254_q\ <= NOT \datapath|regfile|data~254_q\;
\datapath|regfile|ALT_INV_data~190_q\ <= NOT \datapath|regfile|data~190_q\;
\datapath|alumux2|ALT_INV_f[1]~4_combout\ <= NOT \datapath|alumux2|f[1]~4_combout\;
\datapath|ir|ALT_INV_data\(8) <= NOT \datapath|ir|data\(8);
\datapath|ir|ALT_INV_data\(21) <= NOT \datapath|ir|data\(21);
\datapath|alu|ALT_INV_ShiftLeft0~0_combout\ <= NOT \datapath|alu|ShiftLeft0~0_combout\;
\datapath|alumux2|ALT_INV_f[3]~3_combout\ <= NOT \datapath|alumux2|f[3]~3_combout\;
\datapath|ir|ALT_INV_data\(23) <= NOT \datapath|ir|data\(23);
\datapath|ir|ALT_INV_data\(10) <= NOT \datapath|ir|data\(10);
\control|ALT_INV_aluop[2]~0_combout\ <= NOT \control|aluop[2]~0_combout\;
\datapath|ir|ALT_INV_data\(14) <= NOT \datapath|ir|data\(14);
\datapath|alumux2|ALT_INV_f[0]~2_combout\ <= NOT \datapath|alumux2|f[0]~2_combout\;
\datapath|alumux2|ALT_INV_f[0]~1_combout\ <= NOT \datapath|alumux2|f[0]~1_combout\;
\datapath|ir|ALT_INV_data\(20) <= NOT \datapath|ir|data\(20);
\datapath|ir|ALT_INV_data\(7) <= NOT \datapath|ir|data\(7);
\datapath|alumux1|ALT_INV_f[0]~1_combout\ <= NOT \datapath|alumux1|f[0]~1_combout\;
\datapath|regfile|ALT_INV_data~1053_combout\ <= NOT \datapath|regfile|data~1053_combout\;
\datapath|regfile|ALT_INV_data~960_q\ <= NOT \datapath|regfile|data~960_q\;
\datapath|regfile|ALT_INV_data~832_q\ <= NOT \datapath|regfile|data~832_q\;
\datapath|regfile|ALT_INV_data~768_q\ <= NOT \datapath|regfile|data~768_q\;
\datapath|regfile|ALT_INV_data~864_q\ <= NOT \datapath|regfile|data~864_q\;
\datapath|regfile|ALT_INV_data~800_q\ <= NOT \datapath|regfile|data~800_q\;
\datapath|regfile|ALT_INV_data~896_q\ <= NOT \datapath|regfile|data~896_q\;
\datapath|regfile|ALT_INV_data~992_q\ <= NOT \datapath|regfile|data~992_q\;
\datapath|regfile|ALT_INV_data~928_q\ <= NOT \datapath|regfile|data~928_q\;
\datapath|regfile|ALT_INV_data~704_q\ <= NOT \datapath|regfile|data~704_q\;
\datapath|regfile|ALT_INV_data~576_q\ <= NOT \datapath|regfile|data~576_q\;
\datapath|regfile|ALT_INV_data~512_q\ <= NOT \datapath|regfile|data~512_q\;
\datapath|regfile|ALT_INV_data~608_q\ <= NOT \datapath|regfile|data~608_q\;
\datapath|regfile|ALT_INV_data~544_q\ <= NOT \datapath|regfile|data~544_q\;
\datapath|regfile|ALT_INV_data~640_q\ <= NOT \datapath|regfile|data~640_q\;
\datapath|regfile|ALT_INV_data~736_q\ <= NOT \datapath|regfile|data~736_q\;
\datapath|regfile|ALT_INV_data~672_q\ <= NOT \datapath|regfile|data~672_q\;
\datapath|regfile|ALT_INV_data~448_q\ <= NOT \datapath|regfile|data~448_q\;
\datapath|regfile|ALT_INV_data~320_q\ <= NOT \datapath|regfile|data~320_q\;
\datapath|regfile|ALT_INV_data~256_q\ <= NOT \datapath|regfile|data~256_q\;
\datapath|regfile|ALT_INV_data~352_q\ <= NOT \datapath|regfile|data~352_q\;
\datapath|regfile|ALT_INV_data~288_q\ <= NOT \datapath|regfile|data~288_q\;
\datapath|regfile|ALT_INV_data~384_q\ <= NOT \datapath|regfile|data~384_q\;
\datapath|regfile|ALT_INV_data~480_q\ <= NOT \datapath|regfile|data~480_q\;
\datapath|regfile|ALT_INV_data~416_q\ <= NOT \datapath|regfile|data~416_q\;
\datapath|regfile|ALT_INV_data~192_q\ <= NOT \datapath|regfile|data~192_q\;
\datapath|regfile|ALT_INV_data~1024_combout\ <= NOT \datapath|regfile|data~1024_combout\;
\datapath|regfile|ALT_INV_data~64_q\ <= NOT \datapath|regfile|data~64_q\;
\datapath|regfile|ALT_INV_data~96_q\ <= NOT \datapath|regfile|data~96_q\;
\datapath|regfile|ALT_INV_data~32_q\ <= NOT \datapath|regfile|data~32_q\;
\datapath|regfile|ALT_INV_data~128_q\ <= NOT \datapath|regfile|data~128_q\;
\datapath|regfile|ALT_INV_data~224_q\ <= NOT \datapath|regfile|data~224_q\;
\datapath|regfile|ALT_INV_data~160_q\ <= NOT \datapath|regfile|data~160_q\;
\datapath|alumux1|ALT_INV_f[0]~0_combout\ <= NOT \datapath|alumux1|f[0]~0_combout\;
\datapath|regfile|ALT_INV_WideOr1~combout\ <= NOT \datapath|regfile|WideOr1~combout\;
\datapath|ir|ALT_INV_data\(19) <= NOT \datapath|ir|data\(19);
\datapath|ir|ALT_INV_data\(18) <= NOT \datapath|ir|data\(18);
\datapath|ir|ALT_INV_data\(17) <= NOT \datapath|ir|data\(17);
\datapath|ir|ALT_INV_data\(16) <= NOT \datapath|ir|data\(16);
\datapath|ir|ALT_INV_data\(15) <= NOT \datapath|ir|data\(15);
\datapath|alu|ALT_INV_Selector1~0_combout\ <= NOT \datapath|alu|Selector1~0_combout\;
\datapath|ir|ALT_INV_data\(12) <= NOT \datapath|ir|data\(12);
\control|ALT_INV_WideOr1~0_combout\ <= NOT \control|WideOr1~0_combout\;
\control|ALT_INV_Selector18~0_combout\ <= NOT \control|Selector18~0_combout\;
\control|ALT_INV_Equal4~0_combout\ <= NOT \control|Equal4~0_combout\;
\control|ALT_INV_Selector11~1_combout\ <= NOT \control|Selector11~1_combout\;
\control|ALT_INV_state.fetch3~q\ <= NOT \control|state.fetch3~q\;
\control|ALT_INV_WideNor2~0_combout\ <= NOT \control|WideNor2~0_combout\;
\datapath|regfilemux|ALT_INV_f[0]~0_combout\ <= NOT \datapath|regfilemux|f[0]~0_combout\;
\control|ALT_INV_state.ld2~q\ <= NOT \control|state.ld2~q\;
\control|ALT_INV_state.s_lui~q\ <= NOT \control|state.s_lui~q\;
\control|ALT_INV_state.s_imm~q\ <= NOT \control|state.s_imm~q\;
\datapath|alumux2|ALT_INV_f[1]~0_combout\ <= NOT \datapath|alumux2|f[1]~0_combout\;
\control|ALT_INV_state.s_br~q\ <= NOT \control|state.s_br~q\;
\control|ALT_INV_state.s_auipc~q\ <= NOT \control|state.s_auipc~q\;
\control|ALT_INV_state.st2~q\ <= NOT \control|state.st2~q\;
\control|ALT_INV_Selector11~0_combout\ <= NOT \control|Selector11~0_combout\;
\control|ALT_INV_Selector16~1_combout\ <= NOT \control|Selector16~1_combout\;
\control|ALT_INV_WideNor0~1_combout\ <= NOT \control|WideNor0~1_combout\;
\control|ALT_INV_state.decode~q\ <= NOT \control|state.decode~q\;
\control|ALT_INV_Selector16~0_combout\ <= NOT \control|Selector16~0_combout\;
\datapath|ir|ALT_INV_data\(2) <= NOT \datapath|ir|data\(2);
\datapath|ir|ALT_INV_data\(5) <= NOT \datapath|ir|data\(5);
\control|ALT_INV_Equal3~0_combout\ <= NOT \control|Equal3~0_combout\;
\control|ALT_INV_WideNor0~0_combout\ <= NOT \control|WideNor0~0_combout\;
\datapath|ir|ALT_INV_data\(0) <= NOT \datapath|ir|data\(0);
\datapath|ir|ALT_INV_data\(1) <= NOT \datapath|ir|data\(1);
\datapath|ir|ALT_INV_data\(3) <= NOT \datapath|ir|data\(3);
\datapath|ir|ALT_INV_data\(6) <= NOT \datapath|ir|data\(6);
\datapath|ir|ALT_INV_data\(4) <= NOT \datapath|ir|data\(4);
\control|ALT_INV_state.calc_addr~q\ <= NOT \control|state.calc_addr~q\;
\control|ALT_INV_state.fetch1~q\ <= NOT \control|state.fetch1~q\;
\control|ALT_INV_state.st1~q\ <= NOT \control|state.st1~q\;
\control|ALT_INV_load_mdr~2_combout\ <= NOT \control|load_mdr~2_combout\;
\control|ALT_INV_state.ld1~q\ <= NOT \control|state.ld1~q\;
\control|ALT_INV_state.fetch2~q\ <= NOT \control|state.fetch2~q\;
\datapath|alu|ALT_INV_ShiftRight1~56_combout\ <= NOT \datapath|alu|ShiftRight1~56_combout\;
\datapath|alu|ALT_INV_Selector29~3_combout\ <= NOT \datapath|alu|Selector29~3_combout\;
\datapath|alu|ALT_INV_ShiftRight0~36_combout\ <= NOT \datapath|alu|ShiftRight0~36_combout\;
\datapath|alu|ALT_INV_Selector27~3_combout\ <= NOT \datapath|alu|Selector27~3_combout\;
\datapath|alu|ALT_INV_ShiftRight0~32_combout\ <= NOT \datapath|alu|ShiftRight0~32_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~115_combout\ <= NOT \datapath|alu|ShiftLeft0~115_combout\;
\datapath|alu|ALT_INV_Selector26~3_combout\ <= NOT \datapath|alu|Selector26~3_combout\;
\datapath|alu|ALT_INV_ShiftRight0~28_combout\ <= NOT \datapath|alu|ShiftRight0~28_combout\;
\datapath|alu|ALT_INV_Selector25~3_combout\ <= NOT \datapath|alu|Selector25~3_combout\;
\datapath|alu|ALT_INV_ShiftRight0~24_combout\ <= NOT \datapath|alu|ShiftRight0~24_combout\;
\datapath|alu|ALT_INV_Selector24~3_combout\ <= NOT \datapath|alu|Selector24~3_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~111_combout\ <= NOT \datapath|alu|ShiftLeft0~111_combout\;
\datapath|alu|ALT_INV_Selector23~4_combout\ <= NOT \datapath|alu|Selector23~4_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~107_combout\ <= NOT \datapath|alu|ShiftLeft0~107_combout\;
\datapath|alu|ALT_INV_Selector22~5_combout\ <= NOT \datapath|alu|Selector22~5_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~103_combout\ <= NOT \datapath|alu|ShiftLeft0~103_combout\;
\datapath|alu|ALT_INV_Selector20~5_combout\ <= NOT \datapath|alu|Selector20~5_combout\;
\datapath|alu|ALT_INV_Selector18~6_combout\ <= NOT \datapath|alu|Selector18~6_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~99_combout\ <= NOT \datapath|alu|ShiftLeft0~99_combout\;
\datapath|alu|ALT_INV_Selector16~5_combout\ <= NOT \datapath|alu|Selector16~5_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~95_combout\ <= NOT \datapath|alu|ShiftLeft0~95_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~91_combout\ <= NOT \datapath|alu|ShiftLeft0~91_combout\;
\datapath|alu|ALT_INV_Selector3~6_combout\ <= NOT \datapath|alu|Selector3~6_combout\;
\datapath|alu|ALT_INV_Selector2~6_combout\ <= NOT \datapath|alu|Selector2~6_combout\;
\datapath|alu|ALT_INV_Selector1~10_combout\ <= NOT \datapath|alu|Selector1~10_combout\;
\datapath|alu|ALT_INV_Selector0~0_combout\ <= NOT \datapath|alu|Selector0~0_combout\;
\datapath|alu|ALT_INV_Add1~129_sumout\ <= NOT \datapath|alu|Add1~129_sumout\;
\datapath|alu|ALT_INV_Add0~125_sumout\ <= NOT \datapath|alu|Add0~125_sumout\;
\datapath|alu|ALT_INV_Add0~121_sumout\ <= NOT \datapath|alu|Add0~121_sumout\;
\datapath|alu|ALT_INV_Add1~125_sumout\ <= NOT \datapath|alu|Add1~125_sumout\;
\datapath|alu|ALT_INV_Add0~117_sumout\ <= NOT \datapath|alu|Add0~117_sumout\;
\datapath|alu|ALT_INV_Add1~121_sumout\ <= NOT \datapath|alu|Add1~121_sumout\;
\datapath|alu|ALT_INV_Add0~113_sumout\ <= NOT \datapath|alu|Add0~113_sumout\;
\datapath|alu|ALT_INV_Add1~117_sumout\ <= NOT \datapath|alu|Add1~117_sumout\;
\datapath|alu|ALT_INV_Add1~113_sumout\ <= NOT \datapath|alu|Add1~113_sumout\;
\datapath|alu|ALT_INV_Add0~109_sumout\ <= NOT \datapath|alu|Add0~109_sumout\;
\datapath|alu|ALT_INV_Add1~109_sumout\ <= NOT \datapath|alu|Add1~109_sumout\;
\datapath|alu|ALT_INV_Add0~105_sumout\ <= NOT \datapath|alu|Add0~105_sumout\;
\datapath|alu|ALT_INV_Add1~105_sumout\ <= NOT \datapath|alu|Add1~105_sumout\;
\datapath|alu|ALT_INV_Add0~101_sumout\ <= NOT \datapath|alu|Add0~101_sumout\;
\datapath|alu|ALT_INV_Add1~101_sumout\ <= NOT \datapath|alu|Add1~101_sumout\;
\datapath|alu|ALT_INV_Add0~97_sumout\ <= NOT \datapath|alu|Add0~97_sumout\;
\datapath|alu|ALT_INV_Add1~97_sumout\ <= NOT \datapath|alu|Add1~97_sumout\;
\datapath|alu|ALT_INV_Add0~93_sumout\ <= NOT \datapath|alu|Add0~93_sumout\;
\datapath|alu|ALT_INV_Add1~93_sumout\ <= NOT \datapath|alu|Add1~93_sumout\;
\datapath|alu|ALT_INV_Add0~89_sumout\ <= NOT \datapath|alu|Add0~89_sumout\;
\datapath|alu|ALT_INV_Add1~89_sumout\ <= NOT \datapath|alu|Add1~89_sumout\;
\datapath|alu|ALT_INV_Add0~85_sumout\ <= NOT \datapath|alu|Add0~85_sumout\;
\datapath|alu|ALT_INV_Add1~85_sumout\ <= NOT \datapath|alu|Add1~85_sumout\;
\datapath|alu|ALT_INV_Add0~81_sumout\ <= NOT \datapath|alu|Add0~81_sumout\;
\datapath|alu|ALT_INV_Add1~81_sumout\ <= NOT \datapath|alu|Add1~81_sumout\;
\datapath|alu|ALT_INV_Add0~77_sumout\ <= NOT \datapath|alu|Add0~77_sumout\;
\datapath|alu|ALT_INV_Add1~77_sumout\ <= NOT \datapath|alu|Add1~77_sumout\;
\datapath|alu|ALT_INV_Add0~73_sumout\ <= NOT \datapath|alu|Add0~73_sumout\;
\datapath|alu|ALT_INV_Add1~73_sumout\ <= NOT \datapath|alu|Add1~73_sumout\;
\datapath|alu|ALT_INV_Add0~69_sumout\ <= NOT \datapath|alu|Add0~69_sumout\;
\datapath|alu|ALT_INV_Selector15~4_combout\ <= NOT \datapath|alu|Selector15~4_combout\;
\datapath|alu|ALT_INV_Add1~69_sumout\ <= NOT \datapath|alu|Add1~69_sumout\;
\datapath|alu|ALT_INV_Selector15~0_combout\ <= NOT \datapath|alu|Selector15~0_combout\;
\datapath|alu|ALT_INV_Add0~65_sumout\ <= NOT \datapath|alu|Add0~65_sumout\;
\datapath|alu|ALT_INV_Add1~65_sumout\ <= NOT \datapath|alu|Add1~65_sumout\;
\datapath|alu|ALT_INV_Add0~61_sumout\ <= NOT \datapath|alu|Add0~61_sumout\;
\datapath|alu|ALT_INV_Add1~61_sumout\ <= NOT \datapath|alu|Add1~61_sumout\;
\datapath|alu|ALT_INV_Add0~57_sumout\ <= NOT \datapath|alu|Add0~57_sumout\;
\datapath|alu|ALT_INV_Add0~53_sumout\ <= NOT \datapath|alu|Add0~53_sumout\;
\datapath|alu|ALT_INV_Add1~57_sumout\ <= NOT \datapath|alu|Add1~57_sumout\;
\datapath|alu|ALT_INV_Add1~53_sumout\ <= NOT \datapath|alu|Add1~53_sumout\;
\datapath|alu|ALT_INV_Add0~49_sumout\ <= NOT \datapath|alu|Add0~49_sumout\;
\datapath|alu|ALT_INV_Add1~49_sumout\ <= NOT \datapath|alu|Add1~49_sumout\;
\datapath|alu|ALT_INV_Add0~45_sumout\ <= NOT \datapath|alu|Add0~45_sumout\;
\datapath|alu|ALT_INV_Add1~45_sumout\ <= NOT \datapath|alu|Add1~45_sumout\;
\datapath|alu|ALT_INV_Add0~41_sumout\ <= NOT \datapath|alu|Add0~41_sumout\;
\datapath|alu|ALT_INV_Add1~41_sumout\ <= NOT \datapath|alu|Add1~41_sumout\;
\datapath|alu|ALT_INV_Add0~37_sumout\ <= NOT \datapath|alu|Add0~37_sumout\;
\datapath|alu|ALT_INV_Add1~37_sumout\ <= NOT \datapath|alu|Add1~37_sumout\;
\datapath|alu|ALT_INV_Add0~33_sumout\ <= NOT \datapath|alu|Add0~33_sumout\;
\datapath|alu|ALT_INV_Add0~29_sumout\ <= NOT \datapath|alu|Add0~29_sumout\;
\datapath|alu|ALT_INV_Add1~33_sumout\ <= NOT \datapath|alu|Add1~33_sumout\;
\datapath|alu|ALT_INV_Add0~25_sumout\ <= NOT \datapath|alu|Add0~25_sumout\;
\datapath|alu|ALT_INV_Add1~29_sumout\ <= NOT \datapath|alu|Add1~29_sumout\;
\datapath|alu|ALT_INV_Add0~21_sumout\ <= NOT \datapath|alu|Add0~21_sumout\;
\datapath|alu|ALT_INV_Add1~25_sumout\ <= NOT \datapath|alu|Add1~25_sumout\;
\datapath|alu|ALT_INV_Add0~17_sumout\ <= NOT \datapath|alu|Add0~17_sumout\;
\datapath|alu|ALT_INV_Add1~21_sumout\ <= NOT \datapath|alu|Add1~21_sumout\;
\datapath|alu|ALT_INV_Add0~13_sumout\ <= NOT \datapath|alu|Add0~13_sumout\;
\datapath|alu|ALT_INV_Add1~17_sumout\ <= NOT \datapath|alu|Add1~17_sumout\;
\datapath|alu|ALT_INV_Add0~9_sumout\ <= NOT \datapath|alu|Add0~9_sumout\;
\datapath|alu|ALT_INV_Add1~13_sumout\ <= NOT \datapath|alu|Add1~13_sumout\;
\datapath|alu|ALT_INV_Add0~5_sumout\ <= NOT \datapath|alu|Add0~5_sumout\;
\datapath|alu|ALT_INV_Add1~9_sumout\ <= NOT \datapath|alu|Add1~9_sumout\;
\datapath|alu|ALT_INV_Add0~1_sumout\ <= NOT \datapath|alu|Add0~1_sumout\;
\datapath|alu|ALT_INV_Add1~5_sumout\ <= NOT \datapath|alu|Add1~5_sumout\;
\datapath|regfile|ALT_INV_data~1979_combout\ <= NOT \datapath|regfile|data~1979_combout\;
\datapath|regfile|ALT_INV_data~1975_combout\ <= NOT \datapath|regfile|data~1975_combout\;
\datapath|regfile|ALT_INV_data~1971_combout\ <= NOT \datapath|regfile|data~1971_combout\;
\datapath|regfile|ALT_INV_data~1967_combout\ <= NOT \datapath|regfile|data~1967_combout\;
\datapath|regfile|ALT_INV_data~1963_combout\ <= NOT \datapath|regfile|data~1963_combout\;
\datapath|regfile|ALT_INV_data~1959_combout\ <= NOT \datapath|regfile|data~1959_combout\;
\datapath|regfile|ALT_INV_data~1955_combout\ <= NOT \datapath|regfile|data~1955_combout\;
\datapath|regfile|ALT_INV_data~1949_combout\ <= NOT \datapath|regfile|data~1949_combout\;
\datapath|regfile|ALT_INV_data~1945_combout\ <= NOT \datapath|regfile|data~1945_combout\;
\datapath|regfile|ALT_INV_data~1941_combout\ <= NOT \datapath|regfile|data~1941_combout\;
\datapath|regfile|ALT_INV_data~1937_combout\ <= NOT \datapath|regfile|data~1937_combout\;
\datapath|regfile|ALT_INV_data~1933_combout\ <= NOT \datapath|regfile|data~1933_combout\;
\datapath|regfile|ALT_INV_data~1929_combout\ <= NOT \datapath|regfile|data~1929_combout\;
\datapath|regfile|ALT_INV_data~1925_combout\ <= NOT \datapath|regfile|data~1925_combout\;
\datapath|regfile|ALT_INV_data~1919_combout\ <= NOT \datapath|regfile|data~1919_combout\;
\datapath|regfile|ALT_INV_data~1915_combout\ <= NOT \datapath|regfile|data~1915_combout\;
\datapath|regfile|ALT_INV_data~1911_combout\ <= NOT \datapath|regfile|data~1911_combout\;
\datapath|regfile|ALT_INV_data~1907_combout\ <= NOT \datapath|regfile|data~1907_combout\;
\datapath|regfile|ALT_INV_data~1903_combout\ <= NOT \datapath|regfile|data~1903_combout\;
\datapath|regfile|ALT_INV_data~1899_combout\ <= NOT \datapath|regfile|data~1899_combout\;
\datapath|regfile|ALT_INV_data~1895_combout\ <= NOT \datapath|regfile|data~1895_combout\;
\datapath|regfile|ALT_INV_data~1889_combout\ <= NOT \datapath|regfile|data~1889_combout\;
\datapath|regfile|ALT_INV_data~1885_combout\ <= NOT \datapath|regfile|data~1885_combout\;
\datapath|regfile|ALT_INV_data~1881_combout\ <= NOT \datapath|regfile|data~1881_combout\;
\datapath|regfile|ALT_INV_data~1877_combout\ <= NOT \datapath|regfile|data~1877_combout\;
\datapath|regfile|ALT_INV_data~1873_combout\ <= NOT \datapath|regfile|data~1873_combout\;
\datapath|regfile|ALT_INV_data~1869_combout\ <= NOT \datapath|regfile|data~1869_combout\;
\datapath|regfile|ALT_INV_data~1865_combout\ <= NOT \datapath|regfile|data~1865_combout\;
\datapath|regfile|ALT_INV_data~1859_combout\ <= NOT \datapath|regfile|data~1859_combout\;
\datapath|regfile|ALT_INV_data~1855_combout\ <= NOT \datapath|regfile|data~1855_combout\;
\datapath|regfile|ALT_INV_data~1851_combout\ <= NOT \datapath|regfile|data~1851_combout\;
\datapath|regfile|ALT_INV_data~1847_combout\ <= NOT \datapath|regfile|data~1847_combout\;
\datapath|regfile|ALT_INV_data~1843_combout\ <= NOT \datapath|regfile|data~1843_combout\;
\datapath|regfile|ALT_INV_data~1839_combout\ <= NOT \datapath|regfile|data~1839_combout\;
\datapath|regfile|ALT_INV_data~1835_combout\ <= NOT \datapath|regfile|data~1835_combout\;
\datapath|regfile|ALT_INV_data~1829_combout\ <= NOT \datapath|regfile|data~1829_combout\;
\datapath|regfile|ALT_INV_data~1825_combout\ <= NOT \datapath|regfile|data~1825_combout\;
\datapath|regfile|ALT_INV_data~1821_combout\ <= NOT \datapath|regfile|data~1821_combout\;
\datapath|regfile|ALT_INV_data~1817_combout\ <= NOT \datapath|regfile|data~1817_combout\;
\datapath|regfile|ALT_INV_data~1813_combout\ <= NOT \datapath|regfile|data~1813_combout\;
\datapath|regfile|ALT_INV_data~1809_combout\ <= NOT \datapath|regfile|data~1809_combout\;
\datapath|regfile|ALT_INV_data~1805_combout\ <= NOT \datapath|regfile|data~1805_combout\;
\datapath|regfile|ALT_INV_data~1799_combout\ <= NOT \datapath|regfile|data~1799_combout\;
\datapath|regfile|ALT_INV_data~1795_combout\ <= NOT \datapath|regfile|data~1795_combout\;
\datapath|regfile|ALT_INV_data~1791_combout\ <= NOT \datapath|regfile|data~1791_combout\;
\datapath|regfile|ALT_INV_data~1787_combout\ <= NOT \datapath|regfile|data~1787_combout\;
\datapath|regfile|ALT_INV_data~1783_combout\ <= NOT \datapath|regfile|data~1783_combout\;
\datapath|regfile|ALT_INV_data~1779_combout\ <= NOT \datapath|regfile|data~1779_combout\;
\datapath|regfile|ALT_INV_data~1775_combout\ <= NOT \datapath|regfile|data~1775_combout\;
\datapath|regfile|ALT_INV_data~1769_combout\ <= NOT \datapath|regfile|data~1769_combout\;
\datapath|regfile|ALT_INV_data~1765_combout\ <= NOT \datapath|regfile|data~1765_combout\;
\datapath|regfile|ALT_INV_data~1761_combout\ <= NOT \datapath|regfile|data~1761_combout\;
\datapath|regfile|ALT_INV_data~1757_combout\ <= NOT \datapath|regfile|data~1757_combout\;
\datapath|regfile|ALT_INV_data~1753_combout\ <= NOT \datapath|regfile|data~1753_combout\;
\datapath|regfile|ALT_INV_data~1749_combout\ <= NOT \datapath|regfile|data~1749_combout\;
\datapath|regfile|ALT_INV_data~1745_combout\ <= NOT \datapath|regfile|data~1745_combout\;
\datapath|regfile|ALT_INV_data~1739_combout\ <= NOT \datapath|regfile|data~1739_combout\;
\datapath|regfile|ALT_INV_data~1735_combout\ <= NOT \datapath|regfile|data~1735_combout\;
\datapath|regfile|ALT_INV_data~1731_combout\ <= NOT \datapath|regfile|data~1731_combout\;
\datapath|regfile|ALT_INV_data~1727_combout\ <= NOT \datapath|regfile|data~1727_combout\;
\datapath|regfile|ALT_INV_data~1723_combout\ <= NOT \datapath|regfile|data~1723_combout\;
\datapath|regfile|ALT_INV_data~1719_combout\ <= NOT \datapath|regfile|data~1719_combout\;
\datapath|regfile|ALT_INV_data~1715_combout\ <= NOT \datapath|regfile|data~1715_combout\;
\datapath|regfile|ALT_INV_data~1709_combout\ <= NOT \datapath|regfile|data~1709_combout\;
\datapath|regfile|ALT_INV_data~1705_combout\ <= NOT \datapath|regfile|data~1705_combout\;
\datapath|regfile|ALT_INV_data~1701_combout\ <= NOT \datapath|regfile|data~1701_combout\;
\datapath|regfile|ALT_INV_data~1697_combout\ <= NOT \datapath|regfile|data~1697_combout\;
\datapath|regfile|ALT_INV_data~1693_combout\ <= NOT \datapath|regfile|data~1693_combout\;
\datapath|regfile|ALT_INV_data~1689_combout\ <= NOT \datapath|regfile|data~1689_combout\;
\datapath|regfile|ALT_INV_data~1685_combout\ <= NOT \datapath|regfile|data~1685_combout\;
\datapath|regfile|ALT_INV_data~1679_combout\ <= NOT \datapath|regfile|data~1679_combout\;
\datapath|regfile|ALT_INV_data~1675_combout\ <= NOT \datapath|regfile|data~1675_combout\;
\datapath|regfile|ALT_INV_data~1671_combout\ <= NOT \datapath|regfile|data~1671_combout\;
\datapath|regfile|ALT_INV_data~1667_combout\ <= NOT \datapath|regfile|data~1667_combout\;
\datapath|regfile|ALT_INV_data~1663_combout\ <= NOT \datapath|regfile|data~1663_combout\;
\datapath|regfile|ALT_INV_data~1659_combout\ <= NOT \datapath|regfile|data~1659_combout\;
\datapath|regfile|ALT_INV_data~1655_combout\ <= NOT \datapath|regfile|data~1655_combout\;
\datapath|regfile|ALT_INV_data~1649_combout\ <= NOT \datapath|regfile|data~1649_combout\;
\datapath|regfile|ALT_INV_data~1645_combout\ <= NOT \datapath|regfile|data~1645_combout\;
\datapath|regfile|ALT_INV_data~1641_combout\ <= NOT \datapath|regfile|data~1641_combout\;
\datapath|regfile|ALT_INV_data~1637_combout\ <= NOT \datapath|regfile|data~1637_combout\;
\datapath|regfile|ALT_INV_data~1633_combout\ <= NOT \datapath|regfile|data~1633_combout\;
\datapath|regfile|ALT_INV_data~1629_combout\ <= NOT \datapath|regfile|data~1629_combout\;
\datapath|regfile|ALT_INV_data~1625_combout\ <= NOT \datapath|regfile|data~1625_combout\;
\datapath|regfile|ALT_INV_data~1619_combout\ <= NOT \datapath|regfile|data~1619_combout\;
\datapath|regfile|ALT_INV_data~1615_combout\ <= NOT \datapath|regfile|data~1615_combout\;
\datapath|regfile|ALT_INV_data~1611_combout\ <= NOT \datapath|regfile|data~1611_combout\;
\datapath|regfile|ALT_INV_data~1607_combout\ <= NOT \datapath|regfile|data~1607_combout\;
\datapath|regfile|ALT_INV_data~1603_combout\ <= NOT \datapath|regfile|data~1603_combout\;
\datapath|regfile|ALT_INV_data~1599_combout\ <= NOT \datapath|regfile|data~1599_combout\;
\datapath|regfile|ALT_INV_data~1595_combout\ <= NOT \datapath|regfile|data~1595_combout\;
\datapath|regfile|ALT_INV_data~1589_combout\ <= NOT \datapath|regfile|data~1589_combout\;
\datapath|regfile|ALT_INV_data~1585_combout\ <= NOT \datapath|regfile|data~1585_combout\;
\datapath|regfile|ALT_INV_data~1581_combout\ <= NOT \datapath|regfile|data~1581_combout\;
\datapath|regfile|ALT_INV_data~1577_combout\ <= NOT \datapath|regfile|data~1577_combout\;
\datapath|regfile|ALT_INV_data~1573_combout\ <= NOT \datapath|regfile|data~1573_combout\;
\datapath|regfile|ALT_INV_data~1569_combout\ <= NOT \datapath|regfile|data~1569_combout\;
\datapath|regfile|ALT_INV_data~1565_combout\ <= NOT \datapath|regfile|data~1565_combout\;
\datapath|regfile|ALT_INV_data~1559_combout\ <= NOT \datapath|regfile|data~1559_combout\;
\datapath|regfile|ALT_INV_data~1555_combout\ <= NOT \datapath|regfile|data~1555_combout\;
\datapath|regfile|ALT_INV_data~1551_combout\ <= NOT \datapath|regfile|data~1551_combout\;
\datapath|regfile|ALT_INV_data~1547_combout\ <= NOT \datapath|regfile|data~1547_combout\;
\datapath|regfile|ALT_INV_data~1543_combout\ <= NOT \datapath|regfile|data~1543_combout\;
\datapath|regfile|ALT_INV_data~1539_combout\ <= NOT \datapath|regfile|data~1539_combout\;
\datapath|regfile|ALT_INV_data~1535_combout\ <= NOT \datapath|regfile|data~1535_combout\;
\datapath|regfile|ALT_INV_data~1529_combout\ <= NOT \datapath|regfile|data~1529_combout\;
\datapath|regfile|ALT_INV_data~1525_combout\ <= NOT \datapath|regfile|data~1525_combout\;
\datapath|regfile|ALT_INV_data~1521_combout\ <= NOT \datapath|regfile|data~1521_combout\;
\datapath|regfile|ALT_INV_data~1517_combout\ <= NOT \datapath|regfile|data~1517_combout\;
\datapath|regfile|ALT_INV_data~1513_combout\ <= NOT \datapath|regfile|data~1513_combout\;
\datapath|regfile|ALT_INV_data~1509_combout\ <= NOT \datapath|regfile|data~1509_combout\;
\datapath|regfile|ALT_INV_data~1505_combout\ <= NOT \datapath|regfile|data~1505_combout\;
\datapath|regfile|ALT_INV_data~1499_combout\ <= NOT \datapath|regfile|data~1499_combout\;
\datapath|regfile|ALT_INV_data~1495_combout\ <= NOT \datapath|regfile|data~1495_combout\;
\datapath|regfile|ALT_INV_data~1491_combout\ <= NOT \datapath|regfile|data~1491_combout\;
\datapath|regfile|ALT_INV_data~1487_combout\ <= NOT \datapath|regfile|data~1487_combout\;
\datapath|regfile|ALT_INV_data~1483_combout\ <= NOT \datapath|regfile|data~1483_combout\;
\datapath|regfile|ALT_INV_data~1479_combout\ <= NOT \datapath|regfile|data~1479_combout\;
\datapath|regfile|ALT_INV_data~1475_combout\ <= NOT \datapath|regfile|data~1475_combout\;
\datapath|regfile|ALT_INV_data~1469_combout\ <= NOT \datapath|regfile|data~1469_combout\;
\datapath|regfile|ALT_INV_data~1465_combout\ <= NOT \datapath|regfile|data~1465_combout\;
\datapath|regfile|ALT_INV_data~1461_combout\ <= NOT \datapath|regfile|data~1461_combout\;
\datapath|regfile|ALT_INV_data~1457_combout\ <= NOT \datapath|regfile|data~1457_combout\;
\datapath|regfile|ALT_INV_data~1453_combout\ <= NOT \datapath|regfile|data~1453_combout\;
\datapath|regfile|ALT_INV_data~1449_combout\ <= NOT \datapath|regfile|data~1449_combout\;
\datapath|regfile|ALT_INV_data~1445_combout\ <= NOT \datapath|regfile|data~1445_combout\;
\datapath|regfile|ALT_INV_data~1439_combout\ <= NOT \datapath|regfile|data~1439_combout\;
\datapath|regfile|ALT_INV_data~1435_combout\ <= NOT \datapath|regfile|data~1435_combout\;
\datapath|regfile|ALT_INV_data~1431_combout\ <= NOT \datapath|regfile|data~1431_combout\;
\datapath|regfile|ALT_INV_data~1427_combout\ <= NOT \datapath|regfile|data~1427_combout\;
\datapath|regfile|ALT_INV_data~1423_combout\ <= NOT \datapath|regfile|data~1423_combout\;
\datapath|regfile|ALT_INV_data~1419_combout\ <= NOT \datapath|regfile|data~1419_combout\;
\datapath|regfile|ALT_INV_data~1415_combout\ <= NOT \datapath|regfile|data~1415_combout\;
\datapath|regfile|ALT_INV_data~1409_combout\ <= NOT \datapath|regfile|data~1409_combout\;
\datapath|regfile|ALT_INV_data~1405_combout\ <= NOT \datapath|regfile|data~1405_combout\;
\datapath|regfile|ALT_INV_data~1401_combout\ <= NOT \datapath|regfile|data~1401_combout\;
\datapath|regfile|ALT_INV_data~1397_combout\ <= NOT \datapath|regfile|data~1397_combout\;
\datapath|regfile|ALT_INV_data~1393_combout\ <= NOT \datapath|regfile|data~1393_combout\;
\datapath|regfile|ALT_INV_data~1389_combout\ <= NOT \datapath|regfile|data~1389_combout\;
\datapath|regfile|ALT_INV_data~1385_combout\ <= NOT \datapath|regfile|data~1385_combout\;
\datapath|regfile|ALT_INV_data~1379_combout\ <= NOT \datapath|regfile|data~1379_combout\;
\datapath|regfile|ALT_INV_data~1375_combout\ <= NOT \datapath|regfile|data~1375_combout\;
\datapath|regfile|ALT_INV_data~1371_combout\ <= NOT \datapath|regfile|data~1371_combout\;
\datapath|regfile|ALT_INV_data~1367_combout\ <= NOT \datapath|regfile|data~1367_combout\;
\datapath|regfile|ALT_INV_data~1363_combout\ <= NOT \datapath|regfile|data~1363_combout\;
\datapath|regfile|ALT_INV_data~1359_combout\ <= NOT \datapath|regfile|data~1359_combout\;
\datapath|regfile|ALT_INV_data~1355_combout\ <= NOT \datapath|regfile|data~1355_combout\;
\datapath|regfile|ALT_INV_data~1349_combout\ <= NOT \datapath|regfile|data~1349_combout\;
\datapath|regfile|ALT_INV_data~1345_combout\ <= NOT \datapath|regfile|data~1345_combout\;
\datapath|regfile|ALT_INV_data~1341_combout\ <= NOT \datapath|regfile|data~1341_combout\;
\datapath|regfile|ALT_INV_data~1337_combout\ <= NOT \datapath|regfile|data~1337_combout\;
\datapath|regfile|ALT_INV_data~1333_combout\ <= NOT \datapath|regfile|data~1333_combout\;
\datapath|regfile|ALT_INV_data~1329_combout\ <= NOT \datapath|regfile|data~1329_combout\;
\datapath|regfile|ALT_INV_data~1325_combout\ <= NOT \datapath|regfile|data~1325_combout\;
\datapath|regfile|ALT_INV_data~1319_combout\ <= NOT \datapath|regfile|data~1319_combout\;
\datapath|regfile|ALT_INV_data~1315_combout\ <= NOT \datapath|regfile|data~1315_combout\;
\datapath|regfile|ALT_INV_data~1311_combout\ <= NOT \datapath|regfile|data~1311_combout\;
\datapath|regfile|ALT_INV_data~1307_combout\ <= NOT \datapath|regfile|data~1307_combout\;
\datapath|regfile|ALT_INV_data~1303_combout\ <= NOT \datapath|regfile|data~1303_combout\;
\datapath|regfile|ALT_INV_data~1299_combout\ <= NOT \datapath|regfile|data~1299_combout\;
\datapath|regfile|ALT_INV_data~1295_combout\ <= NOT \datapath|regfile|data~1295_combout\;
\datapath|regfile|ALT_INV_data~1289_combout\ <= NOT \datapath|regfile|data~1289_combout\;
\datapath|regfile|ALT_INV_data~1285_combout\ <= NOT \datapath|regfile|data~1285_combout\;
\datapath|regfile|ALT_INV_data~1281_combout\ <= NOT \datapath|regfile|data~1281_combout\;
\datapath|regfile|ALT_INV_data~1277_combout\ <= NOT \datapath|regfile|data~1277_combout\;
\datapath|regfile|ALT_INV_data~1273_combout\ <= NOT \datapath|regfile|data~1273_combout\;
\datapath|regfile|ALT_INV_data~1269_combout\ <= NOT \datapath|regfile|data~1269_combout\;
\datapath|regfile|ALT_INV_data~1265_combout\ <= NOT \datapath|regfile|data~1265_combout\;
\datapath|regfile|ALT_INV_data~1259_combout\ <= NOT \datapath|regfile|data~1259_combout\;
\datapath|regfile|ALT_INV_data~1255_combout\ <= NOT \datapath|regfile|data~1255_combout\;
\datapath|regfile|ALT_INV_data~1251_combout\ <= NOT \datapath|regfile|data~1251_combout\;
\datapath|regfile|ALT_INV_data~1247_combout\ <= NOT \datapath|regfile|data~1247_combout\;
\datapath|regfile|ALT_INV_data~1243_combout\ <= NOT \datapath|regfile|data~1243_combout\;
\datapath|regfile|ALT_INV_data~1239_combout\ <= NOT \datapath|regfile|data~1239_combout\;
\datapath|regfile|ALT_INV_data~1235_combout\ <= NOT \datapath|regfile|data~1235_combout\;
\datapath|regfile|ALT_INV_data~1229_combout\ <= NOT \datapath|regfile|data~1229_combout\;
\datapath|regfile|ALT_INV_data~1225_combout\ <= NOT \datapath|regfile|data~1225_combout\;
\datapath|regfile|ALT_INV_data~1221_combout\ <= NOT \datapath|regfile|data~1221_combout\;
\datapath|regfile|ALT_INV_data~1217_combout\ <= NOT \datapath|regfile|data~1217_combout\;
\datapath|regfile|ALT_INV_data~1213_combout\ <= NOT \datapath|regfile|data~1213_combout\;
\datapath|regfile|ALT_INV_data~1209_combout\ <= NOT \datapath|regfile|data~1209_combout\;
\datapath|regfile|ALT_INV_data~1205_combout\ <= NOT \datapath|regfile|data~1205_combout\;
\datapath|regfile|ALT_INV_data~1199_combout\ <= NOT \datapath|regfile|data~1199_combout\;
\datapath|regfile|ALT_INV_data~1195_combout\ <= NOT \datapath|regfile|data~1195_combout\;
\datapath|regfile|ALT_INV_data~1191_combout\ <= NOT \datapath|regfile|data~1191_combout\;
\datapath|regfile|ALT_INV_data~1187_combout\ <= NOT \datapath|regfile|data~1187_combout\;
\datapath|regfile|ALT_INV_data~1183_combout\ <= NOT \datapath|regfile|data~1183_combout\;
\datapath|regfile|ALT_INV_data~1179_combout\ <= NOT \datapath|regfile|data~1179_combout\;
\datapath|regfile|ALT_INV_data~1175_combout\ <= NOT \datapath|regfile|data~1175_combout\;
\datapath|regfile|ALT_INV_data~1169_combout\ <= NOT \datapath|regfile|data~1169_combout\;
\datapath|regfile|ALT_INV_data~1165_combout\ <= NOT \datapath|regfile|data~1165_combout\;
\datapath|regfile|ALT_INV_data~1161_combout\ <= NOT \datapath|regfile|data~1161_combout\;
\datapath|regfile|ALT_INV_data~1157_combout\ <= NOT \datapath|regfile|data~1157_combout\;
\datapath|regfile|ALT_INV_data~1153_combout\ <= NOT \datapath|regfile|data~1153_combout\;
\datapath|regfile|ALT_INV_data~1149_combout\ <= NOT \datapath|regfile|data~1149_combout\;
\datapath|regfile|ALT_INV_data~1145_combout\ <= NOT \datapath|regfile|data~1145_combout\;
\datapath|regfile|ALT_INV_data~1139_combout\ <= NOT \datapath|regfile|data~1139_combout\;
\datapath|regfile|ALT_INV_data~1135_combout\ <= NOT \datapath|regfile|data~1135_combout\;
\datapath|regfile|ALT_INV_data~1131_combout\ <= NOT \datapath|regfile|data~1131_combout\;
\datapath|regfile|ALT_INV_data~1127_combout\ <= NOT \datapath|regfile|data~1127_combout\;
\datapath|regfile|ALT_INV_data~1123_combout\ <= NOT \datapath|regfile|data~1123_combout\;
\datapath|regfile|ALT_INV_data~1119_combout\ <= NOT \datapath|regfile|data~1119_combout\;
\datapath|regfile|ALT_INV_data~1115_combout\ <= NOT \datapath|regfile|data~1115_combout\;
\datapath|regfile|ALT_INV_data~1109_combout\ <= NOT \datapath|regfile|data~1109_combout\;
\datapath|regfile|ALT_INV_data~1105_combout\ <= NOT \datapath|regfile|data~1105_combout\;
\datapath|regfile|ALT_INV_data~1101_combout\ <= NOT \datapath|regfile|data~1101_combout\;
\datapath|regfile|ALT_INV_data~1097_combout\ <= NOT \datapath|regfile|data~1097_combout\;
\datapath|regfile|ALT_INV_data~1093_combout\ <= NOT \datapath|regfile|data~1093_combout\;
\datapath|regfile|ALT_INV_data~1089_combout\ <= NOT \datapath|regfile|data~1089_combout\;
\datapath|regfile|ALT_INV_data~1085_combout\ <= NOT \datapath|regfile|data~1085_combout\;
\datapath|regfile|ALT_INV_data~1079_combout\ <= NOT \datapath|regfile|data~1079_combout\;
\datapath|regfile|ALT_INV_data~1075_combout\ <= NOT \datapath|regfile|data~1075_combout\;
\datapath|regfile|ALT_INV_data~1071_combout\ <= NOT \datapath|regfile|data~1071_combout\;
\datapath|regfile|ALT_INV_data~1067_combout\ <= NOT \datapath|regfile|data~1067_combout\;
\datapath|regfile|ALT_INV_data~1063_combout\ <= NOT \datapath|regfile|data~1063_combout\;
\datapath|regfile|ALT_INV_data~1059_combout\ <= NOT \datapath|regfile|data~1059_combout\;
\datapath|regfile|ALT_INV_data~1055_combout\ <= NOT \datapath|regfile|data~1055_combout\;
\datapath|regfile|ALT_INV_data~1049_combout\ <= NOT \datapath|regfile|data~1049_combout\;
\datapath|regfile|ALT_INV_data~1045_combout\ <= NOT \datapath|regfile|data~1045_combout\;
\datapath|regfile|ALT_INV_data~1041_combout\ <= NOT \datapath|regfile|data~1041_combout\;
\datapath|regfile|ALT_INV_data~1037_combout\ <= NOT \datapath|regfile|data~1037_combout\;
\datapath|regfile|ALT_INV_data~1033_combout\ <= NOT \datapath|regfile|data~1033_combout\;
\datapath|regfile|ALT_INV_data~1029_combout\ <= NOT \datapath|regfile|data~1029_combout\;
\datapath|regfile|ALT_INV_data~1025_combout\ <= NOT \datapath|regfile|data~1025_combout\;
\datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\ <= NOT \datapath|regfilemux|f[2]~30DUPLICATE_combout\;
\datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\ <= NOT \datapath|regfilemux|f[17]~17DUPLICATE_combout\;
\datapath|regfilemux|ALT_INV_f[16]~16DUPLICATE_combout\ <= NOT \datapath|regfilemux|f[16]~16DUPLICATE_combout\;
\datapath|regfilemux|ALT_INV_f[28]~4DUPLICATE_combout\ <= NOT \datapath|regfilemux|f[28]~4DUPLICATE_combout\;
\datapath|alu|ALT_INV_Selector8~0DUPLICATE_combout\ <= NOT \datapath|alu|Selector8~0DUPLICATE_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~57DUPLICATE_combout\ <= NOT \datapath|alu|ShiftLeft0~57DUPLICATE_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~44DUPLICATE_combout\ <= NOT \datapath|alu|ShiftLeft0~44DUPLICATE_combout\;
\datapath|alu|ALT_INV_ShiftRight1~28DUPLICATE_combout\ <= NOT \datapath|alu|ShiftRight1~28DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\ <= NOT \datapath|regfile|data~1863DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\ <= NOT \datapath|regfile|data~1833DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\ <= NOT \datapath|regfile|data~1773DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1743DUPLICATE_combout\ <= NOT \datapath|regfile|data~1743DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\ <= NOT \datapath|regfile|data~1683DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1593DUPLICATE_combout\ <= NOT \datapath|regfile|data~1593DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1203DUPLICATE_combout\ <= NOT \datapath|regfile|data~1203DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1143DUPLICATE_combout\ <= NOT \datapath|regfile|data~1143DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\ <= NOT \datapath|regfile|data~1083DUPLICATE_combout\;
\datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\ <= NOT \datapath|regfile|data~1053DUPLICATE_combout\;
\datapath|alu|ALT_INV_Selector18~5DUPLICATE_combout\ <= NOT \datapath|alu|Selector18~5DUPLICATE_combout\;
\datapath|alu|ALT_INV_Selector24~2DUPLICATE_combout\ <= NOT \datapath|alu|Selector24~2DUPLICATE_combout\;
\datapath|alu|ALT_INV_Selector29~2DUPLICATE_combout\ <= NOT \datapath|alu|Selector29~2DUPLICATE_combout\;
\ALT_INV_mem_rdata[13]~input_o\ <= NOT \mem_rdata[13]~input_o\;
\ALT_INV_mem_rdata[24]~input_o\ <= NOT \mem_rdata[24]~input_o\;
\ALT_INV_mem_rdata[27]~input_o\ <= NOT \mem_rdata[27]~input_o\;
\ALT_INV_mem_rdata[21]~input_o\ <= NOT \mem_rdata[21]~input_o\;
\ALT_INV_mem_rdata[23]~input_o\ <= NOT \mem_rdata[23]~input_o\;
\ALT_INV_mem_rdata[0]~input_o\ <= NOT \mem_rdata[0]~input_o\;
\ALT_INV_mem_resp~input_o\ <= NOT \mem_resp~input_o\;
\datapath|alu|ALT_INV_Selector0~4_combout\ <= NOT \datapath|alu|Selector0~4_combout\;
\datapath|regfilemux|ALT_INV_f[23]~34_combout\ <= NOT \datapath|regfilemux|f[23]~34_combout\;
\datapath|regfilemux|ALT_INV_f[23]~33_combout\ <= NOT \datapath|regfilemux|f[23]~33_combout\;
\datapath|alu|ALT_INV_Selector2~5_combout\ <= NOT \datapath|alu|Selector2~5_combout\;
\datapath|alu|ALT_INV_Selector4~7_combout\ <= NOT \datapath|alu|Selector4~7_combout\;
\datapath|alu|ALT_INV_Selector5~4_combout\ <= NOT \datapath|alu|Selector5~4_combout\;
\datapath|alu|ALT_INV_Selector6~4_combout\ <= NOT \datapath|alu|Selector6~4_combout\;
\datapath|alu|ALT_INV_Selector7~4_combout\ <= NOT \datapath|alu|Selector7~4_combout\;
\datapath|alu|ALT_INV_Selector8~3_combout\ <= NOT \datapath|alu|Selector8~3_combout\;
\datapath|alu|ALT_INV_Selector9~4_combout\ <= NOT \datapath|alu|Selector9~4_combout\;
\datapath|alu|ALT_INV_Selector10~4_combout\ <= NOT \datapath|alu|Selector10~4_combout\;
\datapath|alu|ALT_INV_Selector11~4_combout\ <= NOT \datapath|alu|Selector11~4_combout\;
\datapath|alu|ALT_INV_Selector12~4_combout\ <= NOT \datapath|alu|Selector12~4_combout\;
\datapath|alu|ALT_INV_Selector1~9_combout\ <= NOT \datapath|alu|Selector1~9_combout\;
\datapath|alu|ALT_INV_Selector1~8_combout\ <= NOT \datapath|alu|Selector1~8_combout\;
\datapath|alu|ALT_INV_Selector3~5_combout\ <= NOT \datapath|alu|Selector3~5_combout\;
\datapath|alu|ALT_INV_Selector3~4_combout\ <= NOT \datapath|alu|Selector3~4_combout\;
\datapath|alu|ALT_INV_Selector13~5_combout\ <= NOT \datapath|alu|Selector13~5_combout\;
\datapath|alu|ALT_INV_Selector13~4_combout\ <= NOT \datapath|alu|Selector13~4_combout\;
\datapath|regfilemux|ALT_INV_f[3]~32_combout\ <= NOT \datapath|regfilemux|f[3]~32_combout\;
\datapath|regfilemux|ALT_INV_f[1]~31_combout\ <= NOT \datapath|regfilemux|f[1]~31_combout\;
\datapath|regfilemux|ALT_INV_f[2]~30_combout\ <= NOT \datapath|regfilemux|f[2]~30_combout\;
\datapath|regfilemux|ALT_INV_f[5]~29_combout\ <= NOT \datapath|regfilemux|f[5]~29_combout\;
\datapath|regfilemux|ALT_INV_f[4]~28_combout\ <= NOT \datapath|regfilemux|f[4]~28_combout\;
\datapath|regfilemux|ALT_INV_f[7]~27_combout\ <= NOT \datapath|regfilemux|f[7]~27_combout\;
\datapath|regfilemux|ALT_INV_f[6]~26_combout\ <= NOT \datapath|regfilemux|f[6]~26_combout\;
\datapath|regfilemux|ALT_INV_f[9]~25_combout\ <= NOT \datapath|regfilemux|f[9]~25_combout\;
\datapath|regfilemux|ALT_INV_f[8]~24_combout\ <= NOT \datapath|regfilemux|f[8]~24_combout\;
\datapath|regfilemux|ALT_INV_f[11]~23_combout\ <= NOT \datapath|regfilemux|f[11]~23_combout\;
\datapath|mdr|ALT_INV_data\(11) <= NOT \datapath|mdr|data\(11);
\datapath|regfilemux|ALT_INV_f[10]~22_combout\ <= NOT \datapath|regfilemux|f[10]~22_combout\;
\datapath|regfilemux|ALT_INV_f[13]~21_combout\ <= NOT \datapath|regfilemux|f[13]~21_combout\;
\datapath|mdr|ALT_INV_data\(13) <= NOT \datapath|mdr|data\(13);
\datapath|regfilemux|ALT_INV_f[12]~20_combout\ <= NOT \datapath|regfilemux|f[12]~20_combout\;
\datapath|regfilemux|ALT_INV_f[15]~19_combout\ <= NOT \datapath|regfilemux|f[15]~19_combout\;
\datapath|regfilemux|ALT_INV_f[14]~18_combout\ <= NOT \datapath|regfilemux|f[14]~18_combout\;
\datapath|regfilemux|ALT_INV_f[17]~17_combout\ <= NOT \datapath|regfilemux|f[17]~17_combout\;
\datapath|regfilemux|ALT_INV_f[16]~16_combout\ <= NOT \datapath|regfilemux|f[16]~16_combout\;
\datapath|regfilemux|ALT_INV_f[19]~15_combout\ <= NOT \datapath|regfilemux|f[19]~15_combout\;
\datapath|regfilemux|ALT_INV_f[18]~14_combout\ <= NOT \datapath|regfilemux|f[18]~14_combout\;
\datapath|regfilemux|ALT_INV_f[21]~13_combout\ <= NOT \datapath|regfilemux|f[21]~13_combout\;
\datapath|regfilemux|ALT_INV_f[20]~12_combout\ <= NOT \datapath|regfilemux|f[20]~12_combout\;
\datapath|regfilemux|ALT_INV_f[23]~11_combout\ <= NOT \datapath|regfilemux|f[23]~11_combout\;
\datapath|regfilemux|ALT_INV_f[22]~10_combout\ <= NOT \datapath|regfilemux|f[22]~10_combout\;
\datapath|regfilemux|ALT_INV_f[25]~9_combout\ <= NOT \datapath|regfilemux|f[25]~9_combout\;
\datapath|mdr|ALT_INV_data\(25) <= NOT \datapath|mdr|data\(25);
\datapath|regfilemux|ALT_INV_f[24]~8_combout\ <= NOT \datapath|regfilemux|f[24]~8_combout\;
\datapath|mdr|ALT_INV_data\(24) <= NOT \datapath|mdr|data\(24);
\datapath|regfilemux|ALT_INV_f[27]~7_combout\ <= NOT \datapath|regfilemux|f[27]~7_combout\;
\datapath|mdr|ALT_INV_data\(27) <= NOT \datapath|mdr|data\(27);
\datapath|regfilemux|ALT_INV_f[26]~6_combout\ <= NOT \datapath|regfilemux|f[26]~6_combout\;
\datapath|mdr|ALT_INV_data\(26) <= NOT \datapath|mdr|data\(26);
\datapath|mdr|ALT_INV_data\(22) <= NOT \datapath|mdr|data\(22);
\datapath|mdr|ALT_INV_data\(9) <= NOT \datapath|mdr|data\(9);
\datapath|regfilemux|ALT_INV_f[29]~5_combout\ <= NOT \datapath|regfilemux|f[29]~5_combout\;
\datapath|mdr|ALT_INV_data\(29) <= NOT \datapath|mdr|data\(29);
\datapath|regfilemux|ALT_INV_f[28]~4_combout\ <= NOT \datapath|regfilemux|f[28]~4_combout\;
\datapath|mdr|ALT_INV_data\(28) <= NOT \datapath|mdr|data\(28);
\datapath|regfilemux|ALT_INV_f[31]~3_combout\ <= NOT \datapath|regfilemux|f[31]~3_combout\;
\datapath|mdr|ALT_INV_data\(31) <= NOT \datapath|mdr|data\(31);
\datapath|regfilemux|ALT_INV_f[30]~2_combout\ <= NOT \datapath|regfilemux|f[30]~2_combout\;
\datapath|mdr|ALT_INV_data\(30) <= NOT \datapath|mdr|data\(30);
\datapath|mdr|ALT_INV_data\(8) <= NOT \datapath|mdr|data\(8);
\datapath|mdr|ALT_INV_data\(21) <= NOT \datapath|mdr|data\(21);
\datapath|mdr|ALT_INV_data\(23) <= NOT \datapath|mdr|data\(23);
\datapath|mdr|ALT_INV_data\(10) <= NOT \datapath|mdr|data\(10);
\datapath|mdr|ALT_INV_data\(14) <= NOT \datapath|mdr|data\(14);
\datapath|mdr|ALT_INV_data\(20) <= NOT \datapath|mdr|data\(20);
\datapath|mdr|ALT_INV_data\(7) <= NOT \datapath|mdr|data\(7);
\datapath|regfile|ALT_INV_data~2006_combout\ <= NOT \datapath|regfile|data~2006_combout\;
\datapath|regfile|ALT_INV_data~2005_combout\ <= NOT \datapath|regfile|data~2005_combout\;
\datapath|regfile|ALT_INV_data~1998_combout\ <= NOT \datapath|regfile|data~1998_combout\;
\datapath|regfile|ALT_INV_data~1996_combout\ <= NOT \datapath|regfile|data~1996_combout\;
\datapath|regfile|ALT_INV_data~1994_combout\ <= NOT \datapath|regfile|data~1994_combout\;
\datapath|regfile|ALT_INV_data~1991_combout\ <= NOT \datapath|regfile|data~1991_combout\;
\datapath|regfile|ALT_INV_data~1986_combout\ <= NOT \datapath|regfile|data~1986_combout\;
\datapath|regfile|ALT_INV_data~1984_combout\ <= NOT \datapath|regfile|data~1984_combout\;
\datapath|regfile|ALT_INV_always0~0_combout\ <= NOT \datapath|regfile|always0~0_combout\;
\datapath|regfile|ALT_INV_WideOr0~combout\ <= NOT \datapath|regfile|WideOr0~combout\;
\datapath|regfilemux|ALT_INV_f[0]~1_combout\ <= NOT \datapath|regfilemux|f[0]~1_combout\;
\datapath|mdr|ALT_INV_data\(19) <= NOT \datapath|mdr|data\(19);
\datapath|mdr|ALT_INV_data\(18) <= NOT \datapath|mdr|data\(18);
\datapath|mdr|ALT_INV_data\(17) <= NOT \datapath|mdr|data\(17);
\datapath|mdr|ALT_INV_data\(16) <= NOT \datapath|mdr|data\(16);
\datapath|mdr|ALT_INV_data\(15) <= NOT \datapath|mdr|data\(15);
\datapath|mdr|ALT_INV_data\(12) <= NOT \datapath|mdr|data\(12);
\control|ALT_INV_Selector13~0_combout\ <= NOT \control|Selector13~0_combout\;
\control|ALT_INV_Selector12~0_combout\ <= NOT \control|Selector12~0_combout\;
\control|ALT_INV_Selector14~0_combout\ <= NOT \control|Selector14~0_combout\;
\control|ALT_INV_Selector11~5_combout\ <= NOT \control|Selector11~5_combout\;
\control|ALT_INV_Selector11~4_combout\ <= NOT \control|Selector11~4_combout\;
\datapath|mdr|ALT_INV_data\(2) <= NOT \datapath|mdr|data\(2);
\datapath|mdr|ALT_INV_data\(5) <= NOT \datapath|mdr|data\(5);
\datapath|mdr|ALT_INV_data\(0) <= NOT \datapath|mdr|data\(0);
\datapath|mdr|ALT_INV_data\(1) <= NOT \datapath|mdr|data\(1);
\datapath|mdr|ALT_INV_data\(3) <= NOT \datapath|mdr|data\(3);
\datapath|mdr|ALT_INV_data\(6) <= NOT \datapath|mdr|data\(6);
\datapath|mdr|ALT_INV_data\(4) <= NOT \datapath|mdr|data\(4);
\control|ALT_INV_Selector15~0_combout\ <= NOT \control|Selector15~0_combout\;
\control|ALT_INV_Selector11~3_combout\ <= NOT \control|Selector11~3_combout\;
\control|ALT_INV_Selector11~2_combout\ <= NOT \control|Selector11~2_combout\;
\datapath|alu|ALT_INV_ShiftRight1~55_combout\ <= NOT \datapath|alu|ShiftRight1~55_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~90_combout\ <= NOT \datapath|alu|ShiftLeft0~90_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~89_combout\ <= NOT \datapath|alu|ShiftLeft0~89_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~88_combout\ <= NOT \datapath|alu|ShiftLeft0~88_combout\;
\datapath|alu|ALT_INV_Selector1~6_combout\ <= NOT \datapath|alu|Selector1~6_combout\;
\datapath|alumux1|ALT_INV_f[30]~34_combout\ <= NOT \datapath|alumux1|f[30]~34_combout\;
\datapath|alu|ALT_INV_Selector1~5_combout\ <= NOT \datapath|alu|Selector1~5_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~87_combout\ <= NOT \datapath|alu|ShiftLeft0~87_combout\;
\datapath|alu|ALT_INV_Selector1~4_combout\ <= NOT \datapath|alu|Selector1~4_combout\;
\datapath|alumux2|ALT_INV_f[30]~34_combout\ <= NOT \datapath|alumux2|f[30]~34_combout\;
\datapath|alu|ALT_INV_Selector2~3_combout\ <= NOT \datapath|alu|Selector2~3_combout\;
\datapath|alumux1|ALT_INV_f[29]~33_combout\ <= NOT \datapath|alumux1|f[29]~33_combout\;
\datapath|alu|ALT_INV_Selector2~2_combout\ <= NOT \datapath|alu|Selector2~2_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~86_combout\ <= NOT \datapath|alu|ShiftLeft0~86_combout\;
\datapath|alu|ALT_INV_Selector2~1_combout\ <= NOT \datapath|alu|Selector2~1_combout\;
\datapath|alu|ALT_INV_Selector2~0_combout\ <= NOT \datapath|alu|Selector2~0_combout\;
\datapath|alumux2|ALT_INV_f[29]~33_combout\ <= NOT \datapath|alumux2|f[29]~33_combout\;
\datapath|alu|ALT_INV_Selector3~2_combout\ <= NOT \datapath|alu|Selector3~2_combout\;
\datapath|alumux1|ALT_INV_f[28]~32_combout\ <= NOT \datapath|alumux1|f[28]~32_combout\;
\datapath|alu|ALT_INV_Selector3~1_combout\ <= NOT \datapath|alu|Selector3~1_combout\;
\datapath|alu|ALT_INV_Selector1~3_combout\ <= NOT \datapath|alu|Selector1~3_combout\;
\datapath|alu|ALT_INV_Selector1~2_combout\ <= NOT \datapath|alu|Selector1~2_combout\;
\datapath|alu|ALT_INV_Selector1~1_combout\ <= NOT \datapath|alu|Selector1~1_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~85_combout\ <= NOT \datapath|alu|ShiftLeft0~85_combout\;
\datapath|alu|ALT_INV_Selector3~0_combout\ <= NOT \datapath|alu|Selector3~0_combout\;
\datapath|alumux2|ALT_INV_f[28]~32_combout\ <= NOT \datapath|alumux2|f[28]~32_combout\;
\datapath|alu|ALT_INV_Selector4~6_combout\ <= NOT \datapath|alu|Selector4~6_combout\;
\datapath|alu|ALT_INV_Selector4~5_combout\ <= NOT \datapath|alu|Selector4~5_combout\;
\datapath|alumux1|ALT_INV_f[27]~31_combout\ <= NOT \datapath|alumux1|f[27]~31_combout\;
\datapath|alu|ALT_INV_Selector4~4_combout\ <= NOT \datapath|alu|Selector4~4_combout\;
\datapath|alu|ALT_INV_Selector4~3_combout\ <= NOT \datapath|alu|Selector4~3_combout\;
\datapath|alumux2|ALT_INV_f[27]~31_combout\ <= NOT \datapath|alumux2|f[27]~31_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~84_combout\ <= NOT \datapath|alu|ShiftLeft0~84_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~83_combout\ <= NOT \datapath|alu|ShiftLeft0~83_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~82_combout\ <= NOT \datapath|alu|ShiftLeft0~82_combout\;
\datapath|alu|ALT_INV_Selector5~2_combout\ <= NOT \datapath|alu|Selector5~2_combout\;
\datapath|alumux1|ALT_INV_f[26]~30_combout\ <= NOT \datapath|alumux1|f[26]~30_combout\;
\datapath|alu|ALT_INV_Selector5~1_combout\ <= NOT \datapath|alu|Selector5~1_combout\;
\datapath|alu|ALT_INV_Selector5~0_combout\ <= NOT \datapath|alu|Selector5~0_combout\;
\datapath|alumux2|ALT_INV_f[26]~30_combout\ <= NOT \datapath|alumux2|f[26]~30_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~81_combout\ <= NOT \datapath|alu|ShiftLeft0~81_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~80_combout\ <= NOT \datapath|alu|ShiftLeft0~80_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~79_combout\ <= NOT \datapath|alu|ShiftLeft0~79_combout\;
\datapath|alu|ALT_INV_Selector6~2_combout\ <= NOT \datapath|alu|Selector6~2_combout\;
\datapath|alumux1|ALT_INV_f[25]~29_combout\ <= NOT \datapath|alumux1|f[25]~29_combout\;
\datapath|alu|ALT_INV_Selector6~1_combout\ <= NOT \datapath|alu|Selector6~1_combout\;
\datapath|alu|ALT_INV_Selector6~0_combout\ <= NOT \datapath|alu|Selector6~0_combout\;
\datapath|alumux2|ALT_INV_f[25]~29_combout\ <= NOT \datapath|alumux2|f[25]~29_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~78_combout\ <= NOT \datapath|alu|ShiftLeft0~78_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~77_combout\ <= NOT \datapath|alu|ShiftLeft0~77_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~76_combout\ <= NOT \datapath|alu|ShiftLeft0~76_combout\;
\datapath|alu|ALT_INV_Selector7~2_combout\ <= NOT \datapath|alu|Selector7~2_combout\;
\datapath|alumux1|ALT_INV_f[24]~28_combout\ <= NOT \datapath|alumux1|f[24]~28_combout\;
\datapath|alu|ALT_INV_Selector7~1_combout\ <= NOT \datapath|alu|Selector7~1_combout\;
\datapath|alu|ALT_INV_Selector7~0_combout\ <= NOT \datapath|alu|Selector7~0_combout\;
\datapath|alumux2|ALT_INV_f[24]~28_combout\ <= NOT \datapath|alumux2|f[24]~28_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~75_combout\ <= NOT \datapath|alu|ShiftLeft0~75_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~74_combout\ <= NOT \datapath|alu|ShiftLeft0~74_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~73_combout\ <= NOT \datapath|alu|ShiftLeft0~73_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~72_combout\ <= NOT \datapath|alu|ShiftLeft0~72_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~71_combout\ <= NOT \datapath|alu|ShiftLeft0~71_combout\;
\datapath|alu|ALT_INV_Selector8~1_combout\ <= NOT \datapath|alu|Selector8~1_combout\;
\datapath|alumux1|ALT_INV_f[23]~27_combout\ <= NOT \datapath|alumux1|f[23]~27_combout\;
\datapath|alu|ALT_INV_Selector8~0_combout\ <= NOT \datapath|alu|Selector8~0_combout\;
\datapath|alumux2|ALT_INV_f[23]~27_combout\ <= NOT \datapath|alumux2|f[23]~27_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~70_combout\ <= NOT \datapath|alu|ShiftLeft0~70_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~69_combout\ <= NOT \datapath|alu|ShiftLeft0~69_combout\;
\datapath|alu|ALT_INV_Selector9~2_combout\ <= NOT \datapath|alu|Selector9~2_combout\;
\datapath|alumux1|ALT_INV_f[22]~26_combout\ <= NOT \datapath|alumux1|f[22]~26_combout\;
\datapath|alu|ALT_INV_Selector9~1_combout\ <= NOT \datapath|alu|Selector9~1_combout\;
\datapath|alu|ALT_INV_Selector9~0_combout\ <= NOT \datapath|alu|Selector9~0_combout\;
\datapath|alumux2|ALT_INV_f[22]~26_combout\ <= NOT \datapath|alumux2|f[22]~26_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~68_combout\ <= NOT \datapath|alu|ShiftLeft0~68_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~67_combout\ <= NOT \datapath|alu|ShiftLeft0~67_combout\;
\datapath|alu|ALT_INV_Selector10~2_combout\ <= NOT \datapath|alu|Selector10~2_combout\;
\datapath|alumux1|ALT_INV_f[21]~25_combout\ <= NOT \datapath|alumux1|f[21]~25_combout\;
\datapath|alu|ALT_INV_Selector10~1_combout\ <= NOT \datapath|alu|Selector10~1_combout\;
\datapath|alu|ALT_INV_Selector10~0_combout\ <= NOT \datapath|alu|Selector10~0_combout\;
\datapath|alumux2|ALT_INV_f[21]~25_combout\ <= NOT \datapath|alumux2|f[21]~25_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~66_combout\ <= NOT \datapath|alu|ShiftLeft0~66_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~65_combout\ <= NOT \datapath|alu|ShiftLeft0~65_combout\;
\datapath|alu|ALT_INV_Selector11~2_combout\ <= NOT \datapath|alu|Selector11~2_combout\;
\datapath|alumux1|ALT_INV_f[20]~24_combout\ <= NOT \datapath|alumux1|f[20]~24_combout\;
\datapath|alu|ALT_INV_Selector11~1_combout\ <= NOT \datapath|alu|Selector11~1_combout\;
\datapath|alu|ALT_INV_Selector11~0_combout\ <= NOT \datapath|alu|Selector11~0_combout\;
\datapath|alumux2|ALT_INV_f[20]~24_combout\ <= NOT \datapath|alumux2|f[20]~24_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~64_combout\ <= NOT \datapath|alu|ShiftLeft0~64_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~63_combout\ <= NOT \datapath|alu|ShiftLeft0~63_combout\;
\datapath|alu|ALT_INV_Selector12~2_combout\ <= NOT \datapath|alu|Selector12~2_combout\;
\datapath|alumux1|ALT_INV_f[19]~23_combout\ <= NOT \datapath|alumux1|f[19]~23_combout\;
\datapath|alu|ALT_INV_Selector12~1_combout\ <= NOT \datapath|alu|Selector12~1_combout\;
\datapath|alu|ALT_INV_Selector12~0_combout\ <= NOT \datapath|alu|Selector12~0_combout\;
\datapath|alumux2|ALT_INV_f[19]~23_combout\ <= NOT \datapath|alumux2|f[19]~23_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~62_combout\ <= NOT \datapath|alu|ShiftLeft0~62_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~61_combout\ <= NOT \datapath|alu|ShiftLeft0~61_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~60_combout\ <= NOT \datapath|alu|ShiftLeft0~60_combout\;
\datapath|alu|ALT_INV_Selector13~2_combout\ <= NOT \datapath|alu|Selector13~2_combout\;
\datapath|alumux1|ALT_INV_f[18]~22_combout\ <= NOT \datapath|alumux1|f[18]~22_combout\;
\datapath|alu|ALT_INV_Selector13~1_combout\ <= NOT \datapath|alu|Selector13~1_combout\;
\datapath|alu|ALT_INV_Selector13~0_combout\ <= NOT \datapath|alu|Selector13~0_combout\;
\datapath|alumux2|ALT_INV_f[18]~22_combout\ <= NOT \datapath|alumux2|f[18]~22_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~59_combout\ <= NOT \datapath|alu|ShiftLeft0~59_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~58_combout\ <= NOT \datapath|alu|ShiftLeft0~58_combout\;
\datapath|alu|ALT_INV_Selector14~2_combout\ <= NOT \datapath|alu|Selector14~2_combout\;
\datapath|alumux1|ALT_INV_f[17]~21_combout\ <= NOT \datapath|alumux1|f[17]~21_combout\;
\datapath|alu|ALT_INV_Selector14~1_combout\ <= NOT \datapath|alu|Selector14~1_combout\;
\datapath|alu|ALT_INV_Selector4~2_combout\ <= NOT \datapath|alu|Selector4~2_combout\;
\datapath|alu|ALT_INV_Selector4~1_combout\ <= NOT \datapath|alu|Selector4~1_combout\;
\datapath|alu|ALT_INV_Selector14~0_combout\ <= NOT \datapath|alu|Selector14~0_combout\;
\datapath|alu|ALT_INV_Selector28~10_combout\ <= NOT \datapath|alu|Selector28~10_combout\;
\datapath|alu|ALT_INV_Selector4~0_combout\ <= NOT \datapath|alu|Selector4~0_combout\;
\datapath|alumux2|ALT_INV_f[17]~21_combout\ <= NOT \datapath|alumux2|f[17]~21_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~57_combout\ <= NOT \datapath|alu|ShiftLeft0~57_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~56_combout\ <= NOT \datapath|alu|ShiftLeft0~56_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~55_combout\ <= NOT \datapath|alu|ShiftLeft0~55_combout\;
\datapath|alu|ALT_INV_f~2_combout\ <= NOT \datapath|alu|f~2_combout\;
\datapath|alu|ALT_INV_ShiftRight1~54_combout\ <= NOT \datapath|alu|ShiftRight1~54_combout\;
\datapath|alu|ALT_INV_f~1_combout\ <= NOT \datapath|alu|f~1_combout\;
\datapath|alu|ALT_INV_f~0_combout\ <= NOT \datapath|alu|f~0_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~54_combout\ <= NOT \datapath|alu|ShiftLeft0~54_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~53_combout\ <= NOT \datapath|alu|ShiftLeft0~53_combout\;
\datapath|alu|ALT_INV_ShiftRight0~23_combout\ <= NOT \datapath|alu|ShiftRight0~23_combout\;
\datapath|alumux2|ALT_INV_f[16]~20_combout\ <= NOT \datapath|alumux2|f[16]~20_combout\;
\datapath|alu|ALT_INV_Selector16~4_combout\ <= NOT \datapath|alu|Selector16~4_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~52_combout\ <= NOT \datapath|alu|ShiftLeft0~52_combout\;
\datapath|alu|ALT_INV_Selector16~3_combout\ <= NOT \datapath|alu|Selector16~3_combout\;
\datapath|alu|ALT_INV_Selector16~2_combout\ <= NOT \datapath|alu|Selector16~2_combout\;
\datapath|alu|ALT_INV_ShiftRight1~53_combout\ <= NOT \datapath|alu|ShiftRight1~53_combout\;
\datapath|alumux2|ALT_INV_f[15]~19_combout\ <= NOT \datapath|alumux2|f[15]~19_combout\;
\datapath|alumux1|ALT_INV_f[15]~20_combout\ <= NOT \datapath|alumux1|f[15]~20_combout\;
\datapath|alu|ALT_INV_Selector16~1_combout\ <= NOT \datapath|alu|Selector16~1_combout\;
\datapath|alu|ALT_INV_Selector17~7_combout\ <= NOT \datapath|alu|Selector17~7_combout\;
\datapath|alu|ALT_INV_Selector17~6_combout\ <= NOT \datapath|alu|Selector17~6_combout\;
\datapath|alu|ALT_INV_Selector17~5_combout\ <= NOT \datapath|alu|Selector17~5_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~51_combout\ <= NOT \datapath|alu|ShiftLeft0~51_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~50_combout\ <= NOT \datapath|alu|ShiftLeft0~50_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~49_combout\ <= NOT \datapath|alu|ShiftLeft0~49_combout\;
\datapath|alu|ALT_INV_Selector17~4_combout\ <= NOT \datapath|alu|Selector17~4_combout\;
\datapath|alu|ALT_INV_Selector17~3_combout\ <= NOT \datapath|alu|Selector17~3_combout\;
\datapath|alu|ALT_INV_ShiftRight1~52_combout\ <= NOT \datapath|alu|ShiftRight1~52_combout\;
\datapath|alumux2|ALT_INV_f[14]~18_combout\ <= NOT \datapath|alumux2|f[14]~18_combout\;
\datapath|alumux1|ALT_INV_f[14]~19_combout\ <= NOT \datapath|alumux1|f[14]~19_combout\;
\datapath|alu|ALT_INV_Selector17~2_combout\ <= NOT \datapath|alu|Selector17~2_combout\;
\datapath|alu|ALT_INV_Selector17~1_combout\ <= NOT \datapath|alu|Selector17~1_combout\;
\datapath|alu|ALT_INV_Selector18~4_combout\ <= NOT \datapath|alu|Selector18~4_combout\;
\datapath|alu|ALT_INV_Selector18~3_combout\ <= NOT \datapath|alu|Selector18~3_combout\;
\datapath|alu|ALT_INV_ShiftRight1~51_combout\ <= NOT \datapath|alu|ShiftRight1~51_combout\;
\datapath|alumux1|ALT_INV_f[13]~18_combout\ <= NOT \datapath|alumux1|f[13]~18_combout\;
\datapath|alu|ALT_INV_Selector18~2_combout\ <= NOT \datapath|alu|Selector18~2_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~48_combout\ <= NOT \datapath|alu|ShiftLeft0~48_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~47_combout\ <= NOT \datapath|alu|ShiftLeft0~47_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~46_combout\ <= NOT \datapath|alu|ShiftLeft0~46_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~45_combout\ <= NOT \datapath|alu|ShiftLeft0~45_combout\;
\datapath|alumux2|ALT_INV_f[13]~17_combout\ <= NOT \datapath|alumux2|f[13]~17_combout\;
\datapath|alu|ALT_INV_Selector18~1_combout\ <= NOT \datapath|alu|Selector18~1_combout\;
\datapath|alu|ALT_INV_Selector19~7_combout\ <= NOT \datapath|alu|Selector19~7_combout\;
\datapath|alu|ALT_INV_Selector19~6_combout\ <= NOT \datapath|alu|Selector19~6_combout\;
\datapath|alu|ALT_INV_Selector19~5_combout\ <= NOT \datapath|alu|Selector19~5_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~44_combout\ <= NOT \datapath|alu|ShiftLeft0~44_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~43_combout\ <= NOT \datapath|alu|ShiftLeft0~43_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~42_combout\ <= NOT \datapath|alu|ShiftLeft0~42_combout\;
\datapath|alu|ALT_INV_Selector19~4_combout\ <= NOT \datapath|alu|Selector19~4_combout\;
\datapath|alu|ALT_INV_Selector19~3_combout\ <= NOT \datapath|alu|Selector19~3_combout\;
\datapath|alu|ALT_INV_ShiftRight1~50_combout\ <= NOT \datapath|alu|ShiftRight1~50_combout\;
\datapath|alumux2|ALT_INV_f[12]~16_combout\ <= NOT \datapath|alumux2|f[12]~16_combout\;
\datapath|alumux1|ALT_INV_f[12]~17_combout\ <= NOT \datapath|alumux1|f[12]~17_combout\;
\datapath|alu|ALT_INV_Selector19~2_combout\ <= NOT \datapath|alu|Selector19~2_combout\;
\datapath|alu|ALT_INV_Selector19~1_combout\ <= NOT \datapath|alu|Selector19~1_combout\;
\datapath|alu|ALT_INV_Selector20~4_combout\ <= NOT \datapath|alu|Selector20~4_combout\;
\datapath|alu|ALT_INV_Selector20~3_combout\ <= NOT \datapath|alu|Selector20~3_combout\;
\datapath|alu|ALT_INV_ShiftRight0~22_combout\ <= NOT \datapath|alu|ShiftRight0~22_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~41_combout\ <= NOT \datapath|alu|ShiftLeft0~41_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~40_combout\ <= NOT \datapath|alu|ShiftLeft0~40_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~39_combout\ <= NOT \datapath|alu|ShiftLeft0~39_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~38_combout\ <= NOT \datapath|alu|ShiftLeft0~38_combout\;
\datapath|alu|ALT_INV_Selector20~2_combout\ <= NOT \datapath|alu|Selector20~2_combout\;
\datapath|alu|ALT_INV_Selector20~1_combout\ <= NOT \datapath|alu|Selector20~1_combout\;
\datapath|alu|ALT_INV_ShiftRight1~49_combout\ <= NOT \datapath|alu|ShiftRight1~49_combout\;
\datapath|alumux2|ALT_INV_f[11]~15_combout\ <= NOT \datapath|alumux2|f[11]~15_combout\;
\datapath|ir|ALT_INV_data\(31) <= NOT \datapath|ir|data\(31);
\datapath|alumux1|ALT_INV_f[11]~16_combout\ <= NOT \datapath|alumux1|f[11]~16_combout\;
\datapath|alu|ALT_INV_Selector21~5_combout\ <= NOT \datapath|alu|Selector21~5_combout\;
\datapath|alu|ALT_INV_Selector21~4_combout\ <= NOT \datapath|alu|Selector21~4_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~37_combout\ <= NOT \datapath|alu|ShiftLeft0~37_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~36_combout\ <= NOT \datapath|alu|ShiftLeft0~36_combout\;
\datapath|alu|ALT_INV_ShiftRight0~21_combout\ <= NOT \datapath|alu|ShiftRight0~21_combout\;
\datapath|alu|ALT_INV_Selector21~3_combout\ <= NOT \datapath|alu|Selector21~3_combout\;
\datapath|alu|ALT_INV_Selector21~2_combout\ <= NOT \datapath|alu|Selector21~2_combout\;
\datapath|alu|ALT_INV_ShiftRight1~48_combout\ <= NOT \datapath|alu|ShiftRight1~48_combout\;
\datapath|alumux2|ALT_INV_f[10]~14_combout\ <= NOT \datapath|alumux2|f[10]~14_combout\;
\datapath|ir|ALT_INV_data\(30) <= NOT \datapath|ir|data\(30);
\datapath|alumux1|ALT_INV_f[10]~15_combout\ <= NOT \datapath|alumux1|f[10]~15_combout\;
\datapath|alu|ALT_INV_Selector21~1_combout\ <= NOT \datapath|alu|Selector21~1_combout\;
\datapath|alu|ALT_INV_Selector22~4_combout\ <= NOT \datapath|alu|Selector22~4_combout\;
\datapath|alu|ALT_INV_Selector22~3_combout\ <= NOT \datapath|alu|Selector22~3_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~35_combout\ <= NOT \datapath|alu|ShiftLeft0~35_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~34_combout\ <= NOT \datapath|alu|ShiftLeft0~34_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~33_combout\ <= NOT \datapath|alu|ShiftLeft0~33_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~32_combout\ <= NOT \datapath|alu|ShiftLeft0~32_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~31_combout\ <= NOT \datapath|alu|ShiftLeft0~31_combout\;
\datapath|alu|ALT_INV_ShiftRight0~20_combout\ <= NOT \datapath|alu|ShiftRight0~20_combout\;
\datapath|alu|ALT_INV_Selector22~2_combout\ <= NOT \datapath|alu|Selector22~2_combout\;
\datapath|alu|ALT_INV_Selector22~1_combout\ <= NOT \datapath|alu|Selector22~1_combout\;
\datapath|alu|ALT_INV_ShiftRight1~47_combout\ <= NOT \datapath|alu|ShiftRight1~47_combout\;
\datapath|alumux2|ALT_INV_f[9]~13_combout\ <= NOT \datapath|alumux2|f[9]~13_combout\;
\datapath|ir|ALT_INV_data\(29) <= NOT \datapath|ir|data\(29);
\datapath|alumux1|ALT_INV_f[9]~14_combout\ <= NOT \datapath|alumux1|f[9]~14_combout\;
\datapath|alu|ALT_INV_Selector23~3_combout\ <= NOT \datapath|alu|Selector23~3_combout\;
\datapath|alu|ALT_INV_Selector23~2_combout\ <= NOT \datapath|alu|Selector23~2_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~30_combout\ <= NOT \datapath|alu|ShiftLeft0~30_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~29_combout\ <= NOT \datapath|alu|ShiftLeft0~29_combout\;
\datapath|alu|ALT_INV_ShiftLeft0~28_combout\ <= NOT \datapath|alu|ShiftLeft0~28_combout\;
\datapath|alu|ALT_INV_ShiftRight0~19_combout\ <= NOT \datapath|alu|ShiftRight0~19_combout\;
\datapath|alu|ALT_INV_Selector23~1_combout\ <= NOT \datapath|alu|Selector23~1_combout\;
\datapath|alu|ALT_INV_Selector23~0_combout\ <= NOT \datapath|alu|Selector23~0_combout\;
\datapath|alu|ALT_INV_ShiftRight1~46_combout\ <= NOT \datapath|alu|ShiftRight1~46_combout\;
\datapath|alu|ALT_INV_ShiftRight1~45_combout\ <= NOT \datapath|alu|ShiftRight1~45_combout\;
\datapath|alu|ALT_INV_ShiftRight0~18_combout\ <= NOT \datapath|alu|ShiftRight0~18_combout\;
\datapath|alumux2|ALT_INV_f[8]~12_combout\ <= NOT \datapath|alumux2|f[8]~12_combout\;
\datapath|ir|ALT_INV_data\(28) <= NOT \datapath|ir|data\(28);
\datapath|alumux1|ALT_INV_f[8]~13_combout\ <= NOT \datapath|alumux1|f[8]~13_combout\;
\datapath|alu|ALT_INV_Selector24~1_combout\ <= NOT \datapath|alu|Selector24~1_combout\;

-- Location: IOOBUF_X53_Y21_N82
\mem_read~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|ALT_INV_load_mdr~2_combout\,
	devoe => ww_devoe,
	o => \mem_read~output_o\);

-- Location: IOOBUF_X53_Y30_N82
\mem_write~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|state.st1~q\,
	devoe => ww_devoe,
	o => \mem_write~output_o\);

-- Location: IOOBUF_X28_Y0_N64
\mem_byte_enable[0]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[0]~output_o\);

-- Location: IOOBUF_X53_Y17_N51
\mem_byte_enable[1]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[1]~output_o\);

-- Location: IOOBUF_X17_Y0_N113
\mem_byte_enable[2]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[2]~output_o\);

-- Location: IOOBUF_X20_Y51_N33
\mem_byte_enable[3]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[3]~output_o\);

-- Location: IOOBUF_X0_Y30_N82
\mem_address[0]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(0),
	devoe => ww_devoe,
	o => \mem_address[0]~output_o\);

-- Location: IOOBUF_X53_Y29_N33
\mem_address[1]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(1),
	devoe => ww_devoe,
	o => \mem_address[1]~output_o\);

-- Location: IOOBUF_X21_Y0_N64
\mem_address[2]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(2),
	devoe => ww_devoe,
	o => \mem_address[2]~output_o\);

-- Location: IOOBUF_X0_Y30_N20
\mem_address[3]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(3),
	devoe => ww_devoe,
	o => \mem_address[3]~output_o\);

-- Location: IOOBUF_X53_Y29_N64
\mem_address[4]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(4),
	devoe => ww_devoe,
	o => \mem_address[4]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\mem_address[5]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(5),
	devoe => ww_devoe,
	o => \mem_address[5]~output_o\);

-- Location: IOOBUF_X53_Y29_N2
\mem_address[6]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(6),
	devoe => ww_devoe,
	o => \mem_address[6]~output_o\);

-- Location: IOOBUF_X53_Y22_N33
\mem_address[7]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(7),
	devoe => ww_devoe,
	o => \mem_address[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N51
\mem_address[8]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(8),
	devoe => ww_devoe,
	o => \mem_address[8]~output_o\);

-- Location: IOOBUF_X0_Y21_N82
\mem_address[9]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(9),
	devoe => ww_devoe,
	o => \mem_address[9]~output_o\);

-- Location: IOOBUF_X29_Y0_N82
\mem_address[10]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(10),
	devoe => ww_devoe,
	o => \mem_address[10]~output_o\);

-- Location: IOOBUF_X53_Y20_N20
\mem_address[11]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(11),
	devoe => ww_devoe,
	o => \mem_address[11]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\mem_address[12]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(12),
	devoe => ww_devoe,
	o => \mem_address[12]~output_o\);

-- Location: IOOBUF_X31_Y51_N51
\mem_address[13]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(13),
	devoe => ww_devoe,
	o => \mem_address[13]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\mem_address[14]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(14),
	devoe => ww_devoe,
	o => \mem_address[14]~output_o\);

-- Location: IOOBUF_X0_Y22_N95
\mem_address[15]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(15),
	devoe => ww_devoe,
	o => \mem_address[15]~output_o\);

-- Location: IOOBUF_X28_Y51_N33
\mem_address[16]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(16),
	devoe => ww_devoe,
	o => \mem_address[16]~output_o\);

-- Location: IOOBUF_X53_Y22_N2
\mem_address[17]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(17),
	devoe => ww_devoe,
	o => \mem_address[17]~output_o\);

-- Location: IOOBUF_X53_Y36_N95
\mem_address[18]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(18),
	devoe => ww_devoe,
	o => \mem_address[18]~output_o\);

-- Location: IOOBUF_X53_Y22_N64
\mem_address[19]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(19),
	devoe => ww_devoe,
	o => \mem_address[19]~output_o\);

-- Location: IOOBUF_X21_Y0_N95
\mem_address[20]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(20),
	devoe => ww_devoe,
	o => \mem_address[20]~output_o\);

-- Location: IOOBUF_X0_Y30_N51
\mem_address[21]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(21),
	devoe => ww_devoe,
	o => \mem_address[21]~output_o\);

-- Location: IOOBUF_X29_Y0_N95
\mem_address[22]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(22),
	devoe => ww_devoe,
	o => \mem_address[22]~output_o\);

-- Location: IOOBUF_X53_Y22_N95
\mem_address[23]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(23),
	devoe => ww_devoe,
	o => \mem_address[23]~output_o\);

-- Location: IOOBUF_X0_Y29_N2
\mem_address[24]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(24),
	devoe => ww_devoe,
	o => \mem_address[24]~output_o\);

-- Location: IOOBUF_X28_Y0_N33
\mem_address[25]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(25),
	devoe => ww_devoe,
	o => \mem_address[25]~output_o\);

-- Location: IOOBUF_X53_Y21_N113
\mem_address[26]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(26),
	devoe => ww_devoe,
	o => \mem_address[26]~output_o\);

-- Location: IOOBUF_X21_Y0_N33
\mem_address[27]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(27),
	devoe => ww_devoe,
	o => \mem_address[27]~output_o\);

-- Location: IOOBUF_X0_Y38_N82
\mem_address[28]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(28),
	devoe => ww_devoe,
	o => \mem_address[28]~output_o\);

-- Location: IOOBUF_X53_Y21_N51
\mem_address[29]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(29),
	devoe => ww_devoe,
	o => \mem_address[29]~output_o\);

-- Location: IOOBUF_X19_Y0_N82
\mem_address[30]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(30),
	devoe => ww_devoe,
	o => \mem_address[30]~output_o\);

-- Location: IOOBUF_X22_Y51_N64
\mem_address[31]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mar|data\(31),
	devoe => ww_devoe,
	o => \mem_address[31]~output_o\);

-- Location: IOOBUF_X53_Y10_N113
\mem_wdata[0]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[0]~output_o\);

-- Location: IOOBUF_X0_Y45_N33
\mem_wdata[1]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[1]~output_o\);

-- Location: IOOBUF_X0_Y5_N95
\mem_wdata[2]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[2]~output_o\);

-- Location: IOOBUF_X0_Y11_N51
\mem_wdata[3]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[3]~output_o\);

-- Location: IOOBUF_X0_Y42_N113
\mem_wdata[4]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[4]~output_o\);

-- Location: IOOBUF_X0_Y9_N82
\mem_wdata[5]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[5]~output_o\);

-- Location: IOOBUF_X53_Y19_N20
\mem_wdata[6]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[6]~output_o\);

-- Location: IOOBUF_X53_Y5_N95
\mem_wdata[7]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[7]~output_o\);

-- Location: IOOBUF_X53_Y42_N51
\mem_wdata[8]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[8]~output_o\);

-- Location: IOOBUF_X53_Y10_N82
\mem_wdata[9]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[9]~output_o\);

-- Location: IOOBUF_X53_Y19_N51
\mem_wdata[10]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[10]~output_o\);

-- Location: IOOBUF_X53_Y31_N113
\mem_wdata[11]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[11]~output_o\);

-- Location: IOOBUF_X3_Y51_N113
\mem_wdata[12]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[12]~output_o\);

-- Location: IOOBUF_X53_Y31_N82
\mem_wdata[13]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[13]~output_o\);

-- Location: IOOBUF_X53_Y34_N113
\mem_wdata[14]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[14]~output_o\);

-- Location: IOOBUF_X5_Y51_N113
\mem_wdata[15]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[15]~output_o\);

-- Location: IOOBUF_X0_Y32_N51
\mem_wdata[16]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[16]~output_o\);

-- Location: IOOBUF_X44_Y0_N82
\mem_wdata[17]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[17]~output_o\);

-- Location: IOOBUF_X53_Y8_N20
\mem_wdata[18]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[18]~output_o\);

-- Location: IOOBUF_X0_Y11_N82
\mem_wdata[19]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[19]~output_o\);

-- Location: IOOBUF_X11_Y0_N20
\mem_wdata[20]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[20]~output_o\);

-- Location: IOOBUF_X38_Y51_N20
\mem_wdata[21]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[21]~output_o\);

-- Location: IOOBUF_X28_Y51_N95
\mem_wdata[22]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[22]~output_o\);

-- Location: IOOBUF_X36_Y51_N2
\mem_wdata[23]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[23]~output_o\);

-- Location: IOOBUF_X53_Y7_N20
\mem_wdata[24]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[24]~output_o\);

-- Location: IOOBUF_X44_Y0_N20
\mem_wdata[25]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[25]~output_o\);

-- Location: IOOBUF_X42_Y0_N51
\mem_wdata[26]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[26]~output_o\);

-- Location: IOOBUF_X9_Y0_N82
\mem_wdata[27]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[27]~output_o\);

-- Location: IOOBUF_X53_Y44_N82
\mem_wdata[28]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[28]~output_o\);

-- Location: IOOBUF_X0_Y39_N20
\mem_wdata[29]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[29]~output_o\);

-- Location: IOOBUF_X49_Y0_N20
\mem_wdata[30]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[30]~output_o\);

-- Location: IOOBUF_X46_Y0_N20
\mem_wdata[31]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \mem_wdata[31]~output_o\);

-- Location: IOIBUF_X0_Y28_N1
\clk~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : stratixiii_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X53_Y29_N94
\mem_resp~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_resp,
	o => \mem_resp~input_o\);

-- Location: LABCELL_X33_Y29_N28
\control|Selector9~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector9~0_combout\ = ( \control|state.fetch2~q\ & ( \mem_resp~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_mem_resp~input_o\,
	dataf => \control|ALT_INV_state.fetch2~q\,
	combout => \control|Selector9~0_combout\);

-- Location: FF_X33_Y29_N29
\control|state.fetch3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.fetch3~q\);

-- Location: LABCELL_X33_Y29_N26
\control|Selector11~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~1_combout\ = ( !\control|state.fetch3~q\ & ( \control|state.fetch1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_state.fetch3~q\,
	dataf => \control|ALT_INV_state.fetch1~q\,
	combout => \control|Selector11~1_combout\);

-- Location: IOIBUF_X0_Y21_N94
\mem_rdata[4]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(4),
	o => \mem_rdata[4]~input_o\);

-- Location: FF_X24_Y21_N13
\datapath|mdr|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[4]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(4));

-- Location: FF_X24_Y21_N25
\datapath|ir|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(4),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(4));

-- Location: IOIBUF_X53_Y28_N32
\mem_rdata[2]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(2),
	o => \mem_rdata[2]~input_o\);

-- Location: FF_X35_Y26_N5
\datapath|mdr|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[2]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(2));

-- Location: FF_X35_Y26_N37
\datapath|ir|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(2),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(2));

-- Location: IOIBUF_X0_Y21_N1
\mem_rdata[5]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(5),
	o => \mem_rdata[5]~input_o\);

-- Location: FF_X24_Y21_N3
\datapath|mdr|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[5]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(5));

-- Location: MLABCELL_X35_Y26_N10
\datapath|ir|data[5]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|ir|data[5]~feeder_combout\ = ( \datapath|mdr|data\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|mdr|ALT_INV_data\(5),
	combout => \datapath|ir|data[5]~feeder_combout\);

-- Location: FF_X35_Y26_N11
\datapath|ir|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|ir|data[5]~feeder_combout\,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(5));

-- Location: IOIBUF_X35_Y51_N63
\mem_rdata[6]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(6),
	o => \mem_rdata[6]~input_o\);

-- Location: FF_X35_Y26_N23
\datapath|mdr|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[6]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(6));

-- Location: FF_X35_Y26_N33
\datapath|ir|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(6),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(6));

-- Location: IOIBUF_X53_Y21_N1
\mem_rdata[3]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(3),
	o => \mem_rdata[3]~input_o\);

-- Location: FF_X33_Y23_N33
\datapath|mdr|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[3]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(3));

-- Location: FF_X35_Y26_N13
\datapath|ir|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(3),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(3));

-- Location: IOIBUF_X53_Y32_N63
\mem_rdata[0]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(0),
	o => \mem_rdata[0]~input_o\);

-- Location: MLABCELL_X35_Y26_N8
\datapath|mdr|data[0]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mdr|data[0]~feeder_combout\ = ( \mem_rdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[0]~input_o\,
	combout => \datapath|mdr|data[0]~feeder_combout\);

-- Location: FF_X35_Y26_N9
\datapath|mdr|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdr|data[0]~feeder_combout\,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(0));

-- Location: FF_X35_Y26_N17
\datapath|ir|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(0),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(0));

-- Location: IOIBUF_X0_Y29_N63
\mem_rdata[1]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(1),
	o => \mem_rdata[1]~input_o\);

-- Location: FF_X35_Y26_N31
\datapath|mdr|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[1]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(1));

-- Location: FF_X35_Y26_N15
\datapath|ir|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(1),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(1));

-- Location: MLABCELL_X35_Y26_N14
\control|WideNor0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|WideNor0~0_combout\ = ( \datapath|ir|data\(1) & ( (!\datapath|ir|data\(3) & \datapath|ir|data\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(3),
	datac => \datapath|ir|ALT_INV_data\(0),
	datae => \datapath|ir|ALT_INV_data\(1),
	combout => \control|WideNor0~0_combout\);

-- Location: MLABCELL_X35_Y26_N22
\control|WideNor0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|WideNor0~1_combout\ = ( \control|WideNor0~0_combout\ & ( (!\datapath|ir|data\(2) & ((!\datapath|ir|data\(5) & ((!\datapath|ir|data\(6)))) # (\datapath|ir|data\(5) & (!\datapath|ir|data\(4))))) # (\datapath|ir|data\(2) & (\datapath|ir|data\(4) & 
-- ((!\datapath|ir|data\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011001000010001101100100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(4),
	datab => \datapath|ir|ALT_INV_data\(2),
	datac => \datapath|ir|ALT_INV_data\(5),
	datad => \datapath|ir|ALT_INV_data\(6),
	dataf => \control|ALT_INV_WideNor0~0_combout\,
	combout => \control|WideNor0~1_combout\);

-- Location: MLABCELL_X35_Y26_N24
\control|Selector10~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector10~0_combout\ = ( \control|state.fetch3~q\ ) # ( !\control|state.fetch3~q\ & ( (!\control|WideNor0~1_combout\ & \control|state.decode~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_WideNor0~1_combout\,
	datad => \control|ALT_INV_state.decode~q\,
	dataf => \control|ALT_INV_state.fetch3~q\,
	combout => \control|Selector10~0_combout\);

-- Location: FF_X35_Y26_N25
\control|state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.decode~q\);

-- Location: MLABCELL_X35_Y26_N20
\control|Selector16~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector16~1_combout\ = (\control|state.decode~q\ & \control|WideNor0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.decode~q\,
	datad => \control|ALT_INV_WideNor0~1_combout\,
	combout => \control|Selector16~1_combout\);

-- Location: MLABCELL_X35_Y26_N30
\control|Equal4~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal4~0_combout\ = ( !\datapath|ir|data\(4) & ( (\datapath|ir|data\(5) & !\datapath|ir|data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(5),
	datac => \datapath|ir|ALT_INV_data\(2),
	dataf => \datapath|ir|ALT_INV_data\(4),
	combout => \control|Equal4~0_combout\);

-- Location: MLABCELL_X35_Y26_N28
\control|Equal3~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal3~0_combout\ = ( \control|WideNor0~0_combout\ & ( !\datapath|ir|data\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(6),
	dataf => \control|ALT_INV_WideNor0~0_combout\,
	combout => \control|Equal3~0_combout\);

-- Location: MLABCELL_X35_Y26_N26
\control|Selector11~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~2_combout\ = ( !\datapath|ir|data\(4) & ( (\control|Equal3~0_combout\ & !\datapath|ir|data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal3~0_combout\,
	datac => \datapath|ir|ALT_INV_data\(2),
	dataf => \datapath|ir|ALT_INV_data\(4),
	combout => \control|Selector11~2_combout\);

-- Location: LABCELL_X33_Y29_N30
\control|Selector11~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~3_combout\ = ( \control|state.calc_addr~q\ & ( \control|Selector11~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector11~2_combout\,
	dataf => \control|ALT_INV_state.calc_addr~q\,
	combout => \control|Selector11~3_combout\);

-- Location: LABCELL_X33_Y29_N20
\control|Selector15~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector15~0_combout\ = (!\control|state.decode~q\ & (\control|state.calc_addr~q\)) # (\control|state.decode~q\ & ((\control|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.calc_addr~q\,
	datab => \control|ALT_INV_Selector11~2_combout\,
	datac => \control|ALT_INV_state.decode~q\,
	combout => \control|Selector15~0_combout\);

-- Location: LABCELL_X33_Y29_N38
\control|Selector15~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector15~1_combout\ = ( !\control|Selector11~3_combout\ & ( \control|Selector15~0_combout\ & ( (\control|WideNor2~0_combout\ & (\control|Selector11~1_combout\ & ((!\mem_resp~input_o\) # (\control|Selector11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideNor2~0_combout\,
	datab => \control|ALT_INV_Selector11~1_combout\,
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_Selector11~0_combout\,
	datae => \control|ALT_INV_Selector11~3_combout\,
	dataf => \control|ALT_INV_Selector15~0_combout\,
	combout => \control|Selector15~1_combout\);

-- Location: FF_X33_Y29_N39
\control|state.calc_addr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.calc_addr~q\);

-- Location: MLABCELL_X35_Y26_N2
\control|Selector18~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector18~0_combout\ = ( \control|Equal3~0_combout\ & ( (!\control|state.calc_addr~q\ & ((\control|state.st1~q\))) # (\control|state.calc_addr~q\ & (\control|Equal4~0_combout\)) ) ) # ( !\control|Equal3~0_combout\ & ( (\control|state.st1~q\ & 
-- !\control|state.calc_addr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Equal4~0_combout\,
	datac => \control|ALT_INV_state.st1~q\,
	datad => \control|ALT_INV_state.calc_addr~q\,
	dataf => \control|ALT_INV_Equal3~0_combout\,
	combout => \control|Selector18~0_combout\);

-- Location: LABCELL_X33_Y29_N36
\control|Selector18~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector18~1_combout\ = ( !\control|Selector16~1_combout\ & ( \control|Selector18~0_combout\ & ( (\control|WideNor2~0_combout\ & (\control|Selector11~1_combout\ & ((!\mem_resp~input_o\) # (\control|Selector11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideNor2~0_combout\,
	datab => \control|ALT_INV_Selector11~1_combout\,
	datac => \control|ALT_INV_Selector11~0_combout\,
	datad => \ALT_INV_mem_resp~input_o\,
	datae => \control|ALT_INV_Selector16~1_combout\,
	dataf => \control|ALT_INV_Selector18~0_combout\,
	combout => \control|Selector18~1_combout\);

-- Location: FF_X33_Y29_N37
\control|state.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.st1~q\);

-- Location: LABCELL_X33_Y29_N8
\control|Selector11~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~0_combout\ = ( !\control|state.st1~q\ & ( \control|load_mdr~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_state.st1~q\,
	dataf => \control|ALT_INV_load_mdr~2_combout\,
	combout => \control|Selector11~0_combout\);

-- Location: MLABCELL_X35_Y26_N18
\control|Selector16~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector16~0_combout\ = ( \datapath|ir|data\(2) & ( \datapath|ir|data\(4) & ( (\control|state.ld1~q\ & !\control|state.calc_addr~q\) ) ) ) # ( !\datapath|ir|data\(2) & ( \datapath|ir|data\(4) & ( (\control|state.ld1~q\ & 
-- !\control|state.calc_addr~q\) ) ) ) # ( \datapath|ir|data\(2) & ( !\datapath|ir|data\(4) & ( (\control|state.ld1~q\ & !\control|state.calc_addr~q\) ) ) ) # ( !\datapath|ir|data\(2) & ( !\datapath|ir|data\(4) & ( (!\control|state.calc_addr~q\ & 
-- (((\control|state.ld1~q\)))) # (\control|state.calc_addr~q\ & (\control|Equal3~0_combout\ & (!\datapath|ir|data\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101000100000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal3~0_combout\,
	datab => \datapath|ir|ALT_INV_data\(5),
	datac => \control|ALT_INV_state.ld1~q\,
	datad => \control|ALT_INV_state.calc_addr~q\,
	datae => \datapath|ir|ALT_INV_data\(2),
	dataf => \datapath|ir|ALT_INV_data\(4),
	combout => \control|Selector16~0_combout\);

-- Location: LABCELL_X33_Y29_N6
\control|Selector16~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector16~2_combout\ = ( !\control|Selector16~1_combout\ & ( \control|Selector16~0_combout\ & ( (\control|Selector11~1_combout\ & (\control|WideNor2~0_combout\ & ((!\mem_resp~input_o\) # (\control|Selector11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector11~0_combout\,
	datab => \control|ALT_INV_Selector11~1_combout\,
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_WideNor2~0_combout\,
	datae => \control|ALT_INV_Selector16~1_combout\,
	dataf => \control|ALT_INV_Selector16~0_combout\,
	combout => \control|Selector16~2_combout\);

-- Location: FF_X33_Y29_N7
\control|state.ld1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.ld1~q\);

-- Location: LABCELL_X33_Y29_N0
\control|Selector17~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector17~0_combout\ = ( \control|state.ld1~q\ & ( \mem_resp~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_mem_resp~input_o\,
	dataf => \control|ALT_INV_state.ld1~q\,
	combout => \control|Selector17~0_combout\);

-- Location: FF_X33_Y29_N1
\control|state.ld2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.ld2~q\);

-- Location: MLABCELL_X35_Y26_N38
\control|Selector11~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~4_combout\ = ( \datapath|ir|data\(2) & ( \datapath|ir|data\(4) & ( (\control|Equal3~0_combout\ & \control|state.decode~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal3~0_combout\,
	datad => \control|ALT_INV_state.decode~q\,
	datae => \datapath|ir|ALT_INV_data\(2),
	dataf => \datapath|ir|ALT_INV_data\(4),
	combout => \control|Selector11~4_combout\);

-- Location: LABCELL_X30_Y29_N0
\control|Selector13~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector13~0_combout\ = ( \control|Selector11~4_combout\ & ( ((!\control|state.decode~q\ & \control|state.s_lui~q\)) # (\datapath|ir|data\(5)) ) ) # ( !\control|Selector11~4_combout\ & ( (!\control|state.decode~q\ & \control|state.s_lui~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010111010101110100001100000011000101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(5),
	datab => \control|ALT_INV_state.decode~q\,
	datac => \control|ALT_INV_state.s_lui~q\,
	datae => \control|ALT_INV_Selector11~4_combout\,
	combout => \control|Selector13~0_combout\);

-- Location: LABCELL_X33_Y29_N16
\control|Selector13~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector13~1_combout\ = ( \mem_resp~input_o\ & ( \control|Selector13~0_combout\ & ( (\control|Selector11~0_combout\ & (!\control|Selector11~3_combout\ & (\control|WideNor2~0_combout\ & \control|Selector11~1_combout\))) ) ) ) # ( 
-- !\mem_resp~input_o\ & ( \control|Selector13~0_combout\ & ( (!\control|Selector11~3_combout\ & (\control|WideNor2~0_combout\ & \control|Selector11~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector11~0_combout\,
	datab => \control|ALT_INV_Selector11~3_combout\,
	datac => \control|ALT_INV_WideNor2~0_combout\,
	datad => \control|ALT_INV_Selector11~1_combout\,
	datae => \ALT_INV_mem_resp~input_o\,
	dataf => \control|ALT_INV_Selector13~0_combout\,
	combout => \control|Selector13~1_combout\);

-- Location: FF_X33_Y29_N17
\control|state.s_lui\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_lui~q\);

-- Location: LABCELL_X33_Y29_N32
\datapath|regfilemux|f[0]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[0]~0_combout\ = ( !\control|state.s_lui~q\ & ( !\control|state.ld2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.ld2~q\,
	dataf => \control|ALT_INV_state.s_lui~q\,
	combout => \datapath|regfilemux|f[0]~0_combout\);

-- Location: LABCELL_X30_Y29_N24
\control|Selector11~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~5_combout\ = ( \control|Selector11~4_combout\ & ( (!\datapath|ir|data\(5)) # ((\control|state.s_auipc~q\ & !\control|state.decode~q\)) ) ) # ( !\control|Selector11~4_combout\ & ( (\control|state.s_auipc~q\ & !\control|state.decode~q\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100111101001111010001000100010001001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.decode~q\,
	datac => \datapath|ir|ALT_INV_data\(5),
	datae => \control|ALT_INV_Selector11~4_combout\,
	combout => \control|Selector11~5_combout\);

-- Location: LABCELL_X25_Y21_N18
\control|Selector11~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~6_combout\ = ( \control|Selector11~1_combout\ & ( \control|Selector11~5_combout\ & ( (\control|WideNor2~0_combout\ & (!\control|Selector11~3_combout\ & ((!\mem_resp~input_o\) # (\control|Selector11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideNor2~0_combout\,
	datab => \control|ALT_INV_Selector11~0_combout\,
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_Selector11~3_combout\,
	datae => \control|ALT_INV_Selector11~1_combout\,
	dataf => \control|ALT_INV_Selector11~5_combout\,
	combout => \control|Selector11~6_combout\);

-- Location: FF_X25_Y21_N19
\control|state.s_auipc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector11~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_auipc~q\);

-- Location: MLABCELL_X35_Y26_N0
\control|Selector14~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector14~0_combout\ = ( \control|WideNor0~0_combout\ & ( (!\control|state.decode~q\ & (((\control|state.s_br~q\)))) # (\control|state.decode~q\ & (\datapath|ir|data\(6) & (\control|Equal4~0_combout\))) ) ) # ( !\control|WideNor0~0_combout\ & ( 
-- (!\control|state.decode~q\ & \control|state.s_br~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000001111100010000000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(6),
	datab => \control|ALT_INV_Equal4~0_combout\,
	datac => \control|ALT_INV_state.decode~q\,
	datad => \control|ALT_INV_state.s_br~q\,
	dataf => \control|ALT_INV_WideNor0~0_combout\,
	combout => \control|Selector14~0_combout\);

-- Location: LABCELL_X25_Y21_N16
\control|Selector14~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector14~1_combout\ = ( \control|Selector11~1_combout\ & ( \control|Selector14~0_combout\ & ( (\control|WideNor2~0_combout\ & (!\control|Selector11~3_combout\ & ((!\mem_resp~input_o\) # (\control|Selector11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideNor2~0_combout\,
	datab => \control|ALT_INV_Selector11~0_combout\,
	datac => \control|ALT_INV_Selector11~3_combout\,
	datad => \ALT_INV_mem_resp~input_o\,
	datae => \control|ALT_INV_Selector11~1_combout\,
	dataf => \control|ALT_INV_Selector14~0_combout\,
	combout => \control|Selector14~1_combout\);

-- Location: FF_X25_Y21_N17
\control|state.s_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_br~q\);

-- Location: LABCELL_X25_Y21_N22
\datapath|alumux2|f[1]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[1]~0_combout\ = ( !\control|state.s_br~q\ & ( !\control|state.s_auipc~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \control|ALT_INV_state.s_br~q\,
	combout => \datapath|alumux2|f[1]~0_combout\);

-- Location: MLABCELL_X35_Y26_N34
\control|Selector12~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector12~0_combout\ = ( \datapath|ir|data\(4) & ( \control|state.decode~q\ & ( (!\datapath|ir|data\(2) & (!\datapath|ir|data\(5) & \control|Equal3~0_combout\)) ) ) ) # ( \datapath|ir|data\(4) & ( !\control|state.decode~q\ & ( 
-- \control|state.s_imm~q\ ) ) ) # ( !\datapath|ir|data\(4) & ( !\control|state.decode~q\ & ( \control|state.s_imm~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(2),
	datab => \datapath|ir|ALT_INV_data\(5),
	datac => \control|ALT_INV_state.s_imm~q\,
	datad => \control|ALT_INV_Equal3~0_combout\,
	datae => \datapath|ir|ALT_INV_data\(4),
	dataf => \control|ALT_INV_state.decode~q\,
	combout => \control|Selector12~0_combout\);

-- Location: LABCELL_X33_Y29_N4
\control|Selector12~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector12~1_combout\ = ( !\control|Selector11~3_combout\ & ( \control|Selector12~0_combout\ & ( (\control|Selector11~1_combout\ & (\control|WideNor2~0_combout\ & ((!\mem_resp~input_o\) # (\control|Selector11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector11~0_combout\,
	datab => \control|ALT_INV_Selector11~1_combout\,
	datac => \control|ALT_INV_WideNor2~0_combout\,
	datad => \ALT_INV_mem_resp~input_o\,
	datae => \control|ALT_INV_Selector11~3_combout\,
	dataf => \control|ALT_INV_Selector12~0_combout\,
	combout => \control|Selector12~1_combout\);

-- Location: FF_X33_Y29_N5
\control|state.s_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_imm~q\);

-- Location: LABCELL_X33_Y29_N14
\control|Selector19~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector19~0_combout\ = (\mem_resp~input_o\ & \control|state.st1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_state.st1~q\,
	combout => \control|Selector19~0_combout\);

-- Location: FF_X33_Y29_N15
\control|state.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.st2~q\);

-- Location: LABCELL_X33_Y29_N12
\control|WideNor2~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|WideNor2~0_combout\ = ( !\control|state.st2~q\ & ( (\datapath|regfilemux|f[0]~0_combout\ & (\datapath|alumux2|f[1]~0_combout\ & !\control|state.s_imm~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datad => \control|ALT_INV_state.s_imm~q\,
	dataf => \control|ALT_INV_state.st2~q\,
	combout => \control|WideNor2~0_combout\);

-- Location: MLABCELL_X35_Y29_N10
\control|state.fetch1~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|state.fetch1~feeder_combout\ = ( \control|WideNor2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|ALT_INV_WideNor2~0_combout\,
	combout => \control|state.fetch1~feeder_combout\);

-- Location: FF_X35_Y29_N11
\control|state.fetch1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|state.fetch1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.fetch1~q\);

-- Location: LABCELL_X33_Y29_N2
\control|Selector8~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector8~0_combout\ = ( \control|state.fetch1~q\ & ( (!\mem_resp~input_o\ & \control|state.fetch2~q\) ) ) # ( !\control|state.fetch1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_state.fetch2~q\,
	dataf => \control|ALT_INV_state.fetch1~q\,
	combout => \control|Selector8~0_combout\);

-- Location: FF_X33_Y29_N3
\control|state.fetch2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.fetch2~q\);

-- Location: LABCELL_X33_Y29_N34
\control|load_mdr~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|load_mdr~2_combout\ = ( !\control|state.ld1~q\ & ( !\control|state.fetch2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.fetch2~q\,
	dataf => \control|ALT_INV_state.ld1~q\,
	combout => \control|load_mdr~2_combout\);

-- Location: IOIBUF_X53_Y23_N1
\mem_rdata[13]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(13),
	o => \mem_rdata[13]~input_o\);

-- Location: LABCELL_X33_Y23_N20
\datapath|mdr|data[13]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mdr|data[13]~feeder_combout\ = ( \mem_rdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[13]~input_o\,
	combout => \datapath|mdr|data[13]~feeder_combout\);

-- Location: FF_X33_Y23_N21
\datapath|mdr|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdr|data[13]~feeder_combout\,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(13));

-- Location: FF_X25_Y21_N21
\datapath|ir|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(13),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(13));

-- Location: LABCELL_X25_Y21_N24
\control|WideOr1~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|WideOr1~0_combout\ = ( !\control|state.calc_addr~q\ & ( \datapath|alumux2|f[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	dataf => \control|ALT_INV_state.calc_addr~q\,
	combout => \control|WideOr1~0_combout\);

-- Location: LABCELL_X25_Y21_N6
\control|aluop[1]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|aluop[1]~1_combout\ = ( \control|WideOr1~0_combout\ & ( \datapath|ir|data\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(13),
	dataf => \control|ALT_INV_WideOr1~0_combout\,
	combout => \control|aluop[1]~1_combout\);

-- Location: IOIBUF_X22_Y0_N63
\mem_rdata[12]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(12),
	o => \mem_rdata[12]~input_o\);

-- Location: FF_X22_Y25_N5
\datapath|mdr|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[12]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(12));

-- Location: FF_X25_Y21_N13
\datapath|ir|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(12),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(12));

-- Location: LABCELL_X25_Y21_N0
\datapath|alu|Selector1~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~0_combout\ = ( \control|WideOr1~0_combout\ & ( \datapath|ir|data\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(12),
	dataf => \control|ALT_INV_WideOr1~0_combout\,
	combout => \datapath|alu|Selector1~0_combout\);

-- Location: IOIBUF_X0_Y23_N32
\mem_rdata[19]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(19),
	o => \mem_rdata[19]~input_o\);

-- Location: FF_X33_Y23_N29
\datapath|mdr|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[19]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(19));

-- Location: FF_X27_Y26_N9
\datapath|ir|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(19),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(19));

-- Location: IOIBUF_X34_Y51_N32
\mem_rdata[18]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(18),
	o => \mem_rdata[18]~input_o\);

-- Location: FF_X33_Y29_N25
\datapath|mdr|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[18]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(18));

-- Location: FF_X27_Y26_N39
\datapath|ir|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(18),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(18));

-- Location: IOIBUF_X32_Y0_N63
\mem_rdata[17]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(17),
	o => \mem_rdata[17]~input_o\);

-- Location: FF_X33_Y29_N11
\datapath|mdr|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[17]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(17));

-- Location: FF_X27_Y26_N33
\datapath|ir|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(17),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(17));

-- Location: MLABCELL_X21_Y30_N14
\datapath|regfilemux|f[0]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[0]~1_combout\ = ( \datapath|alu|Selector31~2_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(0)) ) ) # ( !\datapath|alu|Selector31~2_combout\ & ( (\datapath|mdr|data\(0) & 
-- !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|mdr|ALT_INV_data\(0),
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector31~2_combout\,
	combout => \datapath|regfilemux|f[0]~1_combout\);

-- Location: IOIBUF_X0_Y20_N94
\mem_rdata[7]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(7),
	o => \mem_rdata[7]~input_o\);

-- Location: FF_X24_Y21_N9
\datapath|mdr|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[7]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(7));

-- Location: FF_X25_Y21_N33
\datapath|ir|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(7),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(7));

-- Location: IOIBUF_X22_Y51_N32
\mem_rdata[11]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(11),
	o => \mem_rdata[11]~input_o\);

-- Location: FF_X24_Y21_N7
\datapath|mdr|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[11]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(11));

-- Location: FF_X24_Y21_N37
\datapath|ir|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(11),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(11));

-- Location: IOIBUF_X0_Y22_N32
\mem_rdata[9]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(9),
	o => \mem_rdata[9]~input_o\);

-- Location: FF_X22_Y25_N19
\datapath|mdr|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[9]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(9));

-- Location: FF_X22_Y25_N9
\datapath|ir|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(9),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(9));

-- Location: IOIBUF_X22_Y0_N94
\mem_rdata[10]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(10),
	o => \mem_rdata[10]~input_o\);

-- Location: FF_X22_Y25_N33
\datapath|mdr|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[10]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(10));

-- Location: FF_X22_Y25_N31
\datapath|ir|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(10),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(10));

-- Location: IOIBUF_X53_Y20_N94
\mem_rdata[8]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(8),
	o => \mem_rdata[8]~input_o\);

-- Location: FF_X29_Y23_N9
\datapath|mdr|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[8]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(8));

-- Location: FF_X29_Y23_N17
\datapath|ir|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(8),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(8));

-- Location: LABCELL_X25_Y21_N2
\datapath|regfile|WideOr0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|WideOr0~combout\ = ( !\datapath|ir|data\(8) & ( (!\datapath|ir|data\(7) & (!\datapath|ir|data\(10) & (!\datapath|ir|data\(11) & !\datapath|ir|data\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datab => \datapath|ir|ALT_INV_data\(10),
	datac => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|ir|ALT_INV_data\(8),
	combout => \datapath|regfile|WideOr0~combout\);

-- Location: MLABCELL_X24_Y21_N26
\datapath|regfile|always0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|always0~0_combout\ = ( \datapath|regfilemux|f[0]~0_combout\ & ( !\datapath|regfile|WideOr0~combout\ & ( (\control|state.s_imm~q\) # (\control|state.s_auipc~q\) ) ) ) # ( !\datapath|regfilemux|f[0]~0_combout\ & ( 
-- !\datapath|regfile|WideOr0~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datad => \control|ALT_INV_state.s_imm~q\,
	datae => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_WideOr0~combout\,
	combout => \datapath|regfile|always0~0_combout\);

-- Location: MLABCELL_X24_Y21_N22
\datapath|regfile|data~1986\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1986_combout\ = (\datapath|ir|data\(8) & \datapath|regfile|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(8),
	datad => \datapath|regfile|ALT_INV_always0~0_combout\,
	combout => \datapath|regfile|data~1986_combout\);

-- Location: LABCELL_X36_Y25_N36
\datapath|regfile|data~1996\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1996_combout\ = ( \datapath|regfile|data~1986_combout\ & ( \datapath|ir|data\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1986_combout\,
	combout => \datapath|regfile|data~1996_combout\);

-- Location: LABCELL_X33_Y25_N30
\datapath|regfile|data~1997\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1997_combout\ = ( \datapath|regfile|data~1996_combout\ & ( (\datapath|ir|data\(7) & (!\datapath|ir|data\(11) & \datapath|ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datab => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1996_combout\,
	combout => \datapath|regfile|data~1997_combout\);

-- Location: FF_X26_Y26_N7
\datapath|regfile|data~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~480_q\);

-- Location: LABCELL_X36_Y25_N16
\datapath|regfile|data~1991\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1991_combout\ = ( \datapath|regfile|data~1986_combout\ & ( !\datapath|ir|data\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(7),
	dataf => \datapath|regfile|ALT_INV_data~1986_combout\,
	combout => \datapath|regfile|data~1991_combout\);

-- Location: LABCELL_X36_Y25_N4
\datapath|regfile|data~2004\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2004_combout\ = ( \datapath|regfile|data~1991_combout\ & ( (\datapath|ir|data\(9) & (!\datapath|ir|data\(11) & \datapath|ir|data\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~2004_combout\);

-- Location: FF_X26_Y26_N17
\datapath|regfile|data~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~448_q\);

-- Location: LABCELL_X22_Y27_N16
\datapath|regfile|data~416feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~416feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~416feeder_combout\);

-- Location: LABCELL_X33_Y25_N6
\datapath|regfile|data~1994\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1994_combout\ = ( \datapath|ir|data\(10) & ( (!\datapath|ir|data\(8) & \datapath|regfile|always0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(8),
	datad => \datapath|regfile|ALT_INV_always0~0_combout\,
	dataf => \datapath|ir|ALT_INV_data\(10),
	combout => \datapath|regfile|data~1994_combout\);

-- Location: LABCELL_X33_Y25_N14
\datapath|regfile|data~1995\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1995_combout\ = ( \datapath|regfile|data~1994_combout\ & ( (\datapath|ir|data\(9) & (!\datapath|ir|data\(11) & \datapath|ir|data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(7),
	dataf => \datapath|regfile|ALT_INV_data~1994_combout\,
	combout => \datapath|regfile|data~1995_combout\);

-- Location: FF_X22_Y27_N17
\datapath|regfile|data~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~416feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~416_q\);

-- Location: IOIBUF_X22_Y51_N94
\mem_rdata[16]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(16),
	o => \mem_rdata[16]~input_o\);

-- Location: FF_X22_Y25_N1
\datapath|mdr|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[16]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(16));

-- Location: FF_X27_Y26_N19
\datapath|ir|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(16),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(16));

-- Location: LABCELL_X19_Y26_N28
\datapath|regfile|data~288feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~288feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~288feeder_combout\);

-- Location: LABCELL_X33_Y25_N28
\datapath|regfile|data~2000\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2000_combout\ = ( \datapath|regfile|data~1994_combout\ & ( (\datapath|ir|data\(7) & (!\datapath|ir|data\(11) & !\datapath|ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1994_combout\,
	combout => \datapath|regfile|data~2000_combout\);

-- Location: FF_X19_Y26_N29
\datapath|regfile|data~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~288feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~288_q\);

-- Location: MLABCELL_X18_Y26_N2
\datapath|regfile|data~352feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~352feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~352feeder_combout\);

-- Location: LABCELL_X33_Y25_N22
\datapath|regfile|data~2001\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2001_combout\ = ( \datapath|regfile|data~1996_combout\ & ( (\datapath|ir|data\(7) & (!\datapath|ir|data\(11) & !\datapath|ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datac => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1996_combout\,
	combout => \datapath|regfile|data~2001_combout\);

-- Location: FF_X18_Y26_N3
\datapath|regfile|data~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~352feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~352_q\);

-- Location: LABCELL_X36_Y25_N8
\datapath|regfile|data~2003\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2003_combout\ = ( \datapath|ir|data\(10) & ( \datapath|regfile|data~1991_combout\ & ( (!\datapath|ir|data\(9) & !\datapath|ir|data\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datad => \datapath|ir|ALT_INV_data\(11),
	datae => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~2003_combout\);

-- Location: FF_X19_Y26_N17
\datapath|regfile|data~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~320_q\);

-- Location: IOIBUF_X53_Y20_N32
\mem_rdata[15]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(15),
	o => \mem_rdata[15]~input_o\);

-- Location: FF_X33_Y23_N25
\datapath|mdr|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[15]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(15));

-- Location: FF_X27_Y26_N31
\datapath|ir|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(15),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(15));

-- Location: LABCELL_X19_Y26_N0
\datapath|regfile|data~256feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~256feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~256feeder_combout\);

-- Location: LABCELL_X33_Y25_N10
\datapath|regfile|data~1998\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1998_combout\ = ( \datapath|ir|data\(10) & ( (!\datapath|ir|data\(7) & (!\datapath|ir|data\(8) & \datapath|regfile|always0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datac => \datapath|ir|ALT_INV_data\(8),
	datad => \datapath|regfile|ALT_INV_always0~0_combout\,
	dataf => \datapath|ir|ALT_INV_data\(10),
	combout => \datapath|regfile|data~1998_combout\);

-- Location: LABCELL_X33_Y25_N36
\datapath|regfile|data~2002\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2002_combout\ = ( \datapath|regfile|data~1998_combout\ & ( (!\datapath|ir|data\(11) & !\datapath|ir|data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1998_combout\,
	combout => \datapath|regfile|data~2002_combout\);

-- Location: FF_X19_Y26_N1
\datapath|regfile|data~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~256feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~256_q\);

-- Location: LABCELL_X19_Y26_N18
\datapath|regfile|data~1029\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1029_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~256_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~288_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~320_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~352_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~288_q\,
	datab => \datapath|regfile|ALT_INV_data~352_q\,
	datac => \datapath|regfile|ALT_INV_data~320_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~256_q\,
	combout => \datapath|regfile|data~1029_combout\);

-- Location: LABCELL_X33_Y25_N4
\datapath|regfile|data~1999\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1999_combout\ = ( \datapath|regfile|data~1998_combout\ & ( (!\datapath|ir|data\(11) & \datapath|ir|data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1998_combout\,
	combout => \datapath|regfile|data~1999_combout\);

-- Location: FF_X26_Y26_N11
\datapath|regfile|data~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~384_q\);

-- Location: MLABCELL_X26_Y26_N18
\datapath|regfile|data~1033\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1033_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1029_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1029_combout\ & (\datapath|regfile|data~384_q\)) # 
-- (\datapath|regfile|data~1029_combout\ & ((\datapath|regfile|data~416_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1029_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1029_combout\ 
-- & ((\datapath|regfile|data~448_q\))) # (\datapath|regfile|data~1029_combout\ & (\datapath|regfile|data~480_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~480_q\,
	datac => \datapath|regfile|ALT_INV_data~448_q\,
	datad => \datapath|regfile|ALT_INV_data~416_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1029_combout\,
	datag => \datapath|regfile|ALT_INV_data~384_q\,
	combout => \datapath|regfile|data~1033_combout\);

-- Location: LABCELL_X19_Y24_N14
\datapath|regfile|data~160feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~160feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~160feeder_combout\);

-- Location: LABCELL_X33_Y25_N12
\datapath|regfile|data~1984\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1984_combout\ = ( !\datapath|ir|data\(10) & ( (\datapath|ir|data\(9) & !\datapath|ir|data\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	dataf => \datapath|ir|ALT_INV_data\(10),
	combout => \datapath|regfile|data~1984_combout\);

-- Location: MLABCELL_X32_Y25_N22
\datapath|regfile|data~1985\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1985_combout\ = ( \datapath|ir|data\(7) & ( (\datapath|regfile|data~1984_combout\ & (\datapath|regfile|always0~0_combout\ & !\datapath|ir|data\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1984_combout\,
	datac => \datapath|regfile|ALT_INV_always0~0_combout\,
	datad => \datapath|ir|ALT_INV_data\(8),
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~1985_combout\);

-- Location: FF_X19_Y24_N15
\datapath|regfile|data~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~160feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~160_q\);

-- Location: LABCELL_X33_Y25_N8
\datapath|regfile|data~1987\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1987_combout\ = ( \datapath|regfile|data~1984_combout\ & ( (\datapath|ir|data\(7) & \datapath|regfile|data~1986_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datab => \datapath|regfile|ALT_INV_data~1986_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1984_combout\,
	combout => \datapath|regfile|data~1987_combout\);

-- Location: FF_X24_Y22_N25
\datapath|regfile|data~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~224_q\);

-- Location: MLABCELL_X35_Y25_N34
\datapath|regfile|data~1993\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1993_combout\ = ( \datapath|regfile|data~1991_combout\ & ( \datapath|regfile|data~1984_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|regfile|ALT_INV_data~1991_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1984_combout\,
	combout => \datapath|regfile|data~1993_combout\);

-- Location: FF_X22_Y24_N33
\datapath|regfile|data~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~192_q\);

-- Location: LABCELL_X19_Y23_N38
\datapath|regfile|data~64feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~64feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~64feeder_combout\);

-- Location: LABCELL_X36_Y25_N18
\datapath|regfile|data~1992\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1992_combout\ = ( \datapath|regfile|data~1991_combout\ & ( (!\datapath|ir|data\(9) & (!\datapath|ir|data\(11) & !\datapath|ir|data\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~1992_combout\);

-- Location: FF_X19_Y23_N39
\datapath|regfile|data~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~64feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~64_q\);

-- Location: LABCELL_X36_Y25_N28
\datapath|regfile|data~1990\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1990_combout\ = ( \datapath|ir|data\(7) & ( !\datapath|ir|data\(11) & ( (!\datapath|ir|data\(9) & (!\datapath|ir|data\(10) & \datapath|regfile|data~1986_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(10),
	datac => \datapath|regfile|ALT_INV_data~1986_combout\,
	datae => \datapath|ir|ALT_INV_data\(7),
	dataf => \datapath|ir|ALT_INV_data\(11),
	combout => \datapath|regfile|data~1990_combout\);

-- Location: FF_X22_Y24_N27
\datapath|regfile|data~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~96_q\);

-- Location: MLABCELL_X21_Y24_N22
\datapath|regfile|data~32feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~32feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~32feeder_combout\);

-- Location: LABCELL_X33_Y25_N18
\datapath|regfile|data~1989\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1989_combout\ = ( \datapath|regfile|always0~0_combout\ & ( !\datapath|ir|data\(8) & ( (\datapath|ir|data\(7) & (!\datapath|ir|data\(11) & (!\datapath|ir|data\(10) & !\datapath|ir|data\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(10),
	datad => \datapath|ir|ALT_INV_data\(9),
	datae => \datapath|regfile|ALT_INV_always0~0_combout\,
	dataf => \datapath|ir|ALT_INV_data\(8),
	combout => \datapath|regfile|data~1989_combout\);

-- Location: FF_X21_Y24_N23
\datapath|regfile|data~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~32feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~32_q\);

-- Location: LABCELL_X22_Y24_N6
\datapath|regfile|data~1024\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1024_combout\ = ( \datapath|ir|data\(15) & ( \datapath|ir|data\(16) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~96_q\) ) ) ) # ( !\datapath|ir|data\(15) & ( \datapath|ir|data\(16) & ( (\datapath|regfile|data~64_q\ & 
-- !\datapath|ir|data\(17)) ) ) ) # ( \datapath|ir|data\(15) & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~32_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111101010101000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~64_q\,
	datab => \datapath|regfile|ALT_INV_data~96_q\,
	datac => \datapath|regfile|ALT_INV_data~32_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(15),
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1024_combout\);

-- Location: MLABCELL_X32_Y25_N0
\datapath|regfile|data~1988\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1988_combout\ = (\datapath|regfile|data~1984_combout\ & (\datapath|regfile|always0~0_combout\ & (!\datapath|ir|data\(8) & !\datapath|ir|data\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1984_combout\,
	datab => \datapath|regfile|ALT_INV_always0~0_combout\,
	datac => \datapath|ir|ALT_INV_data\(8),
	datad => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~1988_combout\);

-- Location: FF_X22_Y24_N5
\datapath|regfile|data~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~128_q\);

-- Location: LABCELL_X22_Y24_N34
\datapath|regfile|data~1025\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1025_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1024_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1024_combout\ & ((\datapath|regfile|data~128_q\))) # 
-- (\datapath|regfile|data~1024_combout\ & (\datapath|regfile|data~160_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1024_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1024_combout\ & 
-- ((\datapath|regfile|data~192_q\))) # (\datapath|regfile|data~1024_combout\ & (\datapath|regfile|data~224_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~160_q\,
	datab => \datapath|regfile|ALT_INV_data~224_q\,
	datac => \datapath|regfile|ALT_INV_data~192_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1024_combout\,
	datag => \datapath|regfile|ALT_INV_data~128_q\,
	combout => \datapath|regfile|data~1025_combout\);

-- Location: LABCELL_X22_Y21_N32
\datapath|regfile|data~928feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~928feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~928feeder_combout\);

-- Location: LABCELL_X33_Y25_N34
\datapath|regfile|data~2015\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2015_combout\ = ( \datapath|ir|data\(7) & ( \datapath|regfile|data~1994_combout\ & ( (\datapath|ir|data\(9) & \datapath|ir|data\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datac => \datapath|ir|ALT_INV_data\(11),
	datae => \datapath|ir|ALT_INV_data\(7),
	dataf => \datapath|regfile|ALT_INV_data~1994_combout\,
	combout => \datapath|regfile|data~2015_combout\);

-- Location: FF_X22_Y21_N33
\datapath|regfile|data~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~928feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~928_q\);

-- Location: LABCELL_X36_Y25_N38
\datapath|regfile|data~2016\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2016_combout\ = ( \datapath|ir|data\(7) & ( (\datapath|ir|data\(9) & (\datapath|ir|data\(11) & \datapath|regfile|data~1996_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datac => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|regfile|ALT_INV_data~1996_combout\,
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~2016_combout\);

-- Location: FF_X19_Y21_N11
\datapath|regfile|data~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~992_q\);

-- Location: LABCELL_X36_Y25_N14
\datapath|regfile|data~2022\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2022_combout\ = ( \datapath|ir|data\(10) & ( \datapath|regfile|data~1991_combout\ & ( (\datapath|ir|data\(11) & \datapath|ir|data\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(9),
	datae => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~2022_combout\);

-- Location: FF_X21_Y30_N29
\datapath|regfile|data~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~960_q\);

-- Location: LABCELL_X19_Y22_N36
\datapath|regfile|data~864feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~864feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~864feeder_combout\);

-- Location: LABCELL_X36_Y25_N20
\datapath|regfile|data~2019\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2019_combout\ = ( \datapath|regfile|data~1996_combout\ & ( (!\datapath|ir|data\(9) & (\datapath|ir|data\(11) & \datapath|ir|data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(7),
	datae => \datapath|regfile|ALT_INV_data~1996_combout\,
	combout => \datapath|regfile|data~2019_combout\);

-- Location: FF_X19_Y22_N37
\datapath|regfile|data~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~864feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~864_q\);

-- Location: LABCELL_X19_Y22_N24
\datapath|regfile|data~800feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~800feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~800feeder_combout\);

-- Location: LABCELL_X33_Y25_N20
\datapath|regfile|data~2018\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2018_combout\ = ( \datapath|regfile|data~1994_combout\ & ( (\datapath|ir|data\(7) & (\datapath|ir|data\(11) & !\datapath|ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1994_combout\,
	combout => \datapath|regfile|data~2018_combout\);

-- Location: FF_X19_Y22_N25
\datapath|regfile|data~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~800feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~800_q\);

-- Location: LABCELL_X36_Y25_N24
\datapath|regfile|data~2021\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2021_combout\ = ( \datapath|regfile|data~1991_combout\ & ( (!\datapath|ir|data\(9) & (\datapath|ir|data\(11) & \datapath|ir|data\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~2021_combout\);

-- Location: FF_X22_Y21_N1
\datapath|regfile|data~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~832_q\);

-- Location: LABCELL_X33_Y25_N26
\datapath|regfile|data~2020\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2020_combout\ = ( \datapath|regfile|data~1998_combout\ & ( (\datapath|ir|data\(11) & !\datapath|ir|data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1998_combout\,
	combout => \datapath|regfile|data~2020_combout\);

-- Location: FF_X21_Y30_N31
\datapath|regfile|data~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~768_q\);

-- Location: LABCELL_X22_Y21_N2
\datapath|regfile|data~1045\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1045_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~768_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~800_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~832_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~864_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~864_q\,
	datab => \datapath|regfile|ALT_INV_data~800_q\,
	datac => \datapath|regfile|ALT_INV_data~832_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~768_q\,
	combout => \datapath|regfile|data~1045_combout\);

-- Location: LABCELL_X22_Y21_N34
\datapath|regfile|data~896feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~896feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~896feeder_combout\);

-- Location: LABCELL_X33_Y25_N24
\datapath|regfile|data~2017\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2017_combout\ = ( \datapath|regfile|data~1998_combout\ & ( (\datapath|ir|data\(11) & \datapath|ir|data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|regfile|ALT_INV_data~1998_combout\,
	combout => \datapath|regfile|data~2017_combout\);

-- Location: FF_X22_Y21_N35
\datapath|regfile|data~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~896feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~896_q\);

-- Location: LABCELL_X22_Y21_N38
\datapath|regfile|data~1049\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1049_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1045_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1045_combout\ & ((\datapath|regfile|data~896_q\))) # 
-- (\datapath|regfile|data~1045_combout\ & (\datapath|regfile|data~928_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1045_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1045_combout\ & 
-- ((\datapath|regfile|data~960_q\))) # (\datapath|regfile|data~1045_combout\ & (\datapath|regfile|data~992_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~928_q\,
	datab => \datapath|regfile|ALT_INV_data~992_q\,
	datac => \datapath|regfile|ALT_INV_data~960_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1045_combout\,
	datag => \datapath|regfile|ALT_INV_data~896_q\,
	combout => \datapath|regfile|data~1049_combout\);

-- Location: LABCELL_X33_Y25_N0
\datapath|regfile|data~2008\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2008_combout\ = ( \datapath|regfile|data~1986_combout\ & ( !\datapath|ir|data\(10) & ( (\datapath|ir|data\(7) & (\datapath|ir|data\(9) & \datapath|ir|data\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(7),
	datac => \datapath|ir|ALT_INV_data\(9),
	datad => \datapath|ir|ALT_INV_data\(11),
	datae => \datapath|regfile|ALT_INV_data~1986_combout\,
	dataf => \datapath|ir|ALT_INV_data\(10),
	combout => \datapath|regfile|data~2008_combout\);

-- Location: FF_X21_Y26_N17
\datapath|regfile|data~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~736_q\);

-- Location: MLABCELL_X24_Y21_N8
\datapath|regfile|data~2005\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2005_combout\ = ( \datapath|regfile|always0~0_combout\ & ( (\datapath|ir|data\(11) & !\datapath|ir|data\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_always0~0_combout\,
	combout => \datapath|regfile|data~2005_combout\);

-- Location: MLABCELL_X21_Y26_N18
\datapath|regfile|data~2006\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2006_combout\ = ( \datapath|regfile|data~2005_combout\ & ( !\datapath|ir|data\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(8),
	dataf => \datapath|regfile|ALT_INV_data~2005_combout\,
	combout => \datapath|regfile|data~2006_combout\);

-- Location: MLABCELL_X21_Y26_N12
\datapath|regfile|data~2007\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2007_combout\ = ( \datapath|regfile|data~2006_combout\ & ( \datapath|ir|data\(7) & ( \datapath|ir|data\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datae => \datapath|regfile|ALT_INV_data~2006_combout\,
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~2007_combout\);

-- Location: FF_X21_Y26_N23
\datapath|regfile|data~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~672_q\);

-- Location: LABCELL_X36_Y25_N6
\datapath|regfile|data~2014\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2014_combout\ = ( \datapath|regfile|data~1991_combout\ & ( (\datapath|ir|data\(9) & (\datapath|ir|data\(11) & !\datapath|ir|data\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~2014_combout\);

-- Location: FF_X21_Y26_N31
\datapath|regfile|data~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~704_q\);

-- Location: MLABCELL_X18_Y28_N32
\datapath|regfile|data~544feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~544feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~544feeder_combout\);

-- Location: MLABCELL_X21_Y26_N16
\datapath|regfile|data~2010\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2010_combout\ = ( \datapath|ir|data\(7) & ( (!\datapath|ir|data\(9) & \datapath|regfile|data~2006_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datac => \datapath|regfile|ALT_INV_data~2006_combout\,
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~2010_combout\);

-- Location: FF_X18_Y28_N33
\datapath|regfile|data~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~544feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~544_q\);

-- Location: LABCELL_X19_Y27_N22
\datapath|regfile|data~608feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~608feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~608feeder_combout\);

-- Location: LABCELL_X33_Y25_N38
\datapath|regfile|data~2011\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2011_combout\ = ( \datapath|ir|data\(7) & ( (!\datapath|ir|data\(9) & (\datapath|ir|data\(11) & (\datapath|regfile|data~1986_combout\ & !\datapath|ir|data\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \datapath|regfile|ALT_INV_data~1986_combout\,
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~2011_combout\);

-- Location: FF_X19_Y27_N23
\datapath|regfile|data~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~608feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~608_q\);

-- Location: LABCELL_X19_Y27_N32
\datapath|regfile|data~576feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~576feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~576feeder_combout\);

-- Location: LABCELL_X36_Y25_N26
\datapath|regfile|data~2013\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2013_combout\ = ( \datapath|regfile|data~1991_combout\ & ( (!\datapath|ir|data\(9) & (\datapath|ir|data\(11) & !\datapath|ir|data\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|ir|ALT_INV_data\(11),
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \datapath|regfile|ALT_INV_data~1991_combout\,
	combout => \datapath|regfile|data~2013_combout\);

-- Location: FF_X19_Y27_N33
\datapath|regfile|data~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~576feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~576_q\);

-- Location: MLABCELL_X21_Y26_N6
\datapath|regfile|data~2012\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2012_combout\ = ( !\datapath|ir|data\(7) & ( (!\datapath|ir|data\(8) & (\datapath|regfile|data~2005_combout\ & !\datapath|ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(8),
	datac => \datapath|regfile|ALT_INV_data~2005_combout\,
	datad => \datapath|ir|ALT_INV_data\(9),
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~2012_combout\);

-- Location: FF_X19_Y27_N27
\datapath|regfile|data~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~1_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~512_q\);

-- Location: LABCELL_X19_Y27_N24
\datapath|regfile|data~1037\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1037_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~512_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~544_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~576_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~608_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~544_q\,
	datab => \datapath|regfile|ALT_INV_data~608_q\,
	datac => \datapath|regfile|ALT_INV_data~576_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~512_q\,
	combout => \datapath|regfile|data~1037_combout\);

-- Location: LABCELL_X19_Y25_N8
\datapath|regfile|data~640feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~640feeder_combout\ = ( \datapath|regfilemux|f[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~1_combout\,
	combout => \datapath|regfile|data~640feeder_combout\);

-- Location: MLABCELL_X21_Y26_N26
\datapath|regfile|data~2009\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~2009_combout\ = ( !\datapath|ir|data\(7) & ( (\datapath|ir|data\(9) & (\datapath|regfile|data~2005_combout\ & !\datapath|ir|data\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(9),
	datab => \datapath|regfile|ALT_INV_data~2005_combout\,
	datac => \datapath|ir|ALT_INV_data\(8),
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|regfile|data~2009_combout\);

-- Location: FF_X19_Y25_N9
\datapath|regfile|data~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~640feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~640_q\);

-- Location: MLABCELL_X21_Y26_N2
\datapath|regfile|data~1041\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1041_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1037_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1037_combout\ & ((\datapath|regfile|data~640_q\))) # 
-- (\datapath|regfile|data~1037_combout\ & (\datapath|regfile|data~672_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1037_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1037_combout\ & 
-- ((\datapath|regfile|data~704_q\))) # (\datapath|regfile|data~1037_combout\ & (\datapath|regfile|data~736_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~736_q\,
	datab => \datapath|regfile|ALT_INV_data~672_q\,
	datac => \datapath|regfile|ALT_INV_data~704_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1037_combout\,
	datag => \datapath|regfile|ALT_INV_data~640_q\,
	combout => \datapath|regfile|data~1041_combout\);

-- Location: LABCELL_X27_Y25_N18
\datapath|regfile|data~1053DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1053DUPLICATE_combout\ = ( \datapath|regfile|data~1049_combout\ & ( \datapath|regfile|data~1041_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1025_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1033_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1049_combout\ & ( \datapath|regfile|data~1041_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1025_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1033_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1049_combout\ & ( !\datapath|regfile|data~1041_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1025_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1033_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1049_combout\ & ( !\datapath|regfile|data~1041_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1025_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1033_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1033_combout\,
	datad => \datapath|regfile|ALT_INV_data~1025_combout\,
	datae => \datapath|regfile|ALT_INV_data~1049_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1041_combout\,
	combout => \datapath|regfile|data~1053DUPLICATE_combout\);

-- Location: IOIBUF_X53_Y19_N63
\mem_rdata[20]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(20),
	o => \mem_rdata[20]~input_o\);

-- Location: FF_X33_Y23_N17
\datapath|mdr|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[20]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(20));

-- Location: FF_X25_Y21_N5
\datapath|ir|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(20),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(20));

-- Location: LABCELL_X25_Y21_N14
\datapath|alumux2|f[0]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[0]~1_combout\ = ( \datapath|ir|data\(7) & ( ((\control|state.s_auipc~q\) # (\control|state.s_br~q\)) # (\datapath|ir|data\(20)) ) ) # ( !\datapath|ir|data\(7) & ( (\datapath|ir|data\(20) & (!\control|state.s_br~q\ & 
-- !\control|state.s_auipc~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(20),
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(7),
	combout => \datapath|alumux2|f[0]~1_combout\);

-- Location: LABCELL_X27_Y26_N28
\datapath|regfile|WideOr1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|WideOr1~combout\ = ( !\datapath|ir|data\(16) & ( !\datapath|ir|data\(19) & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(17) & !\datapath|ir|data\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(19),
	combout => \datapath|regfile|WideOr1~combout\);

-- Location: LABCELL_X27_Y25_N20
\datapath|alu|Add0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~1_sumout\ = SUM(( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[0]~1_combout\) ) + ( (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & (\datapath|regfile|data~1053DUPLICATE_combout\ & !\datapath|regfile|WideOr1~combout\))) ) 
-- + ( !VCC ))
-- \datapath|alu|Add0~2\ = CARRY(( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[0]~1_combout\) ) + ( (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & (\datapath|regfile|data~1053DUPLICATE_combout\ & !\datapath|regfile|WideOr1~combout\))) ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111111111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_br~q\,
	datac => \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~1_combout\,
	dataf => \datapath|regfile|ALT_INV_WideOr1~combout\,
	cin => GND,
	sumout => \datapath|alu|Add0~1_sumout\,
	cout => \datapath|alu|Add0~2\);

-- Location: IOIBUF_X21_Y51_N63
\mem_rdata[24]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(24),
	o => \mem_rdata[24]~input_o\);

-- Location: MLABCELL_X24_Y21_N18
\datapath|mdr|data[24]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mdr|data[24]~feeder_combout\ = ( \mem_rdata[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[24]~input_o\,
	combout => \datapath|mdr|data[24]~feeder_combout\);

-- Location: FF_X24_Y21_N19
\datapath|mdr|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdr|data[24]~feeder_combout\,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(24));

-- Location: FF_X24_Y21_N33
\datapath|ir|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(24),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(24));

-- Location: MLABCELL_X24_Y21_N10
\datapath|alumux2|f[4]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[4]~7_combout\ = ( \datapath|ir|data\(24) & ( ((!\control|state.s_auipc~q\ & !\control|state.s_br~q\)) # (\datapath|ir|data\(11)) ) ) # ( !\datapath|ir|data\(24) & ( (\datapath|ir|data\(11) & ((\control|state.s_br~q\) # 
-- (\control|state.s_auipc~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001110110011101100111011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|ir|ALT_INV_data\(11),
	datac => \control|ALT_INV_state.s_br~q\,
	dataf => \datapath|ir|ALT_INV_data\(24),
	combout => \datapath|alumux2|f[4]~7_combout\);

-- Location: MLABCELL_X24_Y22_N18
\datapath|alumux2|f[4]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[4]~8_combout\ = ( !\control|state.s_auipc~q\ & ( \datapath|alumux2|f[4]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[4]~7_combout\,
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[4]~8_combout\);

-- Location: MLABCELL_X26_Y24_N16
\datapath|alumux1|f[0]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[0]~0_combout\ = ( \datapath|alumux2|f[1]~0_combout\ & ( \datapath|regfile|WideOr1~combout\ ) ) # ( !\datapath|alumux2|f[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	combout => \datapath|alumux1|f[0]~0_combout\);

-- Location: MLABCELL_X21_Y30_N2
\datapath|alumux1|f[0]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[0]~1_combout\ = (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1053DUPLICATE_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\,
	combout => \datapath|alumux1|f[0]~1_combout\);

-- Location: LABCELL_X25_Y21_N10
\datapath|alumux2|f[0]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[0]~2_combout\ = ( \datapath|alumux2|f[0]~1_combout\ & ( !\control|state.s_auipc~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~1_combout\,
	combout => \datapath|alumux2|f[0]~2_combout\);

-- Location: IOIBUF_X32_Y51_N32
\mem_rdata[21]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(21),
	o => \mem_rdata[21]~input_o\);

-- Location: LABCELL_X33_Y23_N12
\datapath|mdr|data[21]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mdr|data[21]~feeder_combout\ = ( \mem_rdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[21]~input_o\,
	combout => \datapath|mdr|data[21]~feeder_combout\);

-- Location: FF_X33_Y23_N13
\datapath|mdr|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdr|data[21]~feeder_combout\,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(21));

-- Location: FF_X27_Y23_N27
\datapath|ir|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(21),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(21));

-- Location: MLABCELL_X29_Y23_N32
\datapath|alumux2|f[1]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[1]~4_combout\ = ( \datapath|ir|data\(8) & ( ((\datapath|ir|data\(21) & !\control|state.s_auipc~q\)) # (\control|state.s_br~q\) ) ) # ( !\datapath|ir|data\(8) & ( (!\control|state.s_br~q\ & (\datapath|ir|data\(21) & 
-- !\control|state.s_auipc~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datac => \datapath|ir|ALT_INV_data\(21),
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(8),
	combout => \datapath|alumux2|f[1]~4_combout\);

-- Location: MLABCELL_X26_Y27_N2
\datapath|alu|ShiftLeft0~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~3_combout\ = (!\datapath|alumux2|f[0]~2_combout\ & !\datapath|alumux2|f[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	combout => \datapath|alu|ShiftLeft0~3_combout\);

-- Location: IOIBUF_X34_Y51_N63
\mem_rdata[23]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(23),
	o => \mem_rdata[23]~input_o\);

-- Location: LABCELL_X33_Y23_N10
\datapath|mdr|data[23]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mdr|data[23]~feeder_combout\ = ( \mem_rdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[23]~input_o\,
	combout => \datapath|mdr|data[23]~feeder_combout\);

-- Location: FF_X33_Y23_N11
\datapath|mdr|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdr|data[23]~feeder_combout\,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(23));

-- Location: FF_X25_Y21_N39
\datapath|ir|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(23),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(23));

-- Location: LABCELL_X25_Y21_N30
\datapath|alumux2|f[3]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[3]~3_combout\ = ( \control|state.s_br~q\ & ( \datapath|ir|data\(10) ) ) # ( !\control|state.s_br~q\ & ( (!\control|state.s_auipc~q\ & (\datapath|ir|data\(23))) # (\control|state.s_auipc~q\ & ((\datapath|ir|data\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(23),
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|ir|ALT_INV_data\(10),
	dataf => \control|ALT_INV_state.s_br~q\,
	combout => \datapath|alumux2|f[3]~3_combout\);

-- Location: IOIBUF_X22_Y51_N1
\mem_rdata[22]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(22),
	o => \mem_rdata[22]~input_o\);

-- Location: FF_X22_Y25_N15
\datapath|mdr|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[22]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(22));

-- Location: FF_X22_Y25_N23
\datapath|ir|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(22),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(22));

-- Location: LABCELL_X22_Y25_N20
\datapath|alumux2|f[2]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[2]~5_combout\ = ( \datapath|ir|data\(22) & ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(9) ) ) ) # ( !\datapath|ir|data\(22) & ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(9) ) ) ) # ( \datapath|ir|data\(22) & ( 
-- !\control|state.s_auipc~q\ & ( (!\control|state.s_br~q\) # (\datapath|ir|data\(9)) ) ) ) # ( !\datapath|ir|data\(22) & ( !\control|state.s_auipc~q\ & ( (\datapath|ir|data\(9) & \control|state.s_br~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(9),
	datad => \control|ALT_INV_state.s_br~q\,
	datae => \datapath|ir|ALT_INV_data\(22),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[2]~5_combout\);

-- Location: LABCELL_X22_Y25_N24
\datapath|alu|ShiftLeft0~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~2_combout\ = ( \datapath|alumux2|f[2]~5_combout\ & ( !\control|state.s_auipc~q\ ) ) # ( !\datapath|alumux2|f[2]~5_combout\ & ( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	combout => \datapath|alu|ShiftLeft0~2_combout\);

-- Location: MLABCELL_X26_Y30_N2
\datapath|alu|ShiftRight1~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~9_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( \datapath|alu|ShiftLeft0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	combout => \datapath|alu|ShiftRight1~9_combout\);

-- Location: IOIBUF_X22_Y0_N32
\mem_rdata[14]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(14),
	o => \mem_rdata[14]~input_o\);

-- Location: FF_X22_Y22_N5
\datapath|mdr|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[14]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(14));

-- Location: FF_X26_Y23_N3
\datapath|ir|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(14),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(14));

-- Location: LABCELL_X25_Y21_N12
\control|aluop[2]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|aluop[2]~0_combout\ = ( \datapath|ir|data\(14) & ( !\control|WideOr1~0_combout\ ) ) # ( !\datapath|ir|data\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr1~0_combout\,
	dataf => \datapath|ir|ALT_INV_data\(14),
	combout => \control|aluop[2]~0_combout\);

-- Location: MLABCELL_X21_Y30_N18
\datapath|alu|ShiftRight0~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~3_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|alumux2|f[4]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|ShiftRight0~3_combout\);

-- Location: LABCELL_X22_Y25_N10
\datapath|alumux2|f[2]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[2]~6_combout\ = ( !\control|state.s_auipc~q\ & ( \datapath|alumux2|f[2]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[2]~6_combout\);

-- Location: MLABCELL_X26_Y24_N26
\datapath|alu|ShiftLeft0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~1_combout\ = ( !\datapath|alumux2|f[1]~0_combout\ & ( !\datapath|alumux2|f[0]~2_combout\ $ (!\datapath|alumux2|f[1]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~1_combout\);

-- Location: MLABCELL_X26_Y30_N14
\datapath|alu|ShiftRight0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~4_combout\ = ( !\datapath|alumux2|f[4]~8_combout\ & ( \datapath|alu|ShiftLeft0~1_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & \datapath|alumux2|f[2]~6_combout\)) ) ) ) # ( 
-- !\datapath|alumux2|f[4]~8_combout\ & ( !\datapath|alu|ShiftLeft0~1_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010101010111110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datae => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~1_combout\,
	combout => \datapath|alu|ShiftRight0~4_combout\);

-- Location: MLABCELL_X29_Y22_N28
\datapath|alu|ShiftLeft0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~0_combout\ = ( \datapath|alumux2|f[3]~3_combout\ & ( !\control|state.s_auipc~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	combout => \datapath|alu|ShiftLeft0~0_combout\);

-- Location: MLABCELL_X26_Y21_N34
\datapath|alu|Selector16~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector16~0_combout\ = ( \datapath|ir|data\(12) & ( \control|WideOr1~0_combout\ ) ) # ( !\datapath|ir|data\(12) & ( (\control|WideOr1~0_combout\ & \datapath|ir|data\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr1~0_combout\,
	datad => \datapath|ir|ALT_INV_data\(13),
	dataf => \datapath|ir|ALT_INV_data\(12),
	combout => \datapath|alu|Selector16~0_combout\);

-- Location: MLABCELL_X24_Y22_N4
\datapath|alu|Selector28~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~1_combout\ = ( \datapath|alu|Selector1~0_combout\ & ( (\datapath|alumux2|f[4]~8_combout\) # (\datapath|ir|data\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(13),
	datad => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	dataf => \datapath|alu|ALT_INV_Selector1~0_combout\,
	combout => \datapath|alu|Selector28~1_combout\);

-- Location: LABCELL_X27_Y21_N28
\datapath|alumux1|f[17]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[17]~21_combout\ = (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1533_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1533_combout\,
	combout => \datapath|alumux1|f[17]~21_combout\);

-- Location: LABCELL_X30_Y21_N6
\datapath|alu|Selector28~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~2_combout\ = ( \control|WideOr1~0_combout\ & ( (!\datapath|ir|data\(12) & (\datapath|ir|data\(13))) # (\datapath|ir|data\(12) & (!\datapath|ir|data\(13) & \datapath|alumux2|f[4]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010110100000101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datac => \datapath|ir|ALT_INV_data\(13),
	datad => \datapath|alumux2|ALT_INV_f[4]~7_combout\,
	dataf => \control|ALT_INV_WideOr1~0_combout\,
	combout => \datapath|alu|Selector28~2_combout\);

-- Location: IOIBUF_X28_Y51_N63
\mem_rdata[31]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(31),
	o => \mem_rdata[31]~input_o\);

-- Location: FF_X33_Y29_N19
\datapath|mdr|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[31]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(31));

-- Location: FF_X27_Y26_N1
\datapath|ir|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(31),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(31));

-- Location: MLABCELL_X26_Y24_N28
\datapath|alumux2|f[17]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[17]~21_combout\ = ( \datapath|ir|data\(17) & ( (\control|state.s_auipc~q\) # (\datapath|ir|data\(31)) ) ) # ( !\datapath|ir|data\(17) & ( (\datapath|ir|data\(31) & !\control|state.s_auipc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|alumux2|f[17]~21_combout\);

-- Location: MLABCELL_X29_Y24_N4
\datapath|alu|ShiftRight0~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~7_combout\ = ( \datapath|alumux2|f[2]~6_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & \datapath|alumux2|f[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~1_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	combout => \datapath|alu|ShiftRight0~7_combout\);

-- Location: LABCELL_X27_Y23_N26
\datapath|alumux2|f[21]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[21]~25_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(21) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(31),
	datad => \datapath|ir|ALT_INV_data\(21),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[21]~25_combout\);

-- Location: MLABCELL_X24_Y27_N10
\datapath|alumux1|f[21]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[21]~25_combout\ = ( \datapath|regfile|data~1413_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1413_combout\,
	combout => \datapath|alumux1|f[21]~25_combout\);

-- Location: IOIBUF_X0_Y23_N1
\mem_rdata[27]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(27),
	o => \mem_rdata[27]~input_o\);

-- Location: LABCELL_X33_Y23_N36
\datapath|mdr|data[27]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mdr|data[27]~feeder_combout\ = ( \mem_rdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[27]~input_o\,
	combout => \datapath|mdr|data[27]~feeder_combout\);

-- Location: FF_X33_Y23_N37
\datapath|mdr|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdr|data[27]~feeder_combout\,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(27));

-- Location: MLABCELL_X24_Y22_N32
\datapath|alumux1|f[27]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[27]~31_combout\ = (\datapath|regfile|data~1233_combout\ & !\datapath|alumux1|f[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_data~1233_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[27]~31_combout\);

-- Location: FF_X26_Y23_N25
\datapath|ir|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(27),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(27));

-- Location: LABCELL_X27_Y21_N0
\datapath|alumux2|f[27]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[27]~31_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(27) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(31),
	datad => \datapath|ir|ALT_INV_data\(27),
	datae => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[27]~31_combout\);

-- Location: MLABCELL_X26_Y26_N26
\datapath|alumux1|f[31]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[31]~8_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1113_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[31]~8_combout\);

-- Location: IOIBUF_X0_Y22_N63
\mem_rdata[30]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(30),
	o => \mem_rdata[30]~input_o\);

-- Location: FF_X22_Y22_N9
\datapath|mdr|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[30]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(30));

-- Location: FF_X26_Y23_N31
\datapath|ir|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(30),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(30));

-- Location: MLABCELL_X26_Y24_N18
\datapath|alumux2|f[30]~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[30]~34_combout\ = ( \datapath|ir|data\(31) & ( (!\control|state.s_auipc~q\) # (\datapath|ir|data\(30)) ) ) # ( !\datapath|ir|data\(31) & ( (\control|state.s_auipc~q\ & \datapath|ir|data\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|ir|ALT_INV_data\(30),
	dataf => \datapath|ir|ALT_INV_data\(31),
	combout => \datapath|alumux2|f[30]~34_combout\);

-- Location: MLABCELL_X21_Y26_N20
\datapath|alumux1|f[30]~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[30]~34_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1083DUPLICATE_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	combout => \datapath|alumux1|f[30]~34_combout\);

-- Location: FF_X26_Y26_N29
\datapath|regfile|data~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~510_q\);

-- Location: FF_X26_Y26_N37
\datapath|regfile|data~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~478_q\);

-- Location: LABCELL_X19_Y26_N20
\datapath|regfile|data~318feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~318feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~318feeder_combout\);

-- Location: FF_X19_Y26_N21
\datapath|regfile|data~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~318feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~318_q\);

-- Location: FF_X18_Y22_N35
\datapath|regfile|data~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~382_q\);

-- Location: FF_X19_Y26_N5
\datapath|regfile|data~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~350_q\);

-- Location: LABCELL_X19_Y26_N34
\datapath|regfile|data~286feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~286feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~286feeder_combout\);

-- Location: FF_X19_Y26_N35
\datapath|regfile|data~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~286feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~286_q\);

-- Location: LABCELL_X19_Y26_N6
\datapath|regfile|data~1059\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1059_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~286_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~318_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~350_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~382_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~318_q\,
	datab => \datapath|regfile|ALT_INV_data~382_q\,
	datac => \datapath|regfile|ALT_INV_data~350_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~286_q\,
	combout => \datapath|regfile|data~1059_combout\);

-- Location: MLABCELL_X21_Y21_N10
\datapath|regfile|data~446feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~446feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~446feeder_combout\);

-- Location: FF_X21_Y21_N11
\datapath|regfile|data~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~446feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~446_q\);

-- Location: FF_X26_Y26_N35
\datapath|regfile|data~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~414_q\);

-- Location: MLABCELL_X26_Y26_N38
\datapath|regfile|data~1063\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1063_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1059_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1059_combout\ & (\datapath|regfile|data~414_q\)) # 
-- (\datapath|regfile|data~1059_combout\ & ((\datapath|regfile|data~446_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1059_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1059_combout\ & 
-- (((\datapath|regfile|data~478_q\)))) # (\datapath|regfile|data~1059_combout\ & (\datapath|regfile|data~510_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~510_q\,
	datac => \datapath|regfile|ALT_INV_data~478_q\,
	datad => \datapath|regfile|ALT_INV_data~1059_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~446_q\,
	datag => \datapath|regfile|ALT_INV_data~414_q\,
	combout => \datapath|regfile|data~1063_combout\);

-- Location: FF_X21_Y26_N9
\datapath|regfile|data~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~702_q\);

-- Location: FF_X21_Y26_N7
\datapath|regfile|data~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~766_q\);

-- Location: FF_X21_Y26_N37
\datapath|regfile|data~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~734_q\);

-- Location: LABCELL_X19_Y27_N38
\datapath|regfile|data~638feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~638feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~638feeder_combout\);

-- Location: FF_X19_Y27_N39
\datapath|regfile|data~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~638feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~638_q\);

-- Location: LABCELL_X19_Y25_N14
\datapath|regfile|data~574feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~574feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~574feeder_combout\);

-- Location: FF_X19_Y25_N15
\datapath|regfile|data~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~574feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~574_q\);

-- Location: FF_X19_Y27_N5
\datapath|regfile|data~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~606_q\);

-- Location: LABCELL_X19_Y27_N36
\datapath|regfile|data~542feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~542feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~542feeder_combout\);

-- Location: FF_X19_Y27_N37
\datapath|regfile|data~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~542feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~542_q\);

-- Location: LABCELL_X19_Y27_N6
\datapath|regfile|data~1067\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1067_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~542_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~574_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~606_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~638_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~638_q\,
	datab => \datapath|regfile|ALT_INV_data~574_q\,
	datac => \datapath|regfile|ALT_INV_data~606_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~542_q\,
	combout => \datapath|regfile|data~1067_combout\);

-- Location: MLABCELL_X26_Y21_N8
\datapath|regfile|data~670feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~670feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~670feeder_combout\);

-- Location: FF_X26_Y21_N9
\datapath|regfile|data~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~670feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~670_q\);

-- Location: MLABCELL_X21_Y26_N38
\datapath|regfile|data~1071\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1071_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1067_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1067_combout\ & ((\datapath|regfile|data~670_q\))) # 
-- (\datapath|regfile|data~1067_combout\ & (\datapath|regfile|data~702_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1067_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1067_combout\ & 
-- ((\datapath|regfile|data~734_q\))) # (\datapath|regfile|data~1067_combout\ & (\datapath|regfile|data~766_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~702_q\,
	datab => \datapath|regfile|ALT_INV_data~766_q\,
	datac => \datapath|regfile|ALT_INV_data~734_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1067_combout\,
	datag => \datapath|regfile|ALT_INV_data~670_q\,
	combout => \datapath|regfile|data~1071_combout\);

-- Location: LABCELL_X19_Y22_N32
\datapath|regfile|data~1022feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1022feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~1022feeder_combout\);

-- Location: FF_X19_Y22_N33
\datapath|regfile|data~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1022feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1022_q\);

-- Location: FF_X22_Y21_N7
\datapath|regfile|data~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~958_q\);

-- Location: FF_X22_Y22_N15
\datapath|regfile|data~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~990_q\);

-- Location: FF_X18_Y22_N7
\datapath|regfile|data~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~830_q\);

-- Location: FF_X24_Y21_N5
\datapath|regfile|data~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~894_q\);

-- Location: FF_X22_Y21_N25
\datapath|regfile|data~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~862_q\);

-- Location: FF_X18_Y21_N11
\datapath|regfile|data~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~798_q\);

-- Location: LABCELL_X22_Y21_N26
\datapath|regfile|data~1075\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1075_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~798_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~830_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~862_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~894_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~830_q\,
	datab => \datapath|regfile|ALT_INV_data~894_q\,
	datac => \datapath|regfile|ALT_INV_data~862_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~798_q\,
	combout => \datapath|regfile|data~1075_combout\);

-- Location: FF_X22_Y21_N31
\datapath|regfile|data~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~926_q\);

-- Location: LABCELL_X22_Y21_N28
\datapath|regfile|data~1079\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1079_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1075_combout\ & (((\datapath|regfile|data~926_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1075_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~958_q\)))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1075_combout\ & (((\datapath|regfile|data~990_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1075_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~1022_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1022_q\,
	datab => \datapath|regfile|ALT_INV_data~958_q\,
	datac => \datapath|regfile|ALT_INV_data~990_q\,
	datad => \datapath|regfile|ALT_INV_data~1075_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~926_q\,
	combout => \datapath|regfile|data~1079_combout\);

-- Location: LABCELL_X22_Y26_N16
\datapath|regfile|data~1083\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1083_combout\ = ( \datapath|regfile|data~1071_combout\ & ( \datapath|regfile|data~1079_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1055_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1063_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1071_combout\ & ( \datapath|regfile|data~1079_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1055_combout\)))) # (\datapath|ir|data\(18) & (((\datapath|regfile|data~1063_combout\)) # (\datapath|ir|data\(19)))) ) ) ) # ( \datapath|regfile|data~1071_combout\ & ( !\datapath|regfile|data~1079_combout\ & ( 
-- (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1055_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & (\datapath|regfile|data~1063_combout\))) ) ) ) # ( !\datapath|regfile|data~1071_combout\ & ( 
-- !\datapath|regfile|data~1079_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1055_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1063_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1063_combout\,
	datad => \datapath|regfile|ALT_INV_data~1055_combout\,
	datae => \datapath|regfile|ALT_INV_data~1071_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1079_combout\,
	combout => \datapath|regfile|data~1083_combout\);

-- Location: MLABCELL_X26_Y26_N24
\datapath|alu|ShiftRight1~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~27_combout\ = ( \datapath|alumux2|f[0]~2_combout\ & ( (\datapath|regfile|data~1113_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alumux2|f[1]~4_combout\)) ) ) # ( !\datapath|alumux2|f[0]~2_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|regfile|data~1083_combout\ & !\datapath|alumux2|f[1]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1113_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1083_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	combout => \datapath|alu|ShiftRight1~27_combout\);

-- Location: MLABCELL_X26_Y26_N20
\datapath|alu|ShiftRight1~52\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~52_combout\ = ( \datapath|alu|ShiftRight1~27_combout\ & ( !\datapath|alu|ShiftLeft0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~27_combout\,
	combout => \datapath|alu|ShiftRight1~52_combout\);

-- Location: LABCELL_X22_Y22_N12
\datapath|alu|Selector1~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~6_combout\ = ( \datapath|alu|Selector28~1_combout\ & ( \datapath|alu|ShiftRight1~52_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[30]~34_combout\ $ (((!\datapath|alumux1|f[30]~34_combout\))))) # 
-- (\datapath|alu|Selector16~0_combout\ & (\datapath|alumux2|f[30]~34_combout\ & (!\datapath|alu|Selector28~2_combout\ & \datapath|alumux1|f[30]~34_combout\))) ) ) ) # ( !\datapath|alu|Selector28~1_combout\ & ( \datapath|alu|ShiftRight1~52_combout\ & ( 
-- (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[30]~34_combout\ $ (((!\datapath|alumux1|f[30]~34_combout\))))) # (\datapath|alu|Selector16~0_combout\ & (((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux1|f[30]~34_combout\)) # 
-- (\datapath|alumux2|f[30]~34_combout\))) ) ) ) # ( \datapath|alu|Selector28~1_combout\ & ( !\datapath|alu|ShiftRight1~52_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[30]~34_combout\ $ 
-- (((!\datapath|alumux1|f[30]~34_combout\))))) # (\datapath|alu|Selector16~0_combout\ & (\datapath|alumux2|f[30]~34_combout\ & (!\datapath|alu|Selector28~2_combout\ & \datapath|alumux1|f[30]~34_combout\))) ) ) ) # ( !\datapath|alu|Selector28~1_combout\ & ( 
-- !\datapath|alu|ShiftRight1~52_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[30]~34_combout\ $ (((!\datapath|alumux1|f[30]~34_combout\))))) # (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|Selector28~2_combout\ & 
-- ((\datapath|alumux1|f[30]~34_combout\) # (\datapath|alumux2|f[30]~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001110001101001000101001100001110011110111010010001010011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[30]~34_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alumux1|ALT_INV_f[30]~34_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~1_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~52_combout\,
	combout => \datapath|alu|Selector1~6_combout\);

-- Location: MLABCELL_X26_Y25_N30
\datapath|alu|Selector1~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~3_combout\ = ( \datapath|alu|Selector1~0_combout\ & ( !\datapath|ir|data\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(13),
	dataf => \datapath|alu|ALT_INV_Selector1~0_combout\,
	combout => \datapath|alu|Selector1~3_combout\);

-- Location: MLABCELL_X24_Y22_N0
\datapath|alu|Selector28~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~10_combout\ = ( \datapath|alu|Selector1~0_combout\ & ( !\datapath|alumux2|f[4]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	dataf => \datapath|alu|ALT_INV_Selector1~0_combout\,
	combout => \datapath|alu|Selector28~10_combout\);

-- Location: MLABCELL_X24_Y22_N38
\datapath|alu|Selector1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~2_combout\ = ( !\control|aluop[1]~1_combout\ & ( !\datapath|alu|Selector28~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|ALT_INV_Selector28~10_combout\,
	dataf => \control|ALT_INV_aluop[1]~1_combout\,
	combout => \datapath|alu|Selector1~2_combout\);

-- Location: MLABCELL_X26_Y24_N34
\datapath|alumux2|f[18]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[18]~22_combout\ = ( \datapath|ir|data\(31) & ( (!\control|state.s_auipc~q\) # (\datapath|ir|data\(18)) ) ) # ( !\datapath|ir|data\(31) & ( (\datapath|ir|data\(18) & \control|state.s_auipc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(31),
	combout => \datapath|alumux2|f[18]~22_combout\);

-- Location: LABCELL_X22_Y28_N32
\datapath|alumux1|f[18]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[18]~22_combout\ = ( \datapath|regfile|data~1443_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1443_combout\,
	combout => \datapath|alumux1|f[18]~22_combout\);

-- Location: IOIBUF_X0_Y22_N1
\mem_rdata[28]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(28),
	o => \mem_rdata[28]~input_o\);

-- Location: FF_X22_Y22_N29
\datapath|mdr|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[28]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(28));

-- Location: FF_X26_Y23_N27
\datapath|ir|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(28),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(28));

-- Location: MLABCELL_X26_Y24_N6
\datapath|alumux2|f[28]~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[28]~32_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(28) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(31),
	datad => \datapath|ir|ALT_INV_data\(28),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[28]~32_combout\);

-- Location: MLABCELL_X18_Y24_N8
\datapath|regfile|data~188feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~188feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~188feeder_combout\);

-- Location: FF_X18_Y24_N9
\datapath|regfile|data~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~188feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~188_q\);

-- Location: LABCELL_X19_Y24_N0
\datapath|regfile|data~252feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~252feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~252feeder_combout\);

-- Location: FF_X19_Y24_N1
\datapath|regfile|data~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~252feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~252_q\);

-- Location: FF_X22_Y24_N21
\datapath|regfile|data~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~220_q\);

-- Location: LABCELL_X22_Y25_N26
\datapath|alu|Selector3~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~0_combout\ = ( \datapath|alumux2|f[2]~5_combout\ & ( !\control|state.s_auipc~q\ ) ) # ( !\datapath|alumux2|f[2]~5_combout\ & ( (!\control|state.s_auipc~q\ & ((\datapath|alumux2|f[4]~7_combout\) # 
-- (\datapath|alumux2|f[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~7_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	combout => \datapath|alu|Selector3~0_combout\);

-- Location: IOIBUF_X34_Y51_N94
\mem_rdata[29]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(29),
	o => \mem_rdata[29]~input_o\);

-- Location: FF_X33_Y23_N23
\datapath|mdr|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[29]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(29));

-- Location: FF_X26_Y23_N29
\datapath|ir|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(29),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(29));

-- Location: MLABCELL_X26_Y22_N34
\datapath|alumux2|f[29]~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[29]~33_combout\ = ( \datapath|ir|data\(29) & ( (\datapath|ir|data\(31)) # (\control|state.s_auipc~q\) ) ) # ( !\datapath|ir|data\(29) & ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|ir|ALT_INV_data\(31),
	dataf => \datapath|ir|ALT_INV_data\(29),
	combout => \datapath|alumux2|f[29]~33_combout\);

-- Location: LABCELL_X30_Y21_N4
\datapath|alumux1|f[29]~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[29]~33_combout\ = (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1173_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alumux1|f[29]~33_combout\);

-- Location: MLABCELL_X26_Y28_N38
\datapath|alu|ShiftRight1~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~20_combout\ = ( \datapath|regfile|data~1083_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1113_combout\)) ) ) ) # ( 
-- !\datapath|regfile|data~1083_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) ) # ( \datapath|regfile|data~1083_combout\ & ( 
-- !\datapath|regfile|data~1173_combout\ & ( ((\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1113_combout\)) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1083_combout\ & ( !\datapath|regfile|data~1173_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1113_combout\ & !\datapath|alumux2|f[0]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111111111111001111000000001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|regfile|ALT_INV_data~1083_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alu|ShiftRight1~20_combout\);

-- Location: LABCELL_X30_Y21_N2
\datapath|alu|ShiftRight1~51\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~51_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftRight1~20_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # (!\datapath|alumux2|f[1]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001000000000001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~20_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	combout => \datapath|alu|ShiftRight1~51_combout\);

-- Location: LABCELL_X30_Y21_N12
\datapath|alu|Selector2~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~3_combout\ = ( \datapath|alumux1|f[29]~33_combout\ & ( \datapath|alu|ShiftRight1~51_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[29]~33_combout\)) # (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux2|f[29]~33_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alumux1|f[29]~33_combout\ & ( \datapath|alu|ShiftRight1~51_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & 
-- (\datapath|alumux2|f[29]~33_combout\)) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux2|f[29]~33_combout\)))) ) ) ) # ( \datapath|alumux1|f[29]~33_combout\ & ( 
-- !\datapath|alu|ShiftRight1~51_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[29]~33_combout\)) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux2|f[29]~33_combout\ & 
-- \datapath|alu|Selector28~1_combout\)) # (\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\))))) ) ) ) # ( !\datapath|alumux1|f[29]~33_combout\ & ( !\datapath|alu|ShiftRight1~51_combout\ & ( (\datapath|alumux2|f[29]~33_combout\ & 
-- ((!\datapath|alu|Selector16~0_combout\) # ((\datapath|alu|Selector28~2_combout\ & !\datapath|alu|Selector28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000100100010111001100001110101010001001011101110011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[29]~33_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alumux1|ALT_INV_f[29]~33_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~51_combout\,
	combout => \datapath|alu|Selector2~3_combout\);

-- Location: LABCELL_X25_Y21_N28
\datapath|alu|Selector28~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~3_combout\ = ( \control|aluop[2]~0_combout\ & ( ((!\control|aluop[1]~1_combout\) # (\datapath|alu|Selector1~0_combout\)) # (\datapath|alumux2|f[4]~8_combout\) ) ) # ( !\control|aluop[2]~0_combout\ & ( 
-- ((!\datapath|alu|Selector1~0_combout\) # (\control|aluop[1]~1_combout\)) # (\datapath|alumux2|f[4]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datac => \control|ALT_INV_aluop[1]~1_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~0_combout\,
	dataf => \control|ALT_INV_aluop[2]~0_combout\,
	combout => \datapath|alu|Selector28~3_combout\);

-- Location: LABCELL_X25_Y21_N20
\datapath|alu|Selector28~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~4_combout\ = ( \datapath|alu|Selector16~0_combout\ & ( (\datapath|ir|data\(14) & \datapath|alu|Selector28~3_combout\) ) ) # ( !\datapath|alu|Selector16~0_combout\ & ( \datapath|alu|Selector28~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(14),
	datac => \datapath|alu|ALT_INV_Selector28~3_combout\,
	dataf => \datapath|alu|ALT_INV_Selector16~0_combout\,
	combout => \datapath|alu|Selector28~4_combout\);

-- Location: LABCELL_X25_Y22_N22
\datapath|alu|Selector28~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~5_combout\ = (\control|aluop[2]~0_combout\ & \datapath|alu|Selector28~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~3_combout\,
	combout => \datapath|alu|Selector28~5_combout\);

-- Location: MLABCELL_X26_Y25_N26
\datapath|alu|ShiftLeft0~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~7_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( \datapath|alu|ShiftLeft0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	combout => \datapath|alu|ShiftLeft0~7_combout\);

-- Location: LABCELL_X27_Y25_N16
\datapath|regfile|data~1053\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1053_combout\ = ( \datapath|regfile|data~1049_combout\ & ( \datapath|regfile|data~1041_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1025_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1033_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1049_combout\ & ( \datapath|regfile|data~1041_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1025_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1033_combout\))))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1049_combout\ & ( !\datapath|regfile|data~1041_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1025_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1033_combout\))))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1049_combout\ & ( !\datapath|regfile|data~1041_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1025_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1033_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1025_combout\,
	datad => \datapath|regfile|ALT_INV_data~1033_combout\,
	datae => \datapath|regfile|ALT_INV_data~1049_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1041_combout\,
	combout => \datapath|regfile|data~1053_combout\);

-- Location: MLABCELL_X26_Y23_N8
\datapath|alu|Add1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~2_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \datapath|alu|Add1~2_cout\);

-- Location: MLABCELL_X26_Y23_N10
\datapath|alu|Add1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~5_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1053_combout\))) ) + ( (!\datapath|alumux2|f[0]~1_combout\) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~2_cout\ ))
-- \datapath|alu|Add1~6\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1053_combout\))) ) + ( (!\datapath|alumux2|f[0]~1_combout\) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~2_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1053_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~1_combout\,
	cin => \datapath|alu|Add1~2_cout\,
	sumout => \datapath|alu|Add1~5_sumout\,
	cout => \datapath|alu|Add1~6\);

-- Location: MLABCELL_X26_Y23_N12
\datapath|alu|Add1~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~9_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1953_combout\))) ) + ( !\datapath|alumux2|f[1]~4_combout\ ) + ( \datapath|alu|Add1~6\ ))
-- \datapath|alu|Add1~10\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1953_combout\))) ) + ( !\datapath|alumux2|f[1]~4_combout\ ) + ( \datapath|alu|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1953_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	cin => \datapath|alu|Add1~6\,
	sumout => \datapath|alu|Add1~9_sumout\,
	cout => \datapath|alu|Add1~10\);

-- Location: LABCELL_X25_Y26_N10
\datapath|alu|ShiftRight0~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~8_combout\ = ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1083_combout\) ) ) # ( !\datapath|regfile|data~1173_combout\ & ( (\datapath|regfile|data~1083_combout\ & 
-- \datapath|alumux2|f[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_data~1083_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alu|ShiftRight0~8_combout\);

-- Location: MLABCELL_X29_Y24_N16
\datapath|alu|ShiftRight0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~9_combout\ = ( \datapath|alu|ShiftRight0~8_combout\ & ( \datapath|alu|ShiftRight1~19_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1113_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftRight0~8_combout\ & ( \datapath|alu|ShiftRight1~19_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1113_combout\)) ) ) ) # ( \datapath|alu|ShiftRight0~8_combout\ & ( 
-- !\datapath|alu|ShiftRight1~19_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) ) # ( !\datapath|alu|ShiftRight0~8_combout\ & ( !\datapath|alu|ShiftRight1~19_combout\ & ( 
-- (\datapath|alumux2|f[2]~6_combout\ & (\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1113_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100000011001111001100110011111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~19_combout\,
	combout => \datapath|alu|ShiftRight0~9_combout\);

-- Location: MLABCELL_X29_Y24_N0
\datapath|alu|ShiftRight0~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~10_combout\ = ( \datapath|alu|ShiftRight0~9_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|Selector22~0_combout\) # (\datapath|alu|ShiftLeft0~0_combout\))) ) ) # ( !\datapath|alu|ShiftRight0~9_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector22~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector22~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~9_combout\,
	combout => \datapath|alu|ShiftRight0~10_combout\);

-- Location: MLABCELL_X29_Y25_N32
\datapath|alu|Selector30~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector30~2_combout\ = ( \datapath|alu|ShiftRight0~10_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (((\datapath|alu|ShiftLeft0~7_combout\)) # (\datapath|alu|Selector28~2_combout\))) # (\datapath|alu|Selector28~1_combout\ & 
-- (!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|Add1~9_sumout\)))) ) ) # ( !\datapath|alu|ShiftRight0~10_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|ShiftLeft0~7_combout\)) # 
-- (\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|Add1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~7_combout\,
	datad => \datapath|alu|ALT_INV_Add1~9_sumout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~10_combout\,
	combout => \datapath|alu|Selector30~2_combout\);

-- Location: LABCELL_X27_Y25_N22
\datapath|alu|Add0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~5_sumout\ = SUM(( \datapath|alumux2|f[1]~4_combout\ ) + ( (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & \datapath|regfile|data~1953_combout\))) ) + ( \datapath|alu|Add0~2\ ))
-- \datapath|alu|Add0~6\ = CARRY(( \datapath|alumux2|f[1]~4_combout\ ) + ( (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & \datapath|regfile|data~1953_combout\))) ) + ( \datapath|alu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_br~q\,
	datac => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1953_combout\,
	cin => \datapath|alu|Add0~2\,
	sumout => \datapath|alu|Add0~5_sumout\,
	cout => \datapath|alu|Add0~6\);

-- Location: MLABCELL_X24_Y21_N2
\datapath|alu|Selector28~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~0_combout\ = ( !\datapath|alumux2|f[3]~3_combout\ & ( (!\control|state.s_auipc~q\ & ((\datapath|alumux2|f[0]~1_combout\) # (\datapath|alumux2|f[2]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000000000000000000001010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~1_combout\,
	datae => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	combout => \datapath|alu|Selector28~0_combout\);

-- Location: LABCELL_X19_Y23_N10
\datapath|alumux1|f[20]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[20]~24_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1383_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1383_combout\,
	combout => \datapath|alumux1|f[20]~24_combout\);

-- Location: LABCELL_X27_Y23_N34
\datapath|alumux2|f[20]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[20]~24_combout\ = ( \datapath|ir|data\(20) & ( (\control|state.s_auipc~q\) # (\datapath|ir|data\(31)) ) ) # ( !\datapath|ir|data\(20) & ( (\datapath|ir|data\(31) & !\control|state.s_auipc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(20),
	combout => \datapath|alumux2|f[20]~24_combout\);

-- Location: MLABCELL_X26_Y22_N38
\datapath|alumux2|f[22]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[22]~26_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(22) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(22),
	datad => \datapath|ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[22]~26_combout\);

-- Location: LABCELL_X27_Y23_N24
\datapath|alumux2|f[24]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[24]~28_combout\ = ( \datapath|ir|data\(24) & ( (\control|state.s_auipc~q\) # (\datapath|ir|data\(31)) ) ) # ( !\datapath|ir|data\(24) & ( (\datapath|ir|data\(31) & !\control|state.s_auipc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(24),
	combout => \datapath|alumux2|f[24]~28_combout\);

-- Location: LABCELL_X30_Y23_N22
\datapath|alumux1|f[24]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[24]~28_combout\ = (\datapath|regfile|data~1263_combout\ & !\datapath|alumux1|f[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_data~1263_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[24]~28_combout\);

-- Location: LABCELL_X25_Y22_N26
\datapath|alu|ShiftRight1~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~45_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|ShiftRight1~45_combout\);

-- Location: IOIBUF_X53_Y23_N32
\mem_rdata[26]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(26),
	o => \mem_rdata[26]~input_o\);

-- Location: FF_X33_Y23_N1
\datapath|mdr|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[26]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(26));

-- Location: LABCELL_X25_Y23_N4
\datapath|alumux1|f[26]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[26]~30_combout\ = ( \datapath|regfile|data~1203_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1203_combout\,
	combout => \datapath|alumux1|f[26]~30_combout\);

-- Location: FF_X26_Y23_N23
\datapath|ir|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(26),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(26));

-- Location: LABCELL_X27_Y23_N32
\datapath|alumux2|f[26]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[26]~30_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(26) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(31),
	datad => \datapath|ir|ALT_INV_data\(26),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[26]~30_combout\);

-- Location: LABCELL_X25_Y26_N32
\datapath|alu|ShiftRight1~48\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~48_combout\ = ( \datapath|alu|ShiftRight1~29_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~27_combout\))) ) ) # ( !\datapath|alu|ShiftRight1~29_combout\ & 
-- ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftRight1~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~27_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~29_combout\,
	combout => \datapath|alu|ShiftRight1~48_combout\);

-- Location: LABCELL_X25_Y26_N38
\datapath|alu|Selector5~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector5~2_combout\ = ( \datapath|alu|Selector16~0_combout\ & ( \datapath|alu|ShiftRight1~48_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux1|f[26]~30_combout\ & 
-- \datapath|alumux2|f[26]~30_combout\)))) # (\datapath|alu|Selector28~2_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux2|f[26]~30_combout\) # (\datapath|alumux1|f[26]~30_combout\)))) ) ) ) # ( !\datapath|alu|Selector16~0_combout\ & ( 
-- \datapath|alu|ShiftRight1~48_combout\ & ( !\datapath|alumux1|f[26]~30_combout\ $ (!\datapath|alumux2|f[26]~30_combout\) ) ) ) # ( \datapath|alu|Selector16~0_combout\ & ( !\datapath|alu|ShiftRight1~48_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & 
-- (\datapath|alu|Selector28~1_combout\ & (\datapath|alumux1|f[26]~30_combout\ & \datapath|alumux2|f[26]~30_combout\))) # (\datapath|alu|Selector28~2_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux2|f[26]~30_combout\) # 
-- (\datapath|alumux1|f[26]~30_combout\)))) ) ) ) # ( !\datapath|alu|Selector16~0_combout\ & ( !\datapath|alu|ShiftRight1~48_combout\ & ( !\datapath|alumux1|f[26]~30_combout\ $ (!\datapath|alumux2|f[26]~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000001000100011000001111111100001000110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[26]~30_combout\,
	datad => \datapath|alumux2|ALT_INV_f[26]~30_combout\,
	datae => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~48_combout\,
	combout => \datapath|alu|Selector5~2_combout\);

-- Location: LABCELL_X25_Y21_N26
\datapath|alu|Selector4~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~1_combout\ = ( \datapath|alumux2|f[4]~8_combout\ & ( \control|aluop[1]~1_combout\ ) ) # ( !\datapath|alumux2|f[4]~8_combout\ & ( (\control|aluop[1]~1_combout\ & \datapath|alu|Selector1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_aluop[1]~1_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~0_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	combout => \datapath|alu|Selector4~1_combout\);

-- Location: MLABCELL_X24_Y21_N20
\datapath|alu|Selector4~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~2_combout\ = ( \control|aluop[1]~1_combout\ & ( !\datapath|ir|data\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(12),
	dataf => \control|ALT_INV_aluop[1]~1_combout\,
	combout => \datapath|alu|Selector4~2_combout\);

-- Location: LABCELL_X25_Y26_N12
\datapath|alu|ShiftRight1~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~28_combout\ = ( \datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1143DUPLICATE_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1233_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1143DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1233_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( 
-- \datapath|regfile|data~1203_combout\ & ( !\datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1143DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1233_combout\))) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( !\datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1143DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1233_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1233_combout\,
	datad => \datapath|regfile|ALT_INV_data~1143DUPLICATE_combout\,
	datae => \datapath|regfile|ALT_INV_data~1203_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alu|ShiftRight1~28_combout\);

-- Location: LABCELL_X25_Y26_N8
\datapath|alu|ShiftRight0~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~12_combout\ = ( \datapath|alu|ShiftLeft0~3_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftRight1~28_combout\)) # (\datapath|alumux2|f[2]~6_combout\ & ((\datapath|regfile|data~1083_combout\))) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~3_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & ((\datapath|alu|ShiftRight1~28_combout\))) # (\datapath|alumux2|f[2]~6_combout\ & (\datapath|regfile|data~1113_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|regfile|ALT_INV_data~1113_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~28_combout\,
	datad => \datapath|regfile|ALT_INV_data~1083_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	combout => \datapath|alu|ShiftRight0~12_combout\);

-- Location: LABCELL_X25_Y26_N34
\datapath|alu|ShiftRight0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~21_combout\ = ( \datapath|regfile|data~1113_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|ShiftRight0~12_combout\) # (\datapath|alu|ShiftLeft0~0_combout\))) ) ) # ( !\datapath|regfile|data~1113_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftRight0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~12_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1113_combout\,
	combout => \datapath|alu|ShiftRight0~21_combout\);

-- Location: MLABCELL_X29_Y22_N2
\datapath|alu|Selector4~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~0_combout\ = ( \datapath|alu|Selector1~0_combout\ & ( (!\control|state.s_auipc~q\ & ((\datapath|alumux2|f[2]~5_combout\) # (\datapath|alumux2|f[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011001100110000000000000000000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|alumux2|ALT_INV_f[4]~7_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	datae => \datapath|alu|ALT_INV_Selector1~0_combout\,
	combout => \datapath|alu|Selector4~0_combout\);

-- Location: LABCELL_X30_Y25_N0
\datapath|alu|ShiftRight1~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~41_combout\ = ( \datapath|alumux2|f[1]~4_combout\ & ( \datapath|alumux2|f[3]~3_combout\ & ( (\datapath|alumux1|f[0]~0_combout\) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( 
-- \datapath|alumux2|f[3]~3_combout\ & ( \datapath|alumux1|f[0]~0_combout\ ) ) ) # ( \datapath|alumux2|f[1]~4_combout\ & ( !\datapath|alumux2|f[3]~3_combout\ & ( \datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( 
-- !\datapath|alumux2|f[3]~3_combout\ & ( \datapath|alumux1|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	combout => \datapath|alu|ShiftRight1~41_combout\);

-- Location: LABCELL_X27_Y25_N24
\datapath|alu|Add0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~9_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1923_combout\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[2]~5_combout\) ) + ( 
-- \datapath|alu|Add0~6\ ))
-- \datapath|alu|Add0~10\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1923_combout\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[2]~5_combout\) ) + ( 
-- \datapath|alu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1923_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	cin => \datapath|alu|Add0~6\,
	sumout => \datapath|alu|Add0~9_sumout\,
	cout => \datapath|alu|Add0~10\);

-- Location: MLABCELL_X29_Y26_N38
\datapath|alu|ShiftLeft0~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~8_combout\ = ( \datapath|alumux1|f[0]~0_combout\ & ( (!\control|state.s_br~q\) # (!\datapath|ir|data\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.s_br~q\,
	datac => \datapath|ir|ALT_INV_data\(8),
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X29_Y27_N22
\datapath|alumux1|f[3]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[3]~7_combout\ = ( \datapath|regfile|data~1983_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1983_combout\,
	combout => \datapath|alumux1|f[3]~7_combout\);

-- Location: LABCELL_X27_Y24_N14
\datapath|alumux2|f[19]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[19]~23_combout\ = (!\control|state.s_auipc~q\ & (\datapath|ir|data\(31))) # (\control|state.s_auipc~q\ & ((\datapath|ir|data\(19))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|ir|ALT_INV_data\(19),
	combout => \datapath|alumux2|f[19]~23_combout\);

-- Location: LABCELL_X22_Y27_N6
\datapath|alumux1|f[19]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[19]~23_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1473_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1473_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[19]~23_combout\);

-- Location: LABCELL_X30_Y27_N14
\datapath|alu|Selector12~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector12~2_combout\ = ( \datapath|alu|ShiftRight1~38_combout\ & ( \datapath|alu|Selector16~0_combout\ & ( (!\datapath|alumux2|f[19]~23_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # 
-- (\datapath|alumux1|f[19]~23_combout\)))) # (\datapath|alumux2|f[19]~23_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((!\datapath|alu|Selector28~2_combout\ & \datapath|alumux1|f[19]~23_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~38_combout\ & 
-- ( \datapath|alu|Selector16~0_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux2|f[19]~23_combout\ & (\datapath|alumux1|f[19]~23_combout\ & \datapath|alu|Selector28~1_combout\))) # (\datapath|alu|Selector28~2_combout\ & 
-- (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux1|f[19]~23_combout\) # (\datapath|alumux2|f[19]~23_combout\)))) ) ) ) # ( \datapath|alu|ShiftRight1~38_combout\ & ( !\datapath|alu|Selector16~0_combout\ & ( !\datapath|alumux2|f[19]~23_combout\ $ 
-- (!\datapath|alumux1|f[19]~23_combout\) ) ) ) # ( !\datapath|alu|ShiftRight1~38_combout\ & ( !\datapath|alu|Selector16~0_combout\ & ( !\datapath|alumux2|f[19]~23_combout\ $ (!\datapath|alumux1|f[19]~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101000010011000001001101111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[19]~23_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alumux1|ALT_INV_f[19]~23_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~38_combout\,
	dataf => \datapath|alu|ALT_INV_Selector16~0_combout\,
	combout => \datapath|alu|Selector12~2_combout\);

-- Location: LABCELL_X25_Y26_N22
\datapath|alu|ShiftRight1~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~34_combout\ = ( \datapath|regfile|data~1233_combout\ & ( \datapath|regfile|data~1143_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1173_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1083_combout\))) ) ) ) # ( !\datapath|regfile|data~1233_combout\ & ( \datapath|regfile|data~1143_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1173_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1083_combout\)))) ) ) ) # ( \datapath|regfile|data~1233_combout\ & ( !\datapath|regfile|data~1143_combout\ & 
-- ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1173_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1083_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1233_combout\ & ( !\datapath|regfile|data~1143_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1173_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1083_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1083_combout\,
	datad => \datapath|regfile|ALT_INV_data~1173_combout\,
	datae => \datapath|regfile|ALT_INV_data~1233_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1143_combout\,
	combout => \datapath|alu|ShiftRight1~34_combout\);

-- Location: LABCELL_X25_Y23_N34
\datapath|alu|ShiftRight0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~17_combout\ = ( \datapath|alu|ShiftRight1~35_combout\ & ( \datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) ) # 
-- ( !\datapath|alu|ShiftRight1~35_combout\ & ( \datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[2]~6_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- ((\datapath|regfile|data~1113_combout\))))) ) ) ) # ( \datapath|alu|ShiftRight1~35_combout\ & ( !\datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[2]~6_combout\)) 
-- # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|regfile|data~1113_combout\))))) ) ) ) # ( !\datapath|alu|ShiftRight1~35_combout\ & ( !\datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~0_combout\ 
-- & \datapath|regfile|data~1113_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010100000001000101000100000001010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~35_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~34_combout\,
	combout => \datapath|alu|ShiftRight0~17_combout\);

-- Location: LABCELL_X33_Y23_N34
\datapath|alu|Selector8~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector8~3_combout\ = ( \datapath|alumux1|f[31]~8_combout\ & ( \datapath|alu|ShiftRight0~17_combout\ & ( (!\datapath|alu|Selector4~1_combout\) # (\datapath|alu|Selector4~2_combout\) ) ) ) # ( !\datapath|alumux1|f[31]~8_combout\ & ( 
-- \datapath|alu|ShiftRight0~17_combout\ & ( !\datapath|alu|Selector4~1_combout\ ) ) ) # ( \datapath|alumux1|f[31]~8_combout\ & ( !\datapath|alu|ShiftRight0~17_combout\ & ( !\datapath|alu|Selector4~2_combout\ $ (\datapath|alu|Selector4~1_combout\) ) ) ) # ( 
-- !\datapath|alumux1|f[31]~8_combout\ & ( !\datapath|alu|ShiftRight0~17_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & !\datapath|alu|Selector4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000111111111111000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datae => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~17_combout\,
	combout => \datapath|alu|Selector8~3_combout\);

-- Location: LABCELL_X33_Y23_N18
\datapath|regfilemux|f[23]~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[23]~34_combout\ = ( \datapath|alu|Selector8~3_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (!\datapath|mdr|data\(23))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\datapath|alu|Selector4~2_combout\))) ) ) # ( 
-- !\datapath|alu|Selector8~3_combout\ & ( (!\datapath|mdr|data\(23) & !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100111100001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdr|ALT_INV_data\(23),
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector8~3_combout\,
	combout => \datapath|regfilemux|f[23]~34_combout\);

-- Location: LABCELL_X25_Y21_N8
\datapath|alumux2|f[23]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[23]~27_combout\ = ( \datapath|ir|data\(23) & ( (\datapath|ir|data\(31)) # (\control|state.s_auipc~q\) ) ) # ( !\datapath|ir|data\(23) & ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|ir|ALT_INV_data\(31),
	dataf => \datapath|ir|ALT_INV_data\(23),
	combout => \datapath|alumux2|f[23]~27_combout\);

-- Location: LABCELL_X25_Y23_N38
\datapath|alumux1|f[23]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[23]~27_combout\ = ( \datapath|regfile|data~1353_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|regfile|ALT_INV_data~1353_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[23]~27_combout\);

-- Location: LABCELL_X25_Y23_N2
\datapath|alu|ShiftRight1~44\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~44_combout\ = ( \datapath|alu|ShiftRight0~17_combout\ & ( \datapath|alu|ShiftLeft0~3_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # (!\datapath|alu|ShiftLeft0~0_combout\) ) ) ) # ( \datapath|alu|ShiftRight0~17_combout\ & ( 
-- !\datapath|alu|ShiftLeft0~3_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~17_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	combout => \datapath|alu|ShiftRight1~44_combout\);

-- Location: LABCELL_X25_Y22_N38
\datapath|alu|Selector8~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector8~1_combout\ = ( \datapath|alumux1|f[23]~27_combout\ & ( \datapath|alu|ShiftRight1~44_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (((!\datapath|alumux2|f[23]~27_combout\)))) # (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux2|f[23]~27_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alumux1|f[23]~27_combout\ & ( \datapath|alu|ShiftRight1~44_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & 
-- (((\datapath|alumux2|f[23]~27_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux2|f[23]~27_combout\)))) ) ) ) # ( \datapath|alumux1|f[23]~27_combout\ & 
-- ( !\datapath|alu|ShiftRight1~44_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (((!\datapath|alumux2|f[23]~27_combout\)))) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|Selector28~2_combout\))) # 
-- (\datapath|alu|Selector28~1_combout\ & (\datapath|alumux2|f[23]~27_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alumux1|f[23]~27_combout\ & ( !\datapath|alu|ShiftRight1~44_combout\ & ( (\datapath|alumux2|f[23]~27_combout\ & 
-- ((!\datapath|alu|Selector16~0_combout\) # ((!\datapath|alu|Selector28~1_combout\ & \datapath|alu|Selector28~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000010110011000001101000110011101000101100110010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datab => \datapath|alumux2|ALT_INV_f[23]~27_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datae => \datapath|alumux1|ALT_INV_f[23]~27_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~44_combout\,
	combout => \datapath|alu|Selector8~1_combout\);

-- Location: MLABCELL_X26_Y30_N10
\datapath|alu|ShiftRight0~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~23_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|alu|ShiftRight1~4_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\) # (\datapath|regfile|data~1113_combout\) ) ) ) # ( !\datapath|alumux1|f[0]~0_combout\ & ( 
-- !\datapath|alu|ShiftRight1~4_combout\ & ( (\datapath|regfile|data~1113_combout\ & \datapath|alumux2|f[4]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000011111111001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~4_combout\,
	combout => \datapath|alu|ShiftRight0~23_combout\);

-- Location: LABCELL_X27_Y26_N6
\datapath|alumux2|f[16]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[16]~20_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(16) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(16),
	datac => \datapath|ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[16]~20_combout\);

-- Location: MLABCELL_X26_Y24_N10
\datapath|alumux2|f[15]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[15]~19_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(15) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[15]~19_combout\);

-- Location: LABCELL_X27_Y22_N16
\datapath|alumux1|f[15]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[15]~20_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1593_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_data~1593_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[15]~20_combout\);

-- Location: LABCELL_X27_Y22_N2
\datapath|alu|ShiftRight1~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~53_combout\ = ( \datapath|alumux1|f[31]~8_combout\ & ( \datapath|alu|ShiftRight1~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftRight1~9_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	combout => \datapath|alu|ShiftRight1~53_combout\);

-- Location: LABCELL_X27_Y22_N36
\datapath|alu|Selector16~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector16~2_combout\ = ( \control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~53_combout\ & ( (!\datapath|ir|data\(12) & ((!\datapath|alumux2|f[15]~19_combout\ & ((\datapath|alumux1|f[15]~20_combout\))) # 
-- (\datapath|alumux2|f[15]~19_combout\ & ((!\datapath|alumux1|f[15]~20_combout\) # (\datapath|ir|data\(13)))))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # ((\datapath|alumux2|f[15]~19_combout\ & \datapath|alumux1|f[15]~20_combout\)))) ) ) ) # 
-- ( !\control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~53_combout\ & ( !\datapath|alumux2|f[15]~19_combout\ $ (!\datapath|alumux1|f[15]~20_combout\) ) ) ) # ( \control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~53_combout\ & ( 
-- (!\datapath|alumux2|f[15]~19_combout\ & (!\datapath|ir|data\(12) & ((\datapath|alumux1|f[15]~20_combout\)))) # (\datapath|alumux2|f[15]~19_combout\ & ((!\datapath|alumux1|f[15]~20_combout\ & (!\datapath|ir|data\(12))) # 
-- (\datapath|alumux1|f[15]~20_combout\ & ((\datapath|ir|data\(13)))))) ) ) ) # ( !\control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~53_combout\ & ( !\datapath|alumux2|f[15]~19_combout\ $ (!\datapath|alumux1|f[15]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010001001000110101010101101010100111010010111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[15]~19_combout\,
	datab => \datapath|ir|ALT_INV_data\(12),
	datac => \datapath|ir|ALT_INV_data\(13),
	datad => \datapath|alumux1|ALT_INV_f[15]~20_combout\,
	datae => \control|ALT_INV_WideOr1~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~53_combout\,
	combout => \datapath|alu|Selector16~2_combout\);

-- Location: FF_X27_Y30_N5
\datapath|regfile|data~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~751_q\);

-- Location: FF_X27_Y30_N37
\datapath|regfile|data~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~719_q\);

-- Location: LABCELL_X27_Y29_N12
\datapath|regfile|data~623feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~623feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~623feeder_combout\);

-- Location: FF_X27_Y29_N13
\datapath|regfile|data~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~623feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~623_q\);

-- Location: FF_X27_Y30_N9
\datapath|regfile|data~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~559_q\);

-- Location: LABCELL_X27_Y29_N24
\datapath|regfile|data~591feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~591feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~591feeder_combout\);

-- Location: FF_X27_Y29_N25
\datapath|regfile|data~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~591feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~591_q\);

-- Location: FF_X27_Y29_N11
\datapath|regfile|data~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~527_q\);

-- Location: LABCELL_X27_Y29_N8
\datapath|regfile|data~1577\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1577_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~527_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~559_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~591_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~623_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~623_q\,
	datab => \datapath|regfile|ALT_INV_data~559_q\,
	datac => \datapath|regfile|ALT_INV_data~591_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~527_q\,
	combout => \datapath|regfile|data~1577_combout\);

-- Location: LABCELL_X27_Y21_N20
\datapath|regfile|data~687feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~687feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~687feeder_combout\);

-- Location: FF_X27_Y21_N21
\datapath|regfile|data~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~687feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~687_q\);

-- Location: MLABCELL_X26_Y21_N2
\datapath|regfile|data~655feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~655feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~655feeder_combout\);

-- Location: FF_X26_Y21_N3
\datapath|regfile|data~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~655feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~655_q\);

-- Location: LABCELL_X27_Y30_N38
\datapath|regfile|data~1581\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1581_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1577_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1577_combout\ & (\datapath|regfile|data~655_q\)) # 
-- (\datapath|regfile|data~1577_combout\ & ((\datapath|regfile|data~687_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1577_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1577_combout\ & 
-- (((\datapath|regfile|data~719_q\)))) # (\datapath|regfile|data~1577_combout\ & (\datapath|regfile|data~751_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~751_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~719_q\,
	datad => \datapath|regfile|ALT_INV_data~1577_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~687_q\,
	datag => \datapath|regfile|ALT_INV_data~655_q\,
	combout => \datapath|regfile|data~1581_combout\);

-- Location: LABCELL_X30_Y23_N2
\datapath|regfile|data~495feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~495feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~495feeder_combout\);

-- Location: FF_X30_Y23_N3
\datapath|regfile|data~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~495feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~495_q\);

-- Location: FF_X30_Y24_N9
\datapath|regfile|data~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~463_q\);

-- Location: LABCELL_X27_Y21_N4
\datapath|regfile|data~431feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~431feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~431feeder_combout\);

-- Location: FF_X27_Y21_N5
\datapath|regfile|data~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~431feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~431_q\);

-- Location: LABCELL_X33_Y30_N24
\datapath|regfile|data~367feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~367feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~367feeder_combout\);

-- Location: FF_X33_Y30_N25
\datapath|regfile|data~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~367feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~367_q\);

-- Location: FF_X32_Y27_N5
\datapath|regfile|data~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~335_q\);

-- Location: LABCELL_X27_Y21_N34
\datapath|regfile|data~303feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~303feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~303feeder_combout\);

-- Location: FF_X27_Y21_N35
\datapath|regfile|data~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~303feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~303_q\);

-- Location: FF_X32_Y27_N27
\datapath|regfile|data~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~271_q\);

-- Location: MLABCELL_X32_Y27_N24
\datapath|regfile|data~1569\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1569_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~271_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~303_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~335_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~367_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~367_q\,
	datac => \datapath|regfile|ALT_INV_data~335_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~303_q\,
	datag => \datapath|regfile|ALT_INV_data~271_q\,
	combout => \datapath|regfile|data~1569_combout\);

-- Location: FF_X33_Y29_N23
\datapath|regfile|data~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~399_q\);

-- Location: LABCELL_X30_Y24_N10
\datapath|regfile|data~1573\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1573_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1569_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1569_combout\ & (\datapath|regfile|data~399_q\)) # 
-- (\datapath|regfile|data~1569_combout\ & ((\datapath|regfile|data~431_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1569_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1569_combout\ 
-- & ((\datapath|regfile|data~463_q\))) # (\datapath|regfile|data~1569_combout\ & (\datapath|regfile|data~495_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~495_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~463_q\,
	datad => \datapath|regfile|ALT_INV_data~431_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1569_combout\,
	datag => \datapath|regfile|ALT_INV_data~399_q\,
	combout => \datapath|regfile|data~1573_combout\);

-- Location: FF_X27_Y22_N39
\datapath|regfile|data~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~943_q\);

-- Location: FF_X27_Y22_N33
\datapath|regfile|data~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~975_q\);

-- Location: MLABCELL_X29_Y26_N34
\datapath|regfile|data~1007feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1007feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~1007feeder_combout\);

-- Location: FF_X29_Y26_N35
\datapath|regfile|data~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1007feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1007_q\);

-- Location: FF_X30_Y27_N5
\datapath|regfile|data~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~815_q\);

-- Location: LABCELL_X25_Y30_N12
\datapath|regfile|data~847feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~847feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~847feeder_combout\);

-- Location: FF_X25_Y30_N13
\datapath|regfile|data~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~847feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~847_q\);

-- Location: FF_X29_Y26_N37
\datapath|regfile|data~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~879_q\);

-- Location: FF_X25_Y30_N3
\datapath|regfile|data~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~783_q\);

-- Location: LABCELL_X25_Y30_N0
\datapath|regfile|data~1585\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1585_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~783_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~815_q\))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~847_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)) # 
-- (\datapath|regfile|data~879_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~815_q\,
	datac => \datapath|regfile|ALT_INV_data~847_q\,
	datad => \datapath|regfile|ALT_INV_data~879_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~783_q\,
	combout => \datapath|regfile|data~1585_combout\);

-- Location: MLABCELL_X29_Y26_N8
\datapath|regfile|data~911feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~911feeder_combout\ = ( \datapath|regfilemux|f[15]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~19_combout\,
	combout => \datapath|regfile|data~911feeder_combout\);

-- Location: FF_X29_Y26_N9
\datapath|regfile|data~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~911feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~911_q\);

-- Location: MLABCELL_X29_Y26_N0
\datapath|regfile|data~1589\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1589_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1585_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1585_combout\ & ((\datapath|regfile|data~911_q\))) # 
-- (\datapath|regfile|data~1585_combout\ & (\datapath|regfile|data~943_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1585_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1585_combout\ & 
-- (\datapath|regfile|data~975_q\)) # (\datapath|regfile|data~1585_combout\ & ((\datapath|regfile|data~1007_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~943_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~975_q\,
	datad => \datapath|regfile|ALT_INV_data~1007_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1585_combout\,
	datag => \datapath|regfile|ALT_INV_data~911_q\,
	combout => \datapath|regfile|data~1589_combout\);

-- Location: LABCELL_X27_Y24_N18
\datapath|regfile|data~1593DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1593DUPLICATE_combout\ = ( \datapath|regfile|data~1573_combout\ & ( \datapath|regfile|data~1589_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1565_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1581_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1573_combout\ & ( \datapath|regfile|data~1589_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1565_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1581_combout\)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19))) ) ) ) # ( \datapath|regfile|data~1573_combout\ & ( !\datapath|regfile|data~1589_combout\ 
-- & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1565_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1581_combout\)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19))) ) ) ) # ( 
-- !\datapath|regfile|data~1573_combout\ & ( !\datapath|regfile|data~1589_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1565_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1581_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1581_combout\,
	datad => \datapath|regfile|ALT_INV_data~1565_combout\,
	datae => \datapath|regfile|ALT_INV_data~1573_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1589_combout\,
	combout => \datapath|regfile|data~1593DUPLICATE_combout\);

-- Location: LABCELL_X22_Y22_N34
\datapath|alumux1|f[14]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[14]~19_combout\ = ( \datapath|regfile|data~1563_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1563_combout\,
	combout => \datapath|alumux1|f[14]~19_combout\);

-- Location: MLABCELL_X26_Y23_N2
\datapath|alumux2|f[14]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[14]~18_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(14) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(31),
	datad => \datapath|ir|ALT_INV_data\(14),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[14]~18_combout\);

-- Location: LABCELL_X22_Y22_N6
\datapath|alu|Selector17~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~3_combout\ = ( \control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~52_combout\ & ( (!\datapath|ir|data\(12) & ((!\datapath|alumux1|f[14]~19_combout\ & ((\datapath|alumux2|f[14]~18_combout\))) # 
-- (\datapath|alumux1|f[14]~19_combout\ & ((!\datapath|alumux2|f[14]~18_combout\) # (\datapath|ir|data\(13)))))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # ((\datapath|alumux1|f[14]~19_combout\ & \datapath|alumux2|f[14]~18_combout\)))) ) ) ) # 
-- ( !\control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~52_combout\ & ( !\datapath|alumux1|f[14]~19_combout\ $ (!\datapath|alumux2|f[14]~18_combout\) ) ) ) # ( \control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~52_combout\ & ( 
-- (!\datapath|alumux1|f[14]~19_combout\ & (((!\datapath|ir|data\(12) & \datapath|alumux2|f[14]~18_combout\)))) # (\datapath|alumux1|f[14]~19_combout\ & ((!\datapath|alumux2|f[14]~18_combout\ & ((!\datapath|ir|data\(12)))) # 
-- (\datapath|alumux2|f[14]~18_combout\ & (\datapath|ir|data\(13))))) ) ) ) # ( !\control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~52_combout\ & ( !\datapath|alumux1|f[14]~19_combout\ $ (!\datapath|alumux2|f[14]~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011001100010100001111111100000010111011100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(13),
	datab => \datapath|ir|ALT_INV_data\(12),
	datac => \datapath|alumux1|ALT_INV_f[14]~19_combout\,
	datad => \datapath|alumux2|ALT_INV_f[14]~18_combout\,
	datae => \control|ALT_INV_WideOr1~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~52_combout\,
	combout => \datapath|alu|Selector17~3_combout\);

-- Location: LABCELL_X22_Y27_N10
\datapath|alu|ShiftRight1~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~26_combout\ = ( \datapath|regfile|data~1383_combout\ & ( \datapath|regfile|data~1413_combout\ & ( ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1443_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1473_combout\)))) # (\datapath|alumux2|f[1]~4_combout\) ) ) ) # ( !\datapath|regfile|data~1383_combout\ & ( \datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1443_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1473_combout\))))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\)) ) ) ) # ( \datapath|regfile|data~1383_combout\ & ( 
-- !\datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1443_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1473_combout\))))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\)) ) ) ) # ( !\datapath|regfile|data~1383_combout\ & ( !\datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1443_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1473_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1443_combout\,
	datad => \datapath|regfile|ALT_INV_data~1473_combout\,
	datae => \datapath|regfile|ALT_INV_data~1383_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1413_combout\,
	combout => \datapath|alu|ShiftRight1~26_combout\);

-- Location: LABCELL_X30_Y22_N2
\datapath|alu|ShiftRight1~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~23_combout\ = ( \datapath|regfile|data~1563_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1593_combout\)))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1503_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( !\datapath|regfile|data~1563_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1593_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1503_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( \datapath|regfile|data~1563_combout\ & ( 
-- !\datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1593_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1503_combout\))) ) ) ) # ( !\datapath|regfile|data~1563_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1593_combout\)))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1503_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1503_combout\,
	datad => \datapath|regfile|ALT_INV_data~1593_combout\,
	datae => \datapath|regfile|ALT_INV_data~1563_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1533_combout\,
	combout => \datapath|alu|ShiftRight1~23_combout\);

-- Location: MLABCELL_X24_Y25_N12
\datapath|alu|Selector17~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~1_combout\ = ( \datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~23_combout\ & ( \datapath|alu|ShiftRight1~26_combout\ ) ) ) # ( !\datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~23_combout\ ) ) # ( 
-- \datapath|alumux2|f[2]~6_combout\ & ( !\datapath|alu|ShiftRight1~23_combout\ & ( \datapath|alu|ShiftRight1~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|ALT_INV_ShiftRight1~26_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|alu|Selector17~1_combout\);

-- Location: MLABCELL_X24_Y25_N20
\datapath|alu|Selector17~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~2_combout\ = ( \datapath|alu|Selector17~1_combout\ & ( \datapath|alu|Selector17~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|Selector28~3_combout\) ) ) ) # ( !\datapath|alu|Selector17~1_combout\ & ( 
-- \datapath|alu|Selector17~0_combout\ & ( (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|Selector28~3_combout\)) ) ) ) # ( \datapath|alu|Selector17~1_combout\ & ( !\datapath|alu|Selector17~0_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|Selector28~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000001010000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datae => \datapath|alu|ALT_INV_Selector17~1_combout\,
	dataf => \datapath|alu|ALT_INV_Selector17~0_combout\,
	combout => \datapath|alu|Selector17~2_combout\);

-- Location: MLABCELL_X26_Y30_N20
\datapath|alu|Selector17~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~5_combout\ = ( \datapath|alu|Selector28~2_combout\ & ( \datapath|alu|ShiftRight1~9_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1083_combout\) ) ) ) # ( \datapath|alu|Selector28~2_combout\ & ( 
-- !\datapath|alu|ShiftRight1~9_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1113_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1083_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~9_combout\,
	combout => \datapath|alu|Selector17~5_combout\);

-- Location: LABCELL_X30_Y25_N26
\datapath|alu|ShiftLeft0~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~24_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\))) # (\datapath|alumux2|f[1]~0_combout\ & (!\datapath|regfile|WideOr1~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010111100001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	combout => \datapath|alu|ShiftLeft0~24_combout\);

-- Location: MLABCELL_X21_Y24_N36
\datapath|alu|ShiftRight0~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~32_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~2_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~0_combout\)))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~1_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|regfile|data~1113_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000101000101010001010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~1_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~2_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	combout => \datapath|alu|ShiftRight0~32_combout\);

-- Location: MLABCELL_X21_Y29_N32
\datapath|regfile|data~228feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~228feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~228feeder_combout\);

-- Location: FF_X21_Y29_N33
\datapath|regfile|data~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~228feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~228_q\);

-- Location: FF_X24_Y28_N25
\datapath|regfile|data~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~196_q\);

-- Location: FF_X26_Y24_N15
\datapath|regfile|data~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~164_q\);

-- Location: FF_X24_Y28_N21
\datapath|regfile|data~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~100_q\);

-- Location: FF_X25_Y28_N11
\datapath|regfile|data~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~36_q\);

-- Location: MLABCELL_X21_Y29_N12
\datapath|regfile|data~68feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~68feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~68feeder_combout\);

-- Location: FF_X21_Y29_N13
\datapath|regfile|data~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~68feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~68_q\);

-- Location: MLABCELL_X24_Y28_N28
\datapath|regfile|data~1834\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1834_combout\ = ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) # ( !\datapath|ir|data\(17) & ( \datapath|ir|data\(15) & ( (!\datapath|ir|data\(16) & ((\datapath|regfile|data~36_q\))) # (\datapath|ir|data\(16) & 
-- (\datapath|regfile|data~100_q\)) ) ) ) # ( !\datapath|ir|data\(17) & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~68_q\ & \datapath|ir|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000000110011010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~100_q\,
	datab => \datapath|regfile|ALT_INV_data~36_q\,
	datac => \datapath|regfile|ALT_INV_data~68_q\,
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|ir|ALT_INV_data\(17),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1834_combout\);

-- Location: LABCELL_X19_Y28_N26
\datapath|regfile|data~132feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~132feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~132feeder_combout\);

-- Location: FF_X19_Y28_N27
\datapath|regfile|data~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~132feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~132_q\);

-- Location: MLABCELL_X24_Y28_N26
\datapath|regfile|data~1835\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1835_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1834_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1834_combout\ & (\datapath|regfile|data~132_q\)) # 
-- (\datapath|regfile|data~1834_combout\ & ((\datapath|regfile|data~164_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1834_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1834_combout\ 
-- & ((\datapath|regfile|data~196_q\))) # (\datapath|regfile|data~1834_combout\ & (\datapath|regfile|data~228_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~228_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~196_q\,
	datad => \datapath|regfile|ALT_INV_data~164_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1834_combout\,
	datag => \datapath|regfile|ALT_INV_data~132_q\,
	combout => \datapath|regfile|data~1835_combout\);

-- Location: MLABCELL_X21_Y28_N34
\datapath|regfile|data~484feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~484feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~484feeder_combout\);

-- Location: FF_X21_Y28_N35
\datapath|regfile|data~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~484feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~484_q\);

-- Location: FF_X32_Y28_N23
\datapath|regfile|data~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~452_q\);

-- Location: FF_X33_Y25_N5
\datapath|regfile|data~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~420_q\);

-- Location: FF_X30_Y28_N7
\datapath|regfile|data~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~356_q\);

-- Location: FF_X30_Y28_N25
\datapath|regfile|data~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~324_q\);

-- Location: MLABCELL_X35_Y24_N10
\datapath|regfile|data~292feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~292feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~292feeder_combout\);

-- Location: FF_X35_Y24_N11
\datapath|regfile|data~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~292feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~292_q\);

-- Location: FF_X30_Y28_N27
\datapath|regfile|data~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~260_q\);

-- Location: LABCELL_X30_Y28_N26
\datapath|regfile|data~1839\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1839_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~260_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~292_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~324_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~356_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~356_q\,
	datac => \datapath|regfile|ALT_INV_data~324_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~292_q\,
	datag => \datapath|regfile|ALT_INV_data~260_q\,
	combout => \datapath|regfile|data~1839_combout\);

-- Location: MLABCELL_X35_Y24_N28
\datapath|regfile|data~388feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~388feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~388feeder_combout\);

-- Location: FF_X35_Y24_N29
\datapath|regfile|data~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~388feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~388_q\);

-- Location: MLABCELL_X32_Y28_N26
\datapath|regfile|data~1843\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1843_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1839_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1839_combout\ & (\datapath|regfile|data~388_q\)) # 
-- (\datapath|regfile|data~1839_combout\ & ((\datapath|regfile|data~420_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1839_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1839_combout\ 
-- & ((\datapath|regfile|data~452_q\))) # (\datapath|regfile|data~1839_combout\ & (\datapath|regfile|data~484_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~484_q\,
	datac => \datapath|regfile|ALT_INV_data~452_q\,
	datad => \datapath|regfile|ALT_INV_data~420_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1839_combout\,
	datag => \datapath|regfile|ALT_INV_data~388_q\,
	combout => \datapath|regfile|data~1843_combout\);

-- Location: FF_X32_Y24_N1
\datapath|regfile|data~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~996_q\);

-- Location: FF_X32_Y24_N31
\datapath|regfile|data~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~932_q\);

-- Location: FF_X26_Y24_N19
\datapath|regfile|data~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~964_q\);

-- Location: FF_X24_Y24_N13
\datapath|regfile|data~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~868_q\);

-- Location: MLABCELL_X18_Y24_N38
\datapath|regfile|data~804feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~804feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~804feeder_combout\);

-- Location: FF_X18_Y24_N39
\datapath|regfile|data~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~804feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~804_q\);

-- Location: FF_X24_Y24_N1
\datapath|regfile|data~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~836_q\);

-- Location: FF_X24_Y24_N19
\datapath|regfile|data~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~772_q\);

-- Location: MLABCELL_X24_Y24_N16
\datapath|regfile|data~1855\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1855_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~772_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~804_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~836_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~868_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~868_q\,
	datab => \datapath|regfile|ALT_INV_data~804_q\,
	datac => \datapath|regfile|ALT_INV_data~836_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~772_q\,
	combout => \datapath|regfile|data~1855_combout\);

-- Location: FF_X32_Y24_N11
\datapath|regfile|data~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~900_q\);

-- Location: MLABCELL_X32_Y24_N8
\datapath|regfile|data~1859\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1859_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1855_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1855_combout\ & ((\datapath|regfile|data~900_q\))) # 
-- (\datapath|regfile|data~1855_combout\ & (\datapath|regfile|data~932_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1855_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1855_combout\ & 
-- ((\datapath|regfile|data~964_q\))) # (\datapath|regfile|data~1855_combout\ & (\datapath|regfile|data~996_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~996_q\,
	datab => \datapath|regfile|ALT_INV_data~932_q\,
	datac => \datapath|regfile|ALT_INV_data~964_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1855_combout\,
	datag => \datapath|regfile|ALT_INV_data~900_q\,
	combout => \datapath|regfile|data~1859_combout\);

-- Location: MLABCELL_X32_Y28_N4
\datapath|regfile|data~1863\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1863_combout\ = ( \datapath|regfile|data~1843_combout\ & ( \datapath|regfile|data~1859_combout\ & ( ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1835_combout\)) # (\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1851_combout\)))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1843_combout\ & ( \datapath|regfile|data~1859_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1835_combout\))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1851_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( \datapath|regfile|data~1843_combout\ & ( !\datapath|regfile|data~1859_combout\ & ( 
-- (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1835_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1851_combout\)))) ) ) ) # ( !\datapath|regfile|data~1843_combout\ & ( 
-- !\datapath|regfile|data~1859_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1835_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1851_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1835_combout\,
	datad => \datapath|regfile|ALT_INV_data~1851_combout\,
	datae => \datapath|regfile|ALT_INV_data~1843_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1859_combout\,
	combout => \datapath|regfile|data~1863_combout\);

-- Location: LABCELL_X27_Y29_N18
\datapath|alu|ShiftLeft0~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~15_combout\ = ( \datapath|regfile|data~1863_combout\ & ( \datapath|regfile|data~1983_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1923_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1953_combout\))) ) ) ) # ( !\datapath|regfile|data~1863_combout\ & ( \datapath|regfile|data~1983_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1923_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1953_combout\)))) ) ) ) # ( \datapath|regfile|data~1863_combout\ & ( !\datapath|regfile|data~1983_combout\ & 
-- ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1923_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1953_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1863_combout\ & ( !\datapath|regfile|data~1983_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1923_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1953_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1953_combout\,
	datad => \datapath|regfile|ALT_INV_data~1923_combout\,
	datae => \datapath|regfile|ALT_INV_data~1863_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1983_combout\,
	combout => \datapath|alu|ShiftLeft0~15_combout\);

-- Location: LABCELL_X19_Y24_N24
\datapath|alu|ShiftLeft0~115\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~115_combout\ = ( !\datapath|alumux2|f[2]~5_combout\ & ( (!\control|state.s_auipc~q\ & (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alu|ShiftLeft0~15_combout\ & (!\datapath|alumux1|f[0]~0_combout\)))) ) ) # ( 
-- \datapath|alumux2|f[2]~5_combout\ & ( (!\control|state.s_auipc~q\ & (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|regfile|data~1053DUPLICATE_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~15_combout\,
	combout => \datapath|alu|ShiftLeft0~115_combout\);

-- Location: MLABCELL_X26_Y23_N14
\datapath|alu|Add1~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~13_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1923_combout\))) ) + ( (!\datapath|alumux2|f[2]~5_combout\) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~10\ ))
-- \datapath|alu|Add1~14\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1923_combout\))) ) + ( (!\datapath|alumux2|f[2]~5_combout\) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1923_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	cin => \datapath|alu|Add1~10\,
	sumout => \datapath|alu|Add1~13_sumout\,
	cout => \datapath|alu|Add1~14\);

-- Location: MLABCELL_X26_Y23_N16
\datapath|alu|Add1~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~17_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1983_combout\))) ) + ( (!\datapath|alumux2|f[3]~3_combout\) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~14\ ))
-- \datapath|alu|Add1~18\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1983_combout\))) ) + ( (!\datapath|alumux2|f[3]~3_combout\) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1983_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	cin => \datapath|alu|Add1~14\,
	sumout => \datapath|alu|Add1~17_sumout\,
	cout => \datapath|alu|Add1~18\);

-- Location: MLABCELL_X26_Y23_N18
\datapath|alu|Add1~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~21_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1863DUPLICATE_combout\))) ) + ( (!\datapath|alumux2|f[4]~7_combout\) # (\control|state.s_auipc~q\) 
-- ) + ( \datapath|alu|Add1~18\ ))
-- \datapath|alu|Add1~22\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1863DUPLICATE_combout\))) ) + ( (!\datapath|alumux2|f[4]~7_combout\) # (\control|state.s_auipc~q\) ) + 
-- ( \datapath|alu|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[4]~7_combout\,
	cin => \datapath|alu|Add1~18\,
	sumout => \datapath|alu|Add1~21_sumout\,
	cout => \datapath|alu|Add1~22\);

-- Location: MLABCELL_X21_Y24_N0
\datapath|alu|Selector27~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector27~1_combout\ = ( \datapath|alu|ShiftLeft0~115_combout\ & ( \datapath|alu|Add1~21_sumout\ & ( (!\datapath|alu|Selector28~2_combout\) # ((!\datapath|alu|Selector28~1_combout\ & \datapath|alu|ShiftRight0~32_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~115_combout\ & ( \datapath|alu|Add1~21_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & \datapath|alu|ShiftRight0~32_combout\)) # (\datapath|alu|Selector28~1_combout\ & 
-- (!\datapath|alu|Selector28~2_combout\)) ) ) ) # ( \datapath|alu|ShiftLeft0~115_combout\ & ( !\datapath|alu|Add1~21_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alu|ShiftRight0~32_combout\))) ) ) 
-- ) # ( !\datapath|alu|ShiftLeft0~115_combout\ & ( !\datapath|alu|Add1~21_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & \datapath|alu|ShiftRight0~32_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101000001010101001010000010110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~32_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~115_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~21_sumout\,
	combout => \datapath|alu|Selector27~1_combout\);

-- Location: LABCELL_X27_Y25_N26
\datapath|alu|Add0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~13_sumout\ = SUM(( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[3]~3_combout\) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1983_combout\))) ) + ( 
-- \datapath|alu|Add0~10\ ))
-- \datapath|alu|Add0~14\ = CARRY(( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[3]~3_combout\) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1983_combout\))) ) + ( 
-- \datapath|alu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1983_combout\,
	cin => \datapath|alu|Add0~10\,
	sumout => \datapath|alu|Add0~13_sumout\,
	cout => \datapath|alu|Add0~14\);

-- Location: LABCELL_X27_Y25_N28
\datapath|alu|Add0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~17_sumout\ = SUM(( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[4]~7_combout\) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1863DUPLICATE_combout\))) ) 
-- + ( \datapath|alu|Add0~14\ ))
-- \datapath|alu|Add0~18\ = CARRY(( (!\control|state.s_auipc~q\ & \datapath|alumux2|f[4]~7_combout\) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1863DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux2|ALT_INV_f[4]~7_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\,
	cin => \datapath|alu|Add0~14\,
	sumout => \datapath|alu|Add0~17_sumout\,
	cout => \datapath|alu|Add0~18\);

-- Location: MLABCELL_X32_Y28_N36
\datapath|alumux1|f[4]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[4]~9_combout\ = ( \datapath|regfile|data~1863_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|regfile|ALT_INV_data~1863_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[4]~9_combout\);

-- Location: MLABCELL_X21_Y24_N30
\datapath|alu|Selector27~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector27~0_combout\ = ( \datapath|alumux1|f[4]~9_combout\ & ( \datapath|alu|ShiftRight1~40_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & ((!\datapath|ir|data\(12)) # ((!\control|WideOr1~0_combout\) # (!\datapath|ir|data\(13))))) # 
-- (\datapath|alumux2|f[4]~8_combout\ & (\control|WideOr1~0_combout\ & ((\datapath|ir|data\(13)) # (\datapath|ir|data\(12))))) ) ) ) # ( !\datapath|alumux1|f[4]~9_combout\ & ( \datapath|alu|ShiftRight1~40_combout\ & ( (!\datapath|ir|data\(12) & 
-- (\datapath|alumux2|f[4]~8_combout\)) # (\datapath|ir|data\(12) & ((!\control|WideOr1~0_combout\ & (\datapath|alumux2|f[4]~8_combout\)) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(13)))))) ) ) ) # ( \datapath|alumux1|f[4]~9_combout\ & ( 
-- !\datapath|alu|ShiftRight1~40_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & ((!\datapath|ir|data\(12)) # ((!\control|WideOr1~0_combout\)))) # (\datapath|alumux2|f[4]~8_combout\ & (((\control|WideOr1~0_combout\ & \datapath|ir|data\(13))))) ) ) ) # ( 
-- !\datapath|alumux1|f[4]~9_combout\ & ( !\datapath|alu|ShiftRight1~40_combout\ & ( (\datapath|alumux2|f[4]~8_combout\ & ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010110010001100101100110111001100101100110111001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datab => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datac => \control|ALT_INV_WideOr1~0_combout\,
	datad => \datapath|ir|ALT_INV_data\(13),
	datae => \datapath|alumux1|ALT_INV_f[4]~9_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~40_combout\,
	combout => \datapath|alu|Selector27~0_combout\);

-- Location: FF_X32_Y24_N29
\datapath|regfile|data~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~938_q\);

-- Location: FF_X29_Y21_N3
\datapath|regfile|data~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~970_q\);

-- Location: FF_X32_Y24_N3
\datapath|regfile|data~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1002_q\);

-- Location: FF_X33_Y26_N35
\datapath|regfile|data~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~810_q\);

-- Location: FF_X33_Y26_N33
\datapath|regfile|data~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~842_q\);

-- Location: MLABCELL_X24_Y21_N14
\datapath|regfile|data~874feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~874feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~874feeder_combout\);

-- Location: FF_X24_Y21_N15
\datapath|regfile|data~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~874feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~874_q\);

-- Location: LABCELL_X33_Y26_N36
\datapath|regfile|data~778feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~778feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~778feeder_combout\);

-- Location: FF_X33_Y26_N37
\datapath|regfile|data~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~778feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~778_q\);

-- Location: LABCELL_X33_Y26_N34
\datapath|regfile|data~1675\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1675_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~778_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~810_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & (((!\datapath|ir|data\(15) & (\datapath|regfile|data~842_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~874_q\)))))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~810_q\,
	datac => \datapath|regfile|ALT_INV_data~842_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~874_q\,
	datag => \datapath|regfile|ALT_INV_data~778_q\,
	combout => \datapath|regfile|data~1675_combout\);

-- Location: FF_X32_Y24_N35
\datapath|regfile|data~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~906_q\);

-- Location: MLABCELL_X32_Y24_N32
\datapath|regfile|data~1679\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1679_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1675_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1675_combout\ & ((\datapath|regfile|data~906_q\))) # 
-- (\datapath|regfile|data~1675_combout\ & (\datapath|regfile|data~938_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1675_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1675_combout\ & 
-- (\datapath|regfile|data~970_q\)) # (\datapath|regfile|data~1675_combout\ & ((\datapath|regfile|data~1002_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~938_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~970_q\,
	datad => \datapath|regfile|ALT_INV_data~1002_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1675_combout\,
	datag => \datapath|regfile|ALT_INV_data~906_q\,
	combout => \datapath|regfile|data~1679_combout\);

-- Location: MLABCELL_X24_Y29_N32
\datapath|regfile|data~682feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~682feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~682feeder_combout\);

-- Location: FF_X24_Y29_N33
\datapath|regfile|data~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~682feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~682_q\);

-- Location: FF_X24_Y29_N5
\datapath|regfile|data~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~714_q\);

-- Location: FF_X26_Y21_N39
\datapath|regfile|data~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~746_q\);

-- Location: FF_X27_Y29_N33
\datapath|regfile|data~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~618_q\);

-- Location: FF_X27_Y29_N1
\datapath|regfile|data~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~586_q\);

-- Location: FF_X30_Y21_N7
\datapath|regfile|data~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~554_q\);

-- Location: LABCELL_X27_Y29_N14
\datapath|regfile|data~522feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~522feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~522feeder_combout\);

-- Location: FF_X27_Y29_N15
\datapath|regfile|data~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~522feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~522_q\);

-- Location: LABCELL_X27_Y29_N2
\datapath|regfile|data~1667\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1667_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & (((!\datapath|ir|data\(15) & (\datapath|regfile|data~522_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~554_q\)))))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~586_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~618_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~618_q\,
	datac => \datapath|regfile|ALT_INV_data~586_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~554_q\,
	datag => \datapath|regfile|ALT_INV_data~522_q\,
	combout => \datapath|regfile|data~1667_combout\);

-- Location: MLABCELL_X24_Y29_N30
\datapath|regfile|data~650feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~650feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~650feeder_combout\);

-- Location: FF_X24_Y29_N31
\datapath|regfile|data~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~650feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~650_q\);

-- Location: MLABCELL_X24_Y29_N6
\datapath|regfile|data~1671\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1671_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1667_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1667_combout\ & ((\datapath|regfile|data~650_q\))) # 
-- (\datapath|regfile|data~1667_combout\ & (\datapath|regfile|data~682_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1667_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1667_combout\ & 
-- (\datapath|regfile|data~714_q\)) # (\datapath|regfile|data~1667_combout\ & ((\datapath|regfile|data~746_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~682_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~714_q\,
	datad => \datapath|regfile|ALT_INV_data~746_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1667_combout\,
	datag => \datapath|regfile|ALT_INV_data~650_q\,
	combout => \datapath|regfile|data~1671_combout\);

-- Location: FF_X30_Y23_N13
\datapath|regfile|data~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~490_q\);

-- Location: MLABCELL_X32_Y23_N6
\datapath|regfile|data~426feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~426feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~426feeder_combout\);

-- Location: FF_X32_Y23_N7
\datapath|regfile|data~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~426feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~426_q\);

-- Location: FF_X32_Y23_N21
\datapath|regfile|data~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~458_q\);

-- Location: LABCELL_X33_Y24_N38
\datapath|regfile|data~362feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~362feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~362feeder_combout\);

-- Location: FF_X33_Y24_N39
\datapath|regfile|data~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~362feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~362_q\);

-- Location: LABCELL_X33_Y23_N4
\datapath|regfile|data~298feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~298feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~298feeder_combout\);

-- Location: FF_X33_Y23_N5
\datapath|regfile|data~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~298feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~298_q\);

-- Location: FF_X33_Y24_N29
\datapath|regfile|data~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~330_q\);

-- Location: LABCELL_X33_Y24_N10
\datapath|regfile|data~266feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~266feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~266feeder_combout\);

-- Location: FF_X33_Y24_N11
\datapath|regfile|data~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~266feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~266_q\);

-- Location: LABCELL_X33_Y24_N30
\datapath|regfile|data~1659\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1659_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~266_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~298_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~330_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~362_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~362_q\,
	datab => \datapath|regfile|ALT_INV_data~298_q\,
	datac => \datapath|regfile|ALT_INV_data~330_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~266_q\,
	combout => \datapath|regfile|data~1659_combout\);

-- Location: LABCELL_X33_Y23_N8
\datapath|regfile|data~394feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~394feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~394feeder_combout\);

-- Location: FF_X33_Y23_N9
\datapath|regfile|data~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~394feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~394_q\);

-- Location: MLABCELL_X32_Y23_N22
\datapath|regfile|data~1663\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1663_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1659_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1659_combout\ & ((\datapath|regfile|data~394_q\))) # 
-- (\datapath|regfile|data~1659_combout\ & (\datapath|regfile|data~426_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1659_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1659_combout\ & 
-- ((\datapath|regfile|data~458_q\))) # (\datapath|regfile|data~1659_combout\ & (\datapath|regfile|data~490_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~490_q\,
	datab => \datapath|regfile|ALT_INV_data~426_q\,
	datac => \datapath|regfile|ALT_INV_data~458_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1659_combout\,
	datag => \datapath|regfile|ALT_INV_data~394_q\,
	combout => \datapath|regfile|data~1663_combout\);

-- Location: LABCELL_X27_Y24_N2
\datapath|regfile|data~1683DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1683DUPLICATE_combout\ = ( \datapath|regfile|data~1671_combout\ & ( \datapath|regfile|data~1663_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1655_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) 
-- & ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1679_combout\)))) ) ) ) # ( !\datapath|regfile|data~1671_combout\ & ( \datapath|regfile|data~1663_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1655_combout\)))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1679_combout\)))) ) ) ) # ( \datapath|regfile|data~1671_combout\ & ( !\datapath|regfile|data~1663_combout\ & ( 
-- (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1655_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & (\datapath|regfile|data~1679_combout\))) ) ) ) # ( !\datapath|regfile|data~1671_combout\ & ( 
-- !\datapath|regfile|data~1663_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & ((\datapath|regfile|data~1655_combout\)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & (\datapath|regfile|data~1679_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1679_combout\,
	datad => \datapath|regfile|ALT_INV_data~1655_combout\,
	datae => \datapath|regfile|ALT_INV_data~1671_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1663_combout\,
	combout => \datapath|regfile|data~1683DUPLICATE_combout\);

-- Location: LABCELL_X19_Y24_N10
\datapath|regfile|data~233feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~233feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~233feeder_combout\);

-- Location: FF_X19_Y24_N11
\datapath|regfile|data~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~233feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~233_q\);

-- Location: FF_X26_Y24_N11
\datapath|regfile|data~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~169_q\);

-- Location: FF_X24_Y28_N37
\datapath|regfile|data~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~201_q\);

-- Location: FF_X21_Y29_N9
\datapath|regfile|data~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~73_q\);

-- Location: FF_X24_Y28_N17
\datapath|regfile|data~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~105_q\);

-- Location: MLABCELL_X21_Y21_N30
\datapath|regfile|data~41feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~41feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~41feeder_combout\);

-- Location: FF_X21_Y21_N31
\datapath|regfile|data~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~41feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~41_q\);

-- Location: MLABCELL_X24_Y28_N16
\datapath|regfile|data~1744\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1744_combout\ = ( \datapath|regfile|data~105_q\ & ( \datapath|regfile|data~41_q\ & ( ((\datapath|regfile|data~73_q\ & (\datapath|ir|data\(16) & !\datapath|ir|data\(17)))) # (\datapath|ir|data\(15)) ) ) ) # ( 
-- !\datapath|regfile|data~105_q\ & ( \datapath|regfile|data~41_q\ & ( (!\datapath|ir|data\(16) & (((\datapath|ir|data\(15))))) # (\datapath|ir|data\(16) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~73_q\ & !\datapath|ir|data\(17))) # 
-- (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)))))) ) ) ) # ( \datapath|regfile|data~105_q\ & ( !\datapath|regfile|data~41_q\ & ( (!\datapath|ir|data\(17) & (\datapath|ir|data\(16) & ((\datapath|ir|data\(15)) # (\datapath|regfile|data~73_q\)))) # 
-- (\datapath|ir|data\(17) & (((\datapath|ir|data\(15))))) ) ) ) # ( !\datapath|regfile|data~105_q\ & ( !\datapath|regfile|data~41_q\ & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~73_q\ & (\datapath|ir|data\(16) & !\datapath|ir|data\(17)))) # 
-- (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000001111000100110000111100011100000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~73_q\,
	datab => \datapath|ir|ALT_INV_data\(16),
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|regfile|ALT_INV_data~105_q\,
	dataf => \datapath|regfile|ALT_INV_data~41_q\,
	combout => \datapath|regfile|data~1744_combout\);

-- Location: MLABCELL_X21_Y29_N22
\datapath|regfile|data~137feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~137feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~137feeder_combout\);

-- Location: FF_X21_Y29_N23
\datapath|regfile|data~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~137feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~137_q\);

-- Location: MLABCELL_X24_Y28_N0
\datapath|regfile|data~1745\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1745_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1744_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1744_combout\ & ((\datapath|regfile|data~137_q\))) # 
-- (\datapath|regfile|data~1744_combout\ & (\datapath|regfile|data~169_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1744_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1744_combout\ & 
-- ((\datapath|regfile|data~201_q\))) # (\datapath|regfile|data~1744_combout\ & (\datapath|regfile|data~233_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~233_q\,
	datab => \datapath|regfile|ALT_INV_data~169_q\,
	datac => \datapath|regfile|ALT_INV_data~201_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1744_combout\,
	datag => \datapath|regfile|ALT_INV_data~137_q\,
	combout => \datapath|regfile|data~1745_combout\);

-- Location: LABCELL_X30_Y25_N6
\datapath|regfile|data~489feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~489feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~489feeder_combout\);

-- Location: FF_X30_Y25_N7
\datapath|regfile|data~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~489feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~489_q\);

-- Location: FF_X32_Y23_N17
\datapath|regfile|data~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~457_q\);

-- Location: MLABCELL_X32_Y23_N12
\datapath|regfile|data~425feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~425feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~425feeder_combout\);

-- Location: FF_X32_Y23_N13
\datapath|regfile|data~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~425feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~425_q\);

-- Location: MLABCELL_X35_Y24_N26
\datapath|regfile|data~297feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~297feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~297feeder_combout\);

-- Location: FF_X35_Y24_N27
\datapath|regfile|data~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~297feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~297_q\);

-- Location: LABCELL_X33_Y24_N22
\datapath|regfile|data~361feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~361feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~361feeder_combout\);

-- Location: FF_X33_Y24_N23
\datapath|regfile|data~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~361feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~361_q\);

-- Location: LABCELL_X33_Y24_N20
\datapath|regfile|data~329feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~329feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~329feeder_combout\);

-- Location: FF_X33_Y24_N21
\datapath|regfile|data~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~329feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~329_q\);

-- Location: FF_X33_Y24_N35
\datapath|regfile|data~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~265_q\);

-- Location: LABCELL_X33_Y24_N32
\datapath|regfile|data~1749\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1749_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~265_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~297_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~329_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~361_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~297_q\,
	datab => \datapath|regfile|ALT_INV_data~361_q\,
	datac => \datapath|regfile|ALT_INV_data~329_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~265_q\,
	combout => \datapath|regfile|data~1749_combout\);

-- Location: MLABCELL_X35_Y24_N6
\datapath|regfile|data~393feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~393feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~393feeder_combout\);

-- Location: FF_X35_Y24_N7
\datapath|regfile|data~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~393feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~393_q\);

-- Location: MLABCELL_X32_Y23_N18
\datapath|regfile|data~1753\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1753_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1749_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1749_combout\ & (\datapath|regfile|data~393_q\)) # 
-- (\datapath|regfile|data~1749_combout\ & ((\datapath|regfile|data~425_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1749_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1749_combout\ 
-- & ((\datapath|regfile|data~457_q\))) # (\datapath|regfile|data~1749_combout\ & (\datapath|regfile|data~489_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~489_q\,
	datac => \datapath|regfile|ALT_INV_data~457_q\,
	datad => \datapath|regfile|ALT_INV_data~425_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1749_combout\,
	datag => \datapath|regfile|ALT_INV_data~393_q\,
	combout => \datapath|regfile|data~1753_combout\);

-- Location: MLABCELL_X32_Y24_N12
\datapath|regfile|data~1001feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1001feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~1001feeder_combout\);

-- Location: FF_X32_Y24_N13
\datapath|regfile|data~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1001feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1001_q\);

-- Location: MLABCELL_X32_Y24_N14
\datapath|regfile|data~937feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~937feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~937feeder_combout\);

-- Location: FF_X32_Y24_N15
\datapath|regfile|data~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~937feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~937_q\);

-- Location: FF_X26_Y24_N35
\datapath|regfile|data~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~969_q\);

-- Location: FF_X24_Y24_N27
\datapath|regfile|data~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~873_q\);

-- Location: FF_X24_Y24_N25
\datapath|regfile|data~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~841_q\);

-- Location: FF_X30_Y25_N35
\datapath|regfile|data~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~809_q\);

-- Location: FF_X24_Y24_N31
\datapath|regfile|data~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~777_q\);

-- Location: MLABCELL_X24_Y24_N26
\datapath|regfile|data~1765\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1765_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~777_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~809_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~841_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~873_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~873_q\,
	datac => \datapath|regfile|ALT_INV_data~841_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~809_q\,
	datag => \datapath|regfile|ALT_INV_data~777_q\,
	combout => \datapath|regfile|data~1765_combout\);

-- Location: FF_X32_Y24_N39
\datapath|regfile|data~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~905_q\);

-- Location: MLABCELL_X32_Y24_N36
\datapath|regfile|data~1769\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1769_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1765_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1765_combout\ & ((\datapath|regfile|data~905_q\))) # 
-- (\datapath|regfile|data~1765_combout\ & (\datapath|regfile|data~937_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1765_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1765_combout\ & 
-- ((\datapath|regfile|data~969_q\))) # (\datapath|regfile|data~1765_combout\ & (\datapath|regfile|data~1001_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1001_q\,
	datab => \datapath|regfile|ALT_INV_data~937_q\,
	datac => \datapath|regfile|ALT_INV_data~969_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1765_combout\,
	datag => \datapath|regfile|ALT_INV_data~905_q\,
	combout => \datapath|regfile|data~1769_combout\);

-- Location: LABCELL_X27_Y25_N2
\datapath|regfile|data~1773DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1773DUPLICATE_combout\ = ( \datapath|regfile|data~1753_combout\ & ( \datapath|regfile|data~1769_combout\ & ( ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1745_combout\)) # (\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1761_combout\)))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1753_combout\ & ( \datapath|regfile|data~1769_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1745_combout\))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1761_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( \datapath|regfile|data~1753_combout\ & ( !\datapath|regfile|data~1769_combout\ & ( 
-- (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1745_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1761_combout\)))) ) ) ) # ( !\datapath|regfile|data~1753_combout\ & ( 
-- !\datapath|regfile|data~1769_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1745_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1761_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1745_combout\,
	datad => \datapath|regfile|ALT_INV_data~1761_combout\,
	datae => \datapath|regfile|ALT_INV_data~1753_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1769_combout\,
	combout => \datapath|regfile|data~1773DUPLICATE_combout\);

-- Location: MLABCELL_X29_Y21_N2
\datapath|alumux2|f[8]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[8]~12_combout\ = (\datapath|ir|data\(28) & !\control|state.s_auipc~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(28),
	datad => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[8]~12_combout\);

-- Location: MLABCELL_X29_Y21_N24
\datapath|alumux1|f[8]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[8]~13_combout\ = ( \datapath|regfile|data~1743_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1743_combout\,
	combout => \datapath|alumux1|f[8]~13_combout\);

-- Location: MLABCELL_X29_Y21_N14
\datapath|alu|Selector23~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector23~0_combout\ = ( \control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~46_combout\ & ( (!\datapath|ir|data\(12) & ((!\datapath|alumux2|f[8]~12_combout\ & ((\datapath|alumux1|f[8]~13_combout\))) # 
-- (\datapath|alumux2|f[8]~12_combout\ & ((!\datapath|alumux1|f[8]~13_combout\) # (\datapath|ir|data\(13)))))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # ((\datapath|alumux2|f[8]~12_combout\ & \datapath|alumux1|f[8]~13_combout\)))) ) ) ) # ( 
-- !\control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~46_combout\ & ( !\datapath|alumux2|f[8]~12_combout\ $ (!\datapath|alumux1|f[8]~13_combout\) ) ) ) # ( \control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~46_combout\ & ( 
-- (!\datapath|alumux2|f[8]~12_combout\ & (!\datapath|ir|data\(12) & ((\datapath|alumux1|f[8]~13_combout\)))) # (\datapath|alumux2|f[8]~12_combout\ & ((!\datapath|alumux1|f[8]~13_combout\ & (!\datapath|ir|data\(12))) # (\datapath|alumux1|f[8]~13_combout\ & 
-- ((\datapath|ir|data\(13)))))) ) ) ) # ( !\control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~46_combout\ & ( !\datapath|alumux2|f[8]~12_combout\ $ (!\datapath|alumux1|f[8]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000010101010001100001111111100000100111011100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datab => \datapath|ir|ALT_INV_data\(13),
	datac => \datapath|alumux2|ALT_INV_f[8]~12_combout\,
	datad => \datapath|alumux1|ALT_INV_f[8]~13_combout\,
	datae => \control|ALT_INV_WideOr1~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~46_combout\,
	combout => \datapath|alu|Selector23~0_combout\);

-- Location: LABCELL_X27_Y21_N24
\datapath|alumux2|f[7]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[7]~11_combout\ = ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|ir|ALT_INV_data\(27),
	datae => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[7]~11_combout\);

-- Location: LABCELL_X22_Y28_N20
\datapath|regfile|data~231feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~231feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~231feeder_combout\);

-- Location: FF_X22_Y28_N21
\datapath|regfile|data~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~231feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~231_q\);

-- Location: FF_X24_Y28_N5
\datapath|regfile|data~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~199_q\);

-- Location: FF_X26_Y24_N7
\datapath|regfile|data~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~167_q\);

-- Location: FF_X24_Y28_N9
\datapath|regfile|data~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~39_q\);

-- Location: FF_X24_Y28_N1
\datapath|regfile|data~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~103_q\);

-- Location: LABCELL_X19_Y30_N18
\datapath|regfile|data~71feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~71feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~71feeder_combout\);

-- Location: FF_X19_Y30_N19
\datapath|regfile|data~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~71feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~71_q\);

-- Location: MLABCELL_X24_Y28_N22
\datapath|regfile|data~1804\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1804_combout\ = ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) # ( !\datapath|ir|data\(17) & ( \datapath|ir|data\(15) & ( (!\datapath|ir|data\(16) & (\datapath|regfile|data~39_q\)) # (\datapath|ir|data\(16) & 
-- ((\datapath|regfile|data~103_q\))) ) ) ) # ( !\datapath|ir|data\(17) & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~71_q\ & \datapath|ir|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000001010101001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~39_q\,
	datab => \datapath|regfile|ALT_INV_data~103_q\,
	datac => \datapath|regfile|ALT_INV_data~71_q\,
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|ir|ALT_INV_data\(17),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1804_combout\);

-- Location: MLABCELL_X21_Y27_N30
\datapath|regfile|data~135feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~135feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~135feeder_combout\);

-- Location: FF_X21_Y27_N31
\datapath|regfile|data~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~135feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~135_q\);

-- Location: MLABCELL_X24_Y28_N6
\datapath|regfile|data~1805\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1805_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1804_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1804_combout\ & (\datapath|regfile|data~135_q\)) # 
-- (\datapath|regfile|data~1804_combout\ & ((\datapath|regfile|data~167_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1804_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1804_combout\ 
-- & ((\datapath|regfile|data~199_q\))) # (\datapath|regfile|data~1804_combout\ & (\datapath|regfile|data~231_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~231_q\,
	datac => \datapath|regfile|ALT_INV_data~199_q\,
	datad => \datapath|regfile|ALT_INV_data~167_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1804_combout\,
	datag => \datapath|regfile|ALT_INV_data~135_q\,
	combout => \datapath|regfile|data~1805_combout\);

-- Location: MLABCELL_X26_Y24_N22
\datapath|regfile|data~743feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~743feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~743feeder_combout\);

-- Location: FF_X26_Y24_N23
\datapath|regfile|data~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~743feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~743_q\);

-- Location: MLABCELL_X21_Y25_N4
\datapath|regfile|data~711feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~711feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~711feeder_combout\);

-- Location: FF_X21_Y25_N5
\datapath|regfile|data~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~711feeder_combout\,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~711_q\);

-- Location: MLABCELL_X21_Y25_N18
\datapath|regfile|data~679feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~679feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~679feeder_combout\);

-- Location: FF_X21_Y25_N19
\datapath|regfile|data~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~679feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~679_q\);

-- Location: MLABCELL_X26_Y28_N2
\datapath|regfile|data~551feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~551feeder_combout\ = \datapath|regfilemux|f[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~551feeder_combout\);

-- Location: FF_X26_Y28_N3
\datapath|regfile|data~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~551feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~551_q\);

-- Location: MLABCELL_X26_Y28_N32
\datapath|regfile|data~583feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~583feeder_combout\ = \datapath|regfilemux|f[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~583feeder_combout\);

-- Location: FF_X26_Y28_N33
\datapath|regfile|data~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~583feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~583_q\);

-- Location: MLABCELL_X29_Y22_N38
\datapath|regfile|data~615feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~615feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~615feeder_combout\);

-- Location: FF_X29_Y22_N39
\datapath|regfile|data~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~615feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~615_q\);

-- Location: FF_X26_Y28_N11
\datapath|regfile|data~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~519_q\);

-- Location: MLABCELL_X26_Y28_N8
\datapath|regfile|data~1817\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1817_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~519_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~551_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~583_q\ & (!\datapath|ir|data\(17)))) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~615_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~551_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~583_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~615_q\,
	datag => \datapath|regfile|ALT_INV_data~519_q\,
	combout => \datapath|regfile|data~1817_combout\);

-- Location: LABCELL_X30_Y24_N26
\datapath|regfile|data~647feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~647feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~647feeder_combout\);

-- Location: FF_X30_Y24_N27
\datapath|regfile|data~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~647feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~647_q\);

-- Location: MLABCELL_X21_Y25_N38
\datapath|regfile|data~1821\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1821_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1817_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1817_combout\ & (\datapath|regfile|data~647_q\)) # 
-- (\datapath|regfile|data~1817_combout\ & ((\datapath|regfile|data~679_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1817_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1817_combout\ 
-- & ((\datapath|regfile|data~711_q\))) # (\datapath|regfile|data~1817_combout\ & (\datapath|regfile|data~743_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~743_q\,
	datac => \datapath|regfile|ALT_INV_data~711_q\,
	datad => \datapath|regfile|ALT_INV_data~679_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1817_combout\,
	datag => \datapath|regfile|ALT_INV_data~647_q\,
	combout => \datapath|regfile|data~1821_combout\);

-- Location: LABCELL_X30_Y25_N4
\datapath|regfile|data~487feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~487feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~487feeder_combout\);

-- Location: FF_X30_Y25_N5
\datapath|regfile|data~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~487feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~487_q\);

-- Location: FF_X30_Y24_N1
\datapath|regfile|data~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~455_q\);

-- Location: FF_X24_Y25_N27
\datapath|regfile|data~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~423_q\);

-- Location: LABCELL_X30_Y28_N30
\datapath|regfile|data~359feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~359feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~359feeder_combout\);

-- Location: FF_X30_Y28_N31
\datapath|regfile|data~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~359feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~359_q\);

-- Location: FF_X25_Y23_N37
\datapath|regfile|data~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~327_q\);

-- Location: FF_X33_Y22_N17
\datapath|regfile|data~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~295_q\);

-- Location: LABCELL_X25_Y24_N20
\datapath|regfile|data~263feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~263feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~263feeder_combout\);

-- Location: FF_X25_Y24_N21
\datapath|regfile|data~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~263feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~263_q\);

-- Location: LABCELL_X30_Y28_N36
\datapath|regfile|data~1809\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1809_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~263_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~295_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~327_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~359_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~359_q\,
	datac => \datapath|regfile|ALT_INV_data~327_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~295_q\,
	datag => \datapath|regfile|ALT_INV_data~263_q\,
	combout => \datapath|regfile|data~1809_combout\);

-- Location: FF_X30_Y23_N25
\datapath|regfile|data~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~391_q\);

-- Location: LABCELL_X30_Y24_N2
\datapath|regfile|data~1813\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1813_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1809_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1809_combout\ & (\datapath|regfile|data~391_q\)) # 
-- (\datapath|regfile|data~1809_combout\ & ((\datapath|regfile|data~423_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1809_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1809_combout\ 
-- & ((\datapath|regfile|data~455_q\))) # (\datapath|regfile|data~1809_combout\ & (\datapath|regfile|data~487_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~487_q\,
	datac => \datapath|regfile|ALT_INV_data~455_q\,
	datad => \datapath|regfile|ALT_INV_data~423_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1809_combout\,
	datag => \datapath|regfile|ALT_INV_data~391_q\,
	combout => \datapath|regfile|data~1813_combout\);

-- Location: LABCELL_X27_Y25_N6
\datapath|regfile|data~1833DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1833DUPLICATE_combout\ = ( \datapath|regfile|data~1821_combout\ & ( \datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1805_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) 
-- & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1829_combout\)))) ) ) ) # ( !\datapath|regfile|data~1821_combout\ & ( \datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1805_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & ((\datapath|regfile|data~1829_combout\)))) ) ) ) # ( \datapath|regfile|data~1821_combout\ & ( !\datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & (\datapath|regfile|data~1805_combout\))) # (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1829_combout\)))) ) ) ) # ( !\datapath|regfile|data~1821_combout\ & ( 
-- !\datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1805_combout\))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & ((\datapath|regfile|data~1829_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1805_combout\,
	datad => \datapath|regfile|ALT_INV_data~1829_combout\,
	datae => \datapath|regfile|ALT_INV_data~1821_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1813_combout\,
	combout => \datapath|regfile|data~1833DUPLICATE_combout\);

-- Location: MLABCELL_X29_Y21_N28
\datapath|alumux1|f[7]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[7]~12_combout\ = ( \datapath|regfile|data~1833DUPLICATE_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\,
	combout => \datapath|alumux1|f[7]~12_combout\);

-- Location: MLABCELL_X26_Y21_N22
\datapath|alu|Selector24~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector24~0_combout\ = ( \datapath|alu|ShiftRight1~44_combout\ & ( \datapath|alumux1|f[7]~12_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux2|f[7]~11_combout\)))) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(13) 
-- & ((!\datapath|alumux2|f[7]~11_combout\) # (\datapath|ir|data\(12)))) # (\datapath|ir|data\(13) & ((!\datapath|ir|data\(12)) # (\datapath|alumux2|f[7]~11_combout\))))) ) ) ) # ( !\datapath|alu|ShiftRight1~44_combout\ & ( \datapath|alumux1|f[7]~12_combout\ 
-- & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux2|f[7]~11_combout\)))) # (\control|WideOr1~0_combout\ & ((!\datapath|alumux2|f[7]~11_combout\ & ((!\datapath|ir|data\(12)))) # (\datapath|alumux2|f[7]~11_combout\ & (\datapath|ir|data\(13))))) ) ) ) 
-- # ( \datapath|alu|ShiftRight1~44_combout\ & ( !\datapath|alumux1|f[7]~12_combout\ & ( (!\datapath|ir|data\(12) & (((\datapath|alumux2|f[7]~11_combout\)))) # (\datapath|ir|data\(12) & ((!\control|WideOr1~0_combout\ & ((\datapath|alumux2|f[7]~11_combout\))) 
-- # (\control|WideOr1~0_combout\ & (!\datapath|ir|data\(13))))) ) ) ) # ( !\datapath|alu|ShiftRight1~44_combout\ & ( !\datapath|alumux1|f[7]~12_combout\ & ( (\datapath|alumux2|f[7]~11_combout\ & ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000101111111011111100000001011111111000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(13),
	datab => \datapath|ir|ALT_INV_data\(12),
	datac => \control|ALT_INV_WideOr1~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[7]~11_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~44_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[7]~12_combout\,
	combout => \datapath|alu|Selector24~0_combout\);

-- Location: MLABCELL_X35_Y26_N6
\datapath|pc|data[6]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|pc|data[6]~0_combout\ = ( \datapath|pc|data\(6) & ( \control|WideNor2~0_combout\ ) ) # ( \datapath|pc|data\(6) & ( !\control|WideNor2~0_combout\ ) ) # ( !\datapath|pc|data\(6) & ( !\control|WideNor2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|pc|ALT_INV_data\(6),
	dataf => \control|ALT_INV_WideNor2~0_combout\,
	combout => \datapath|pc|data[6]~0_combout\);

-- Location: FF_X35_Y26_N7
\datapath|pc|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|pc|data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(6));

-- Location: MLABCELL_X26_Y23_N4
\datapath|alumux1|f[5]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[5]~3_combout\ = ( \datapath|regfile|data~1893_combout\ & ( (!\datapath|pc|data\(6)) # (\datapath|alumux2|f[1]~0_combout\) ) ) # ( !\datapath|regfile|data~1893_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & !\datapath|pc|data\(6)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datad => \datapath|pc|ALT_INV_data\(6),
	dataf => \datapath|regfile|ALT_INV_data~1893_combout\,
	combout => \datapath|alumux1|f[5]~3_combout\);

-- Location: IOIBUF_X32_Y51_N94
\mem_rdata[25]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(25),
	o => \mem_rdata[25]~input_o\);

-- Location: FF_X33_Y29_N27
\datapath|mdr|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[25]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_mdr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdr|data\(25));

-- Location: FF_X26_Y23_N21
\datapath|ir|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|mdr|data\(25),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|ir|data\(25));

-- Location: LABCELL_X27_Y25_N30
\datapath|alu|Add0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~21_sumout\ = SUM(( (\datapath|alumux1|f[5]~3_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_br~q\)) # (\control|state.s_auipc~q\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(25)) ) + ( 
-- \datapath|alu|Add0~18\ ))
-- \datapath|alu|Add0~22\ = CARRY(( (\datapath|alumux1|f[5]~3_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_br~q\)) # (\control|state.s_auipc~q\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(25)) ) + ( 
-- \datapath|alu|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux1|ALT_INV_f[5]~3_combout\,
	dataf => \datapath|ir|ALT_INV_data\(25),
	cin => \datapath|alu|Add0~18\,
	sumout => \datapath|alu|Add0~21_sumout\,
	cout => \datapath|alu|Add0~22\);

-- Location: LABCELL_X30_Y25_N32
\datapath|alumux1|f[6]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[6]~4_combout\ = (\datapath|regfile|WideOr1~combout\ & \datapath|alumux2|f[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	combout => \datapath|alumux1|f[6]~4_combout\);

-- Location: MLABCELL_X29_Y27_N8
\datapath|alu|ShiftRight1~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~15_combout\ = ( \datapath|ir|data\(8) & ( (!\datapath|alumux1|f[6]~4_combout\ & !\control|state.s_br~q\) ) ) # ( !\datapath|ir|data\(8) & ( !\datapath|alumux1|f[6]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[6]~4_combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	dataf => \datapath|ir|ALT_INV_data\(8),
	combout => \datapath|alu|ShiftRight1~15_combout\);

-- Location: MLABCELL_X26_Y23_N6
\datapath|alumux2|f[6]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[6]~10_combout\ = ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(26),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[6]~10_combout\);

-- Location: MLABCELL_X29_Y26_N16
\datapath|alumux1|f[6]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[6]~11_combout\ = (\datapath|alumux1|f[6]~2_combout\ & !\datapath|alumux1|f[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[6]~2_combout\,
	datad => \datapath|alumux1|ALT_INV_f[6]~4_combout\,
	combout => \datapath|alumux1|f[6]~11_combout\);

-- Location: MLABCELL_X26_Y26_N32
\datapath|alu|Selector25~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector25~0_combout\ = ( \datapath|alu|ShiftRight1~43_combout\ & ( \control|WideOr1~0_combout\ & ( (!\datapath|ir|data\(12) & ((!\datapath|alumux2|f[6]~10_combout\ & (\datapath|alumux1|f[6]~11_combout\)) # 
-- (\datapath|alumux2|f[6]~10_combout\ & ((!\datapath|alumux1|f[6]~11_combout\) # (\datapath|ir|data\(13)))))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # ((\datapath|alumux2|f[6]~10_combout\ & \datapath|alumux1|f[6]~11_combout\)))) ) ) ) # ( 
-- !\datapath|alu|ShiftRight1~43_combout\ & ( \control|WideOr1~0_combout\ & ( (!\datapath|alumux2|f[6]~10_combout\ & (!\datapath|ir|data\(12) & (\datapath|alumux1|f[6]~11_combout\))) # (\datapath|alumux2|f[6]~10_combout\ & 
-- ((!\datapath|alumux1|f[6]~11_combout\ & (!\datapath|ir|data\(12))) # (\datapath|alumux1|f[6]~11_combout\ & ((\datapath|ir|data\(13)))))) ) ) ) # ( \datapath|alu|ShiftRight1~43_combout\ & ( !\control|WideOr1~0_combout\ & ( 
-- !\datapath|alumux2|f[6]~10_combout\ $ (!\datapath|alumux1|f[6]~11_combout\) ) ) ) # ( !\datapath|alu|ShiftRight1~43_combout\ & ( !\control|WideOr1~0_combout\ & ( !\datapath|alumux2|f[6]~10_combout\ $ (!\datapath|alumux1|f[6]~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000101000001010110111110100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datab => \datapath|alumux2|ALT_INV_f[6]~10_combout\,
	datac => \datapath|alumux1|ALT_INV_f[6]~11_combout\,
	datad => \datapath|ir|ALT_INV_data\(13),
	datae => \datapath|alu|ALT_INV_ShiftRight1~43_combout\,
	dataf => \control|ALT_INV_WideOr1~0_combout\,
	combout => \datapath|alu|Selector25~0_combout\);

-- Location: LABCELL_X27_Y25_N32
\datapath|alu|Add0~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~25_sumout\ = SUM(( (\datapath|alumux1|f[6]~2_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_br~q\)) # (\control|state.s_auipc~q\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(26)) ) + ( 
-- \datapath|alu|Add0~22\ ))
-- \datapath|alu|Add0~26\ = CARRY(( (\datapath|alumux1|f[6]~2_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_br~q\)) # (\control|state.s_auipc~q\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(26)) ) + ( 
-- \datapath|alu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux1|ALT_INV_f[6]~2_combout\,
	dataf => \datapath|ir|ALT_INV_data\(26),
	cin => \datapath|alu|Add0~22\,
	sumout => \datapath|alu|Add0~25_sumout\,
	cout => \datapath|alu|Add0~26\);

-- Location: MLABCELL_X26_Y24_N0
\datapath|alu|ShiftRight0~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~16_combout\ = ( \datapath|regfile|data~1113_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~3_combout\) # (\datapath|regfile|data~1083DUPLICATE_combout\))) ) ) # ( 
-- !\datapath|regfile|data~1113_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~3_combout\ & \datapath|regfile|data~1083DUPLICATE_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	datad => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1113_combout\,
	combout => \datapath|alu|ShiftRight0~16_combout\);

-- Location: LABCELL_X25_Y27_N6
\datapath|alu|ShiftRight0~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~24_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftRight1~25_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- ((((\datapath|alu|ShiftRight0~16_combout\))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~28DUPLICATE_combout\)))) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|regfile|data~1113_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000000000101000101000111011001110110000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~28DUPLICATE_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~16_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~25_combout\,
	combout => \datapath|alu|ShiftRight0~24_combout\);

-- Location: MLABCELL_X26_Y23_N20
\datapath|alu|Add1~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~25_sumout\ = SUM(( (!\datapath|ir|data\(25)) # (\control|state.s_auipc~q\) ) + ( (\datapath|alumux1|f[5]~3_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_auipc~q\)) # (\control|state.s_br~q\))) ) + ( 
-- \datapath|alu|Add1~22\ ))
-- \datapath|alu|Add1~26\ = CARRY(( (!\datapath|ir|data\(25)) # (\control|state.s_auipc~q\) ) + ( (\datapath|alumux1|f[5]~3_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_auipc~q\)) # (\control|state.s_br~q\))) ) + ( 
-- \datapath|alu|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110010000000000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|ir|ALT_INV_data\(25),
	dataf => \datapath|alumux1|ALT_INV_f[5]~3_combout\,
	cin => \datapath|alu|Add1~22\,
	sumout => \datapath|alu|Add1~25_sumout\,
	cout => \datapath|alu|Add1~26\);

-- Location: MLABCELL_X26_Y23_N22
\datapath|alu|Add1~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~29_sumout\ = SUM(( (!\datapath|ir|data\(26)) # (\control|state.s_auipc~q\) ) + ( (\datapath|alumux1|f[6]~2_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_auipc~q\)) # (\control|state.s_br~q\))) ) + ( 
-- \datapath|alu|Add1~26\ ))
-- \datapath|alu|Add1~30\ = CARRY(( (!\datapath|ir|data\(26)) # (\control|state.s_auipc~q\) ) + ( (\datapath|alumux1|f[6]~2_combout\ & (((!\datapath|regfile|WideOr1~combout\) # (\control|state.s_auipc~q\)) # (\control|state.s_br~q\))) ) + ( 
-- \datapath|alu|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110010000000000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|ir|ALT_INV_data\(26),
	dataf => \datapath|alumux1|ALT_INV_f[6]~2_combout\,
	cin => \datapath|alu|Add1~26\,
	sumout => \datapath|alu|Add1~29_sumout\,
	cout => \datapath|alu|Add1~30\);

-- Location: LABCELL_X27_Y27_N10
\datapath|alu|ShiftLeft0~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~23_combout\ = ( \datapath|regfile|data~1893_combout\ & ( \datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|pc|data\(6)) # (\datapath|alumux2|f[1]~0_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1893_combout\ & ( \datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|pc|data\(6))) # (\datapath|alumux2|f[1]~0_combout\ & 
-- ((!\datapath|alumux2|f[0]~2_combout\))))) ) ) ) # ( \datapath|regfile|data~1893_combout\ & ( !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|pc|data\(6))) # 
-- (\datapath|alumux2|f[1]~0_combout\ & ((\datapath|alumux2|f[0]~2_combout\))))) ) ) ) # ( !\datapath|regfile|data~1893_combout\ & ( !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|pc|data\(6) & 
-- !\datapath|alumux2|f[1]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100011010000000011011000000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datab => \datapath|pc|ALT_INV_data\(6),
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|regfile|ALT_INV_data~1893_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1803_combout\,
	combout => \datapath|alu|ShiftLeft0~23_combout\);

-- Location: LABCELL_X27_Y29_N36
\datapath|alu|ShiftLeft0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~21_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|alumux2|f[2]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~21_combout\);

-- Location: LABCELL_X25_Y29_N18
\datapath|alu|ShiftLeft0~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~20_combout\ = ( \datapath|regfile|data~1923_combout\ & ( \datapath|regfile|data~1053_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1953_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # 
-- (!\datapath|alumux2|f[1]~4_combout\)))) ) ) ) # ( !\datapath|regfile|data~1923_combout\ & ( \datapath|regfile|data~1053_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|alumux2|f[1]~4_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1953_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (!\datapath|alumux2|f[1]~4_combout\)))) ) ) ) # ( \datapath|regfile|data~1923_combout\ & ( !\datapath|regfile|data~1053_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (((!\datapath|alumux2|f[1]~4_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1953_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (!\datapath|alumux2|f[1]~4_combout\)))) ) ) ) # ( !\datapath|regfile|data~1923_combout\ & ( 
-- !\datapath|regfile|data~1053_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1953_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (!\datapath|alumux2|f[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100101011110000010000000101101011101010111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|regfile|ALT_INV_data~1953_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|regfile|ALT_INV_data~1923_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1053_combout\,
	combout => \datapath|alu|ShiftLeft0~20_combout\);

-- Location: LABCELL_X27_Y29_N6
\datapath|alu|ShiftLeft0~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~25_combout\ = ( \datapath|alu|ShiftLeft0~22_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ & ( ((\datapath|alu|ShiftLeft0~21_combout\ & \datapath|alu|ShiftLeft0~20_combout\)) # (\datapath|alu|ShiftLeft0~24_combout\) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~22_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alu|ShiftLeft0~23_combout\ & (\datapath|alu|ShiftLeft0~21_combout\ & (\datapath|alu|ShiftLeft0~20_combout\))) # (\datapath|alu|ShiftLeft0~23_combout\ & 
-- (((\datapath|alu|ShiftLeft0~21_combout\ & \datapath|alu|ShiftLeft0~20_combout\)) # (\datapath|alu|ShiftLeft0~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~23_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~21_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~20_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~24_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|alu|ShiftLeft0~25_combout\);

-- Location: MLABCELL_X26_Y27_N0
\datapath|alu|Selector25~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector25~1_combout\ = ( \datapath|alu|ShiftLeft0~25_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # ((\datapath|alu|ShiftRight0~24_combout\)))) # (\datapath|alu|Selector28~1_combout\ & 
-- (!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|Add1~29_sumout\)))) ) ) # ( !\datapath|alu|ShiftLeft0~25_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & (\datapath|alu|ShiftRight0~24_combout\))) # 
-- (\datapath|alu|Selector28~1_combout\ & (!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|Add1~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~24_combout\,
	datad => \datapath|alu|ALT_INV_Add1~29_sumout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~25_combout\,
	combout => \datapath|alu|Selector25~1_combout\);

-- Location: LABCELL_X27_Y27_N12
\datapath|alu|ShiftRight1~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~7_combout\ = ( \datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|pc|data\(6)) # ((\datapath|alumux2|f[1]~0_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (((\datapath|regfile|data~1833_combout\)))) ) ) # ( !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|pc|data\(6) & (!\datapath|alumux2|f[1]~0_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (((\datapath|regfile|data~1833_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010110011100000001011001110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(6),
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1833_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1803_combout\,
	combout => \datapath|alu|ShiftRight1~7_combout\);

-- Location: MLABCELL_X29_Y28_N28
\datapath|alu|ShiftRight1~56\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~56_combout\ = ( !\datapath|alumux2|f[1]~4_combout\ & ( (\datapath|alu|ShiftRight1~7_combout\ & ((!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\)) # (\datapath|alumux2|f[1]~0_combout\ & 
-- (((!\datapath|regfile|WideOr1~combout\)))))) ) ) # ( \datapath|alumux2|f[1]~4_combout\ & ( (!\datapath|regfile|WideOr1~combout\ & (\datapath|alumux2|f[1]~0_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1743_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1773_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001100000000000000100000001010000011000000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|regfile|ALT_INV_data~1743_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1773_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~7_combout\,
	combout => \datapath|alu|ShiftRight1~56_combout\);

-- Location: MLABCELL_X29_Y28_N4
\datapath|alu|Selector25~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector25~3_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((((\datapath|alu|ShiftRight1~56_combout\))))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & 
-- (\datapath|alu|ShiftRight1~23_combout\))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~24_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000101000101011001110110011100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~26_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~24_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~56_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|alu|Selector25~3_combout\);

-- Location: MLABCELL_X26_Y27_N12
\datapath|alu|Selector25~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector25~2_combout\ = ( \datapath|alu|Selector25~1_combout\ & ( \datapath|alu|Selector25~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\) # ((!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector25~0_combout\)) # 
-- (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Add0~25_sumout\)))) ) ) ) # ( !\datapath|alu|Selector25~1_combout\ & ( \datapath|alu|Selector25~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (!\datapath|alu|Selector28~5_combout\)) # 
-- (\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector25~0_combout\)) # (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Add0~25_sumout\))))) ) ) ) # ( \datapath|alu|Selector25~1_combout\ & ( 
-- !\datapath|alu|Selector25~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\)) # (\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector25~0_combout\)) # 
-- (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Add0~25_sumout\))))) ) ) ) # ( !\datapath|alu|Selector25~1_combout\ & ( !\datapath|alu|Selector25~3_combout\ & ( (\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\ & 
-- (\datapath|alu|Selector25~0_combout\)) # (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Add0~25_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datac => \datapath|alu|ALT_INV_Selector25~0_combout\,
	datad => \datapath|alu|ALT_INV_Add0~25_sumout\,
	datae => \datapath|alu|ALT_INV_Selector25~1_combout\,
	dataf => \datapath|alu|ALT_INV_Selector25~3_combout\,
	combout => \datapath|alu|Selector25~2_combout\);

-- Location: MLABCELL_X26_Y27_N34
\datapath|regfilemux|f[6]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[6]~26_combout\ = (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(6))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector25~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(6),
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector25~2_combout\,
	combout => \datapath|regfilemux|f[6]~26_combout\);

-- Location: FF_X26_Y24_N17
\datapath|regfile|data~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~742_q\);

-- Location: FF_X27_Y27_N29
\datapath|regfile|data~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~710_q\);

-- Location: FF_X21_Y26_N5
\datapath|regfile|data~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~678_q\);

-- Location: FF_X27_Y28_N39
\datapath|regfile|data~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~550_q\);

-- Location: LABCELL_X30_Y24_N38
\datapath|regfile|data~614feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~614feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~614feeder_combout\);

-- Location: FF_X30_Y24_N39
\datapath|regfile|data~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~614feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~614_q\);

-- Location: FF_X27_Y28_N9
\datapath|regfile|data~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~582_q\);

-- Location: FF_X27_Y28_N23
\datapath|regfile|data~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~518_q\);

-- Location: LABCELL_X27_Y28_N10
\datapath|regfile|data~1787\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1787_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~518_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~550_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~582_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~614_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~550_q\,
	datab => \datapath|regfile|ALT_INV_data~614_q\,
	datac => \datapath|regfile|ALT_INV_data~582_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~518_q\,
	combout => \datapath|regfile|data~1787_combout\);

-- Location: LABCELL_X30_Y24_N18
\datapath|regfile|data~646feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~646feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~646feeder_combout\);

-- Location: FF_X30_Y24_N19
\datapath|regfile|data~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~646feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~646_q\);

-- Location: LABCELL_X27_Y27_N30
\datapath|regfile|data~1791\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1791_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1787_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1787_combout\ & (\datapath|regfile|data~646_q\)) # 
-- (\datapath|regfile|data~1787_combout\ & ((\datapath|regfile|data~678_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1787_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1787_combout\ 
-- & ((\datapath|regfile|data~710_q\))) # (\datapath|regfile|data~1787_combout\ & (\datapath|regfile|data~742_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~742_q\,
	datac => \datapath|regfile|ALT_INV_data~710_q\,
	datad => \datapath|regfile|ALT_INV_data~678_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1787_combout\,
	datag => \datapath|regfile|ALT_INV_data~646_q\,
	combout => \datapath|regfile|data~1791_combout\);

-- Location: MLABCELL_X21_Y29_N6
\datapath|regfile|data~230feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~230feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~230feeder_combout\);

-- Location: FF_X21_Y29_N7
\datapath|regfile|data~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~230feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~230_q\);

-- Location: FF_X26_Y24_N3
\datapath|regfile|data~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~166_q\);

-- Location: FF_X21_Y27_N1
\datapath|regfile|data~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~198_q\);

-- Location: FF_X21_Y27_N9
\datapath|regfile|data~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~102_q\);

-- Location: FF_X26_Y27_N15
\datapath|regfile|data~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~70_q\);

-- Location: FF_X24_Y28_N11
\datapath|regfile|data~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~38_q\);

-- Location: MLABCELL_X21_Y27_N38
\datapath|regfile|data~1774\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1774_combout\ = ( \datapath|ir|data\(15) & ( \datapath|ir|data\(16) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~102_q\) ) ) ) # ( !\datapath|ir|data\(15) & ( \datapath|ir|data\(16) & ( (\datapath|regfile|data~70_q\ & 
-- !\datapath|ir|data\(17)) ) ) ) # ( \datapath|ir|data\(15) & ( !\datapath|ir|data\(16) & ( (\datapath|regfile|data~38_q\) # (\datapath|ir|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111100110000001100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~102_q\,
	datab => \datapath|regfile|ALT_INV_data~70_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|regfile|ALT_INV_data~38_q\,
	datae => \datapath|ir|ALT_INV_data\(15),
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1774_combout\);

-- Location: FF_X21_Y27_N5
\datapath|regfile|data~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~134_q\);

-- Location: MLABCELL_X21_Y27_N2
\datapath|regfile|data~1775\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1775_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1774_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1774_combout\ & ((\datapath|regfile|data~134_q\))) # 
-- (\datapath|regfile|data~1774_combout\ & (\datapath|regfile|data~166_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1774_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1774_combout\ & 
-- ((\datapath|regfile|data~198_q\))) # (\datapath|regfile|data~1774_combout\ & (\datapath|regfile|data~230_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~230_q\,
	datab => \datapath|regfile|ALT_INV_data~166_q\,
	datac => \datapath|regfile|ALT_INV_data~198_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1774_combout\,
	datag => \datapath|regfile|ALT_INV_data~134_q\,
	combout => \datapath|regfile|data~1775_combout\);

-- Location: FF_X33_Y25_N25
\datapath|regfile|data~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~422_q\);

-- Location: FF_X27_Y27_N25
\datapath|regfile|data~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~454_q\);

-- Location: FF_X25_Y29_N7
\datapath|regfile|data~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~486_q\);

-- Location: LABCELL_X25_Y31_N0
\datapath|regfile|data~358feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~358feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~358feeder_combout\);

-- Location: FF_X25_Y31_N1
\datapath|regfile|data~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~358feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~358_q\);

-- Location: LABCELL_X22_Y29_N34
\datapath|regfile|data~294feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~294feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~294feeder_combout\);

-- Location: FF_X22_Y29_N35
\datapath|regfile|data~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~294feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~294_q\);

-- Location: LABCELL_X22_Y29_N26
\datapath|regfile|data~326feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~326feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~326feeder_combout\);

-- Location: FF_X22_Y29_N27
\datapath|regfile|data~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~326feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~326_q\);

-- Location: LABCELL_X22_Y29_N22
\datapath|regfile|data~262feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~262feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~262feeder_combout\);

-- Location: FF_X22_Y29_N23
\datapath|regfile|data~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~262feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~262_q\);

-- Location: LABCELL_X22_Y29_N30
\datapath|regfile|data~1779\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1779_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~262_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~294_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~326_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~358_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~358_q\,
	datab => \datapath|regfile|ALT_INV_data~294_q\,
	datac => \datapath|regfile|ALT_INV_data~326_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~262_q\,
	combout => \datapath|regfile|data~1779_combout\);

-- Location: MLABCELL_X32_Y29_N0
\datapath|regfile|data~390feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~390feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~390feeder_combout\);

-- Location: FF_X32_Y29_N1
\datapath|regfile|data~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~390feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~390_q\);

-- Location: LABCELL_X27_Y27_N26
\datapath|regfile|data~1783\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1783_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1779_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1779_combout\ & ((\datapath|regfile|data~390_q\))) # 
-- (\datapath|regfile|data~1779_combout\ & (\datapath|regfile|data~422_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1779_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1779_combout\ & 
-- (\datapath|regfile|data~454_q\)) # (\datapath|regfile|data~1779_combout\ & ((\datapath|regfile|data~486_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~422_q\,
	datac => \datapath|regfile|ALT_INV_data~454_q\,
	datad => \datapath|regfile|ALT_INV_data~486_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1779_combout\,
	datag => \datapath|regfile|ALT_INV_data~390_q\,
	combout => \datapath|regfile|data~1783_combout\);

-- Location: FF_X26_Y27_N17
\datapath|regfile|data~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~998_q\);

-- Location: FF_X26_Y27_N5
\datapath|regfile|data~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~966_q\);

-- Location: FF_X27_Y22_N7
\datapath|regfile|data~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~934_q\);

-- Location: LABCELL_X22_Y30_N14
\datapath|regfile|data~806feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~806feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~806feeder_combout\);

-- Location: FF_X22_Y30_N15
\datapath|regfile|data~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~806feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~806_q\);

-- Location: LABCELL_X22_Y30_N6
\datapath|regfile|data~838feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~838feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~838feeder_combout\);

-- Location: FF_X22_Y30_N7
\datapath|regfile|data~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~838feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~838_q\);

-- Location: MLABCELL_X24_Y21_N28
\datapath|regfile|data~870feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~870feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~870feeder_combout\);

-- Location: FF_X24_Y21_N29
\datapath|regfile|data~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~870feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~870_q\);

-- Location: LABCELL_X22_Y30_N36
\datapath|regfile|data~774feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~774feeder_combout\ = ( \datapath|regfilemux|f[6]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~26_combout\,
	combout => \datapath|regfile|data~774feeder_combout\);

-- Location: FF_X22_Y30_N37
\datapath|regfile|data~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~774feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~774_q\);

-- Location: LABCELL_X22_Y30_N24
\datapath|regfile|data~1795\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1795_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~774_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~806_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & (((!\datapath|ir|data\(15) & (\datapath|regfile|data~838_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~870_q\)))))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~806_q\,
	datac => \datapath|regfile|ALT_INV_data~838_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~870_q\,
	datag => \datapath|regfile|ALT_INV_data~774_q\,
	combout => \datapath|regfile|data~1795_combout\);

-- Location: FF_X27_Y27_N19
\datapath|regfile|data~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~26_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~902_q\);

-- Location: LABCELL_X27_Y27_N16
\datapath|regfile|data~1799\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1799_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1795_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1795_combout\ & (\datapath|regfile|data~902_q\)) # 
-- (\datapath|regfile|data~1795_combout\ & ((\datapath|regfile|data~934_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1795_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1795_combout\ 
-- & ((\datapath|regfile|data~966_q\))) # (\datapath|regfile|data~1795_combout\ & (\datapath|regfile|data~998_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~998_q\,
	datac => \datapath|regfile|ALT_INV_data~966_q\,
	datad => \datapath|regfile|ALT_INV_data~934_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1795_combout\,
	datag => \datapath|regfile|ALT_INV_data~902_q\,
	combout => \datapath|regfile|data~1799_combout\);

-- Location: LABCELL_X27_Y27_N2
\datapath|regfile|data~1803\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1803_combout\ = ( \datapath|regfile|data~1783_combout\ & ( \datapath|regfile|data~1799_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1775_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1791_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1783_combout\ & ( \datapath|regfile|data~1799_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1775_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1791_combout\)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19))) ) ) ) # ( \datapath|regfile|data~1783_combout\ & ( !\datapath|regfile|data~1799_combout\ 
-- & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1775_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1791_combout\)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19))) ) ) ) # ( 
-- !\datapath|regfile|data~1783_combout\ & ( !\datapath|regfile|data~1799_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1775_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1791_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1791_combout\,
	datad => \datapath|regfile|ALT_INV_data~1775_combout\,
	datae => \datapath|regfile|ALT_INV_data~1783_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1799_combout\,
	combout => \datapath|regfile|data~1803_combout\);

-- Location: MLABCELL_X26_Y23_N0
\datapath|alumux1|f[6]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[6]~2_combout\ = ( \datapath|regfile|data~1803_combout\ & ( (!\datapath|pc|data\(6)) # (\datapath|alumux2|f[1]~0_combout\) ) ) # ( !\datapath|regfile|data~1803_combout\ & ( (!\datapath|pc|data\(6) & !\datapath|alumux2|f[1]~0_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(6),
	datad => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1803_combout\,
	combout => \datapath|alumux1|f[6]~2_combout\);

-- Location: MLABCELL_X29_Y25_N8
\datapath|alu|ShiftRight1~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~14_combout\ = ( \datapath|regfile|data~1833DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1743_combout\) ) ) # ( !\datapath|regfile|data~1833DUPLICATE_combout\ & ( 
-- (\datapath|alumux2|f[0]~2_combout\ & \datapath|regfile|data~1743_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1743_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\,
	combout => \datapath|alu|ShiftRight1~14_combout\);

-- Location: MLABCELL_X29_Y27_N36
\datapath|alu|ShiftRight1~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~16_combout\ = ( \datapath|alumux1|f[5]~3_combout\ & ( \datapath|alu|ShiftRight1~14_combout\ & ( (\datapath|alu|ShiftRight1~15_combout\ & (((!\datapath|alumux2|f[0]~2_combout\) # (\datapath|alumux1|f[6]~2_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|alumux1|f[5]~3_combout\ & ( \datapath|alu|ShiftRight1~14_combout\ & ( (\datapath|alu|ShiftRight1~15_combout\ & (((\datapath|alumux1|f[6]~2_combout\ & \datapath|alumux2|f[0]~2_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( \datapath|alumux1|f[5]~3_combout\ & ( !\datapath|alu|ShiftRight1~14_combout\ & ( (\datapath|alu|ShiftRight1~15_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # 
-- (\datapath|alumux1|f[6]~2_combout\)))) ) ) ) # ( !\datapath|alumux1|f[5]~3_combout\ & ( !\datapath|alu|ShiftRight1~14_combout\ & ( (\datapath|alu|ShiftRight1~15_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux1|f[6]~2_combout\ & 
-- \datapath|alumux2|f[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100010001000000010000010001000101010101010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight1~15_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alumux1|ALT_INV_f[6]~2_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[5]~3_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~14_combout\,
	combout => \datapath|alu|ShiftRight1~16_combout\);

-- Location: MLABCELL_X29_Y25_N34
\datapath|alu|ShiftRight1~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~10_combout\ = ( \datapath|regfile|data~1593_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1503_combout\) ) ) # ( !\datapath|regfile|data~1593_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & 
-- \datapath|regfile|data~1503_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|regfile|ALT_INV_data~1503_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1593_combout\,
	combout => \datapath|alu|ShiftRight1~10_combout\);

-- Location: MLABCELL_X29_Y25_N36
\datapath|alu|ShiftRight1~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~11_combout\ = ( \datapath|regfile|data~1563_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|alumux2|f[0]~2_combout\)) # (\datapath|regfile|data~1653_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (((\datapath|alu|ShiftRight1~10_combout\)))) ) ) # ( !\datapath|regfile|data~1563_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1653_combout\ & (!\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (((\datapath|alu|ShiftRight1~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|regfile|ALT_INV_data~1653_combout\,
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~10_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1563_combout\,
	combout => \datapath|alu|ShiftRight1~11_combout\);

-- Location: MLABCELL_X29_Y27_N28
\datapath|alu|Selector26~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector26~3_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((((\datapath|alu|ShiftRight1~16_combout\))))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & 
-- (\datapath|alu|ShiftRight1~11_combout\))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~13_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000001000000010000000100101011101000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~18_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~16_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~13_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~11_combout\,
	combout => \datapath|alu|Selector26~3_combout\);

-- Location: LABCELL_X25_Y27_N16
\datapath|alu|ShiftRight0~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~15_combout\ = ( \datapath|alu|ShiftRight0~8_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) # ( !\datapath|alu|ShiftRight0~8_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1113_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~8_combout\,
	combout => \datapath|alu|ShiftRight0~15_combout\);

-- Location: LABCELL_X25_Y27_N0
\datapath|alu|ShiftRight0~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~28_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftRight1~17_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- ((((\datapath|alu|ShiftRight0~15_combout\))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~19_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ 
-- & (\datapath|regfile|data~1113_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000000100000001000001000001110111000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~15_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~19_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~17_combout\,
	combout => \datapath|alu|ShiftRight0~28_combout\);

-- Location: MLABCELL_X32_Y26_N38
\datapath|alu|ShiftLeft0~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~18_combout\ = ( !\datapath|alumux2|f[1]~4_combout\ & ( \datapath|regfile|WideOr1~combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & !\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( \datapath|alumux2|f[1]~4_combout\ & ( 
-- !\datapath|regfile|WideOr1~combout\ & ( \datapath|alumux2|f[1]~0_combout\ ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( !\datapath|regfile|WideOr1~combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # (\datapath|alumux2|f[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011001100110011001111000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|alu|ShiftLeft0~18_combout\);

-- Location: MLABCELL_X26_Y25_N18
\datapath|alu|ShiftLeft0~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~16_combout\ = ( \datapath|regfile|data~1923_combout\ & ( \datapath|regfile|data~1863DUPLICATE_combout\ & ( \datapath|alumux2|f[0]~2_combout\ ) ) ) # ( !\datapath|regfile|data~1923_combout\ & ( 
-- \datapath|regfile|data~1863DUPLICATE_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & \datapath|alumux2|f[0]~2_combout\) ) ) ) # ( \datapath|regfile|data~1923_combout\ & ( !\datapath|regfile|data~1863DUPLICATE_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & \datapath|alumux2|f[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|regfile|ALT_INV_data~1923_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~16_combout\);

-- Location: LABCELL_X30_Y25_N20
\datapath|alu|ShiftLeft0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~17_combout\ = ( \datapath|regfile|data~1893_combout\ & ( \datapath|regfile|data~1983_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|pc|data\(6)) # ((\datapath|alumux2|f[1]~4_combout\) # 
-- (\datapath|alumux2|f[1]~0_combout\)))) ) ) ) # ( !\datapath|regfile|data~1893_combout\ & ( \datapath|regfile|data~1983_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((!\datapath|pc|data\(6) & !\datapath|alumux2|f[1]~0_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( \datapath|regfile|data~1893_combout\ & ( !\datapath|regfile|data~1983_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|pc|data\(6)) # 
-- (\datapath|alumux2|f[1]~0_combout\)))) ) ) ) # ( !\datapath|regfile|data~1893_combout\ & ( !\datapath|regfile|data~1983_combout\ & ( (!\datapath|pc|data\(6) & (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~0_combout\ & 
-- !\datapath|alumux2|f[1]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100011000000000010000000110011001000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(6),
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|regfile|ALT_INV_data~1893_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1983_combout\,
	combout => \datapath|alu|ShiftLeft0~17_combout\);

-- Location: LABCELL_X25_Y27_N22
\datapath|alu|ShiftLeft0~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~19_combout\ = ( \datapath|alu|ShiftLeft0~17_combout\ & ( \datapath|alu|ShiftLeft0~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~18_combout\) # (\datapath|alumux2|f[2]~6_combout\))) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~17_combout\ & ( \datapath|alu|ShiftLeft0~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~18_combout\ & \datapath|alu|ShiftLeft0~16_combout\)) # (\datapath|alumux2|f[2]~6_combout\))) ) ) ) # ( 
-- \datapath|alu|ShiftLeft0~17_combout\ & ( !\datapath|alu|ShiftLeft0~6_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftLeft0~18_combout\)) ) ) ) # ( !\datapath|alu|ShiftLeft0~17_combout\ & ( 
-- !\datapath|alu|ShiftLeft0~6_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~18_combout\ & \datapath|alu|ShiftLeft0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000010000000100001000100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~18_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~16_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~6_combout\,
	combout => \datapath|alu|ShiftLeft0~19_combout\);

-- Location: LABCELL_X25_Y27_N8
\datapath|alu|Selector26~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector26~1_combout\ = ( \datapath|alu|Add1~25_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|ShiftLeft0~19_combout\))) # (\datapath|alu|Selector28~2_combout\ & 
-- (\datapath|alu|ShiftRight0~28_combout\)))) # (\datapath|alu|Selector28~1_combout\ & (((!\datapath|alu|Selector28~2_combout\)))) ) ) # ( !\datapath|alu|Add1~25_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\ & 
-- ((\datapath|alu|ShiftLeft0~19_combout\))) # (\datapath|alu|Selector28~2_combout\ & (\datapath|alu|ShiftRight0~28_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101000000111111010100000011111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight0~28_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~19_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~2_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~25_sumout\,
	combout => \datapath|alu|Selector26~1_combout\);

-- Location: MLABCELL_X24_Y24_N14
\datapath|alumux2|f[5]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[5]~9_combout\ = ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(25),
	datae => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[5]~9_combout\);

-- Location: MLABCELL_X29_Y27_N10
\datapath|alumux1|f[5]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[5]~10_combout\ = (!\datapath|alumux1|f[6]~4_combout\ & \datapath|alumux1|f[5]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[6]~4_combout\,
	datad => \datapath|alumux1|ALT_INV_f[5]~3_combout\,
	combout => \datapath|alumux1|f[5]~10_combout\);

-- Location: MLABCELL_X29_Y27_N24
\datapath|alu|Selector26~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector26~0_combout\ = ( \datapath|alu|ShiftRight1~42_combout\ & ( \datapath|alumux1|f[5]~10_combout\ & ( (!\control|WideOr1~0_combout\ & (!\datapath|alumux2|f[5]~9_combout\)) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux2|f[5]~9_combout\ & ((!\datapath|ir|data\(12)) # (!\datapath|ir|data\(13)))) # (\datapath|alumux2|f[5]~9_combout\ & ((\datapath|ir|data\(13)) # (\datapath|ir|data\(12)))))) ) ) ) # ( !\datapath|alu|ShiftRight1~42_combout\ & ( 
-- \datapath|alumux1|f[5]~10_combout\ & ( (!\control|WideOr1~0_combout\ & (!\datapath|alumux2|f[5]~9_combout\)) # (\control|WideOr1~0_combout\ & ((!\datapath|alumux2|f[5]~9_combout\ & (!\datapath|ir|data\(12))) # (\datapath|alumux2|f[5]~9_combout\ & 
-- ((\datapath|ir|data\(13)))))) ) ) ) # ( \datapath|alu|ShiftRight1~42_combout\ & ( !\datapath|alumux1|f[5]~10_combout\ & ( (!\control|WideOr1~0_combout\ & (\datapath|alumux2|f[5]~9_combout\)) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(12) & 
-- (\datapath|alumux2|f[5]~9_combout\)) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)))))) ) ) ) # ( !\datapath|alu|ShiftRight1~42_combout\ & ( !\datapath|alumux1|f[5]~10_combout\ & ( (\datapath|alumux2|f[5]~9_combout\ & 
-- ((!\control|WideOr1~0_combout\) # (!\datapath|ir|data\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001101110011001011001000110110011100110111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr1~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[5]~9_combout\,
	datac => \datapath|ir|ALT_INV_data\(12),
	datad => \datapath|ir|ALT_INV_data\(13),
	datae => \datapath|alu|ALT_INV_ShiftRight1~42_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[5]~10_combout\,
	combout => \datapath|alu|Selector26~0_combout\);

-- Location: MLABCELL_X29_Y27_N14
\datapath|alu|Selector26~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector26~2_combout\ = ( \datapath|alu|Selector26~1_combout\ & ( \datapath|alu|Selector26~0_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (((\datapath|alu|Selector26~3_combout\)) # (\datapath|alu|Selector28~4_combout\))) # 
-- (\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\) # ((\datapath|alu|Add0~21_sumout\)))) ) ) ) # ( !\datapath|alu|Selector26~1_combout\ & ( \datapath|alu|Selector26~0_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & 
-- (((\datapath|alu|Selector26~3_combout\)) # (\datapath|alu|Selector28~4_combout\))) # (\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Add0~21_sumout\))) ) ) ) # ( \datapath|alu|Selector26~1_combout\ & ( 
-- !\datapath|alu|Selector26~0_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (!\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Selector26~3_combout\)))) # (\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\) # 
-- ((\datapath|alu|Add0~21_sumout\)))) ) ) ) # ( !\datapath|alu|Selector26~1_combout\ & ( !\datapath|alu|Selector26~0_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (!\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Selector26~3_combout\)))) # 
-- (\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Add0~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datac => \datapath|alu|ALT_INV_Add0~21_sumout\,
	datad => \datapath|alu|ALT_INV_Selector26~3_combout\,
	datae => \datapath|alu|ALT_INV_Selector26~1_combout\,
	dataf => \datapath|alu|ALT_INV_Selector26~0_combout\,
	combout => \datapath|alu|Selector26~2_combout\);

-- Location: MLABCELL_X29_Y27_N0
\datapath|regfilemux|f[5]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[5]~29_combout\ = ( \datapath|alu|Selector26~2_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(5)) ) ) # ( !\datapath|alu|Selector26~2_combout\ & ( (\datapath|mdr|data\(5) & 
-- !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|mdr|ALT_INV_data\(5),
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector26~2_combout\,
	combout => \datapath|regfilemux|f[5]~29_combout\);

-- Location: LABCELL_X33_Y27_N12
\datapath|regfile|data~741feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~741feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~741feeder_combout\);

-- Location: FF_X33_Y27_N13
\datapath|regfile|data~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~741feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~741_q\);

-- Location: FF_X27_Y26_N21
\datapath|regfile|data~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~709_q\);

-- Location: FF_X21_Y26_N15
\datapath|regfile|data~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~677_q\);

-- Location: FF_X27_Y26_N7
\datapath|regfile|data~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~581_q\);

-- Location: FF_X26_Y28_N19
\datapath|regfile|data~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~549_q\);

-- Location: FF_X29_Y29_N5
\datapath|regfile|data~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~613_q\);

-- Location: LABCELL_X27_Y28_N2
\datapath|regfile|data~517feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~517feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~517feeder_combout\);

-- Location: FF_X27_Y28_N3
\datapath|regfile|data~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~517feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~517_q\);

-- Location: LABCELL_X27_Y26_N32
\datapath|regfile|data~1877\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1877_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~517_q\)) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~549_q\)))))) # (\datapath|ir|data\(17) & 
-- (\datapath|ir|data\(15))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~581_q\)) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~613_q\)))))) # (\datapath|ir|data\(17) & 
-- (\datapath|ir|data\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~581_q\,
	datad => \datapath|regfile|ALT_INV_data~549_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~613_q\,
	datag => \datapath|regfile|ALT_INV_data~517_q\,
	combout => \datapath|regfile|data~1877_combout\);

-- Location: FF_X29_Y27_N35
\datapath|regfile|data~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~645_q\);

-- Location: LABCELL_X27_Y26_N22
\datapath|regfile|data~1881\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1881_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1877_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1877_combout\ & (\datapath|regfile|data~645_q\)) # 
-- (\datapath|regfile|data~1877_combout\ & ((\datapath|regfile|data~677_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1877_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1877_combout\ 
-- & ((\datapath|regfile|data~709_q\))) # (\datapath|regfile|data~1877_combout\ & (\datapath|regfile|data~741_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~741_q\,
	datac => \datapath|regfile|ALT_INV_data~709_q\,
	datad => \datapath|regfile|ALT_INV_data~677_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1877_combout\,
	datag => \datapath|regfile|ALT_INV_data~645_q\,
	combout => \datapath|regfile|data~1881_combout\);

-- Location: MLABCELL_X18_Y26_N26
\datapath|regfile|data~933feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~933feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~933feeder_combout\);

-- Location: FF_X18_Y26_N27
\datapath|regfile|data~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~933feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~933_q\);

-- Location: FF_X29_Y27_N9
\datapath|regfile|data~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~965_q\);

-- Location: MLABCELL_X21_Y28_N2
\datapath|regfile|data~997feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~997feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~997feeder_combout\);

-- Location: FF_X21_Y28_N3
\datapath|regfile|data~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~997feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~997_q\);

-- Location: MLABCELL_X24_Y25_N10
\datapath|regfile|data~805feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~805feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~805feeder_combout\);

-- Location: FF_X24_Y25_N11
\datapath|regfile|data~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~805feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~805_q\);

-- Location: FF_X22_Y26_N1
\datapath|regfile|data~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~837_q\);

-- Location: FF_X24_Y24_N21
\datapath|regfile|data~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~869_q\);

-- Location: FF_X22_Y26_N35
\datapath|regfile|data~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~773_q\);

-- Location: LABCELL_X22_Y26_N32
\datapath|regfile|data~1885\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1885_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~773_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~805_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~837_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~869_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~805_q\,
	datac => \datapath|regfile|ALT_INV_data~837_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~869_q\,
	datag => \datapath|regfile|ALT_INV_data~773_q\,
	combout => \datapath|regfile|data~1885_combout\);

-- Location: FF_X22_Y26_N39
\datapath|regfile|data~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~901_q\);

-- Location: LABCELL_X22_Y26_N36
\datapath|regfile|data~1889\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1889_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1885_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1885_combout\ & ((\datapath|regfile|data~901_q\))) # 
-- (\datapath|regfile|data~1885_combout\ & (\datapath|regfile|data~933_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1885_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1885_combout\ & 
-- (\datapath|regfile|data~965_q\)) # (\datapath|regfile|data~1885_combout\ & ((\datapath|regfile|data~997_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~933_q\,
	datac => \datapath|regfile|ALT_INV_data~965_q\,
	datad => \datapath|regfile|ALT_INV_data~997_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1885_combout\,
	datag => \datapath|regfile|ALT_INV_data~901_q\,
	combout => \datapath|regfile|data~1889_combout\);

-- Location: MLABCELL_X26_Y24_N20
\datapath|regfile|data~165feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~165feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~165feeder_combout\);

-- Location: FF_X26_Y24_N21
\datapath|regfile|data~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~165feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~165_q\);

-- Location: MLABCELL_X21_Y29_N16
\datapath|regfile|data~229feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~229feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~229feeder_combout\);

-- Location: FF_X21_Y29_N17
\datapath|regfile|data~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~229feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~229_q\);

-- Location: FF_X25_Y28_N5
\datapath|regfile|data~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~197_q\);

-- Location: FF_X25_Y28_N25
\datapath|regfile|data~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~101_q\);

-- Location: FF_X25_Y28_N37
\datapath|regfile|data~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~37_q\);

-- Location: FF_X30_Y29_N3
\datapath|regfile|data~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~69_q\);

-- Location: LABCELL_X25_Y28_N38
\datapath|regfile|data~1864\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1864_combout\ = ( \datapath|ir|data\(17) & ( \datapath|ir|data\(16) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|ir|data\(17) & ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & ((\datapath|regfile|data~69_q\))) # 
-- (\datapath|ir|data\(15) & (\datapath|regfile|data~101_q\)) ) ) ) # ( \datapath|ir|data\(17) & ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|ir|data\(17) & ( !\datapath|ir|data\(16) & ( (\datapath|regfile|data~37_q\ & 
-- \datapath|ir|data\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111100001111010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~101_q\,
	datab => \datapath|regfile|ALT_INV_data~37_q\,
	datac => \datapath|regfile|ALT_INV_data~69_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(17),
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1864_combout\);

-- Location: FF_X27_Y31_N15
\datapath|regfile|data~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~133_q\);

-- Location: LABCELL_X25_Y28_N6
\datapath|regfile|data~1865\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1865_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1864_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1864_combout\ & ((\datapath|regfile|data~133_q\))) # 
-- (\datapath|regfile|data~1864_combout\ & (\datapath|regfile|data~165_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1864_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1864_combout\ & 
-- ((\datapath|regfile|data~197_q\))) # (\datapath|regfile|data~1864_combout\ & (\datapath|regfile|data~229_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~165_q\,
	datab => \datapath|regfile|ALT_INV_data~229_q\,
	datac => \datapath|regfile|ALT_INV_data~197_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1864_combout\,
	datag => \datapath|regfile|ALT_INV_data~133_q\,
	combout => \datapath|regfile|data~1865_combout\);

-- Location: FF_X30_Y23_N37
\datapath|regfile|data~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~485_q\);

-- Location: FF_X25_Y23_N21
\datapath|regfile|data~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~453_q\);

-- Location: MLABCELL_X21_Y28_N28
\datapath|regfile|data~421feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~421feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~421feeder_combout\);

-- Location: FF_X21_Y28_N29
\datapath|regfile|data~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~421feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~421_q\);

-- Location: LABCELL_X33_Y23_N14
\datapath|regfile|data~293feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~293feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~293feeder_combout\);

-- Location: FF_X33_Y23_N15
\datapath|regfile|data~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~293feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~293_q\);

-- Location: FF_X25_Y23_N17
\datapath|regfile|data~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~325_q\);

-- Location: MLABCELL_X29_Y31_N38
\datapath|regfile|data~357feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~357feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~357feeder_combout\);

-- Location: FF_X29_Y31_N39
\datapath|regfile|data~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~357feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~357_q\);

-- Location: FF_X25_Y23_N1
\datapath|regfile|data~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~29_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~261_q\);

-- Location: LABCELL_X25_Y23_N24
\datapath|regfile|data~1869\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1869_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~261_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~293_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~325_q\ & (!\datapath|ir|data\(17)))) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~357_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~293_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~325_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~357_q\,
	datag => \datapath|regfile|ALT_INV_data~261_q\,
	combout => \datapath|regfile|data~1869_combout\);

-- Location: LABCELL_X30_Y29_N38
\datapath|regfile|data~389feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~389feeder_combout\ = ( \datapath|regfilemux|f[5]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~29_combout\,
	combout => \datapath|regfile|data~389feeder_combout\);

-- Location: FF_X30_Y29_N39
\datapath|regfile|data~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~389feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~389_q\);

-- Location: LABCELL_X25_Y23_N22
\datapath|regfile|data~1873\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1873_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1869_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1869_combout\ & (\datapath|regfile|data~389_q\)) # 
-- (\datapath|regfile|data~1869_combout\ & ((\datapath|regfile|data~421_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1869_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1869_combout\ 
-- & ((\datapath|regfile|data~453_q\))) # (\datapath|regfile|data~1869_combout\ & (\datapath|regfile|data~485_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~485_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~453_q\,
	datad => \datapath|regfile|ALT_INV_data~421_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1869_combout\,
	datag => \datapath|regfile|ALT_INV_data~389_q\,
	combout => \datapath|regfile|data~1873_combout\);

-- Location: LABCELL_X27_Y26_N36
\datapath|regfile|data~1893\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1893_combout\ = ( \datapath|regfile|data~1865_combout\ & ( \datapath|regfile|data~1873_combout\ & ( (!\datapath|ir|data\(19)) # ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1881_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1889_combout\)))) ) ) ) # ( !\datapath|regfile|data~1865_combout\ & ( \datapath|regfile|data~1873_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|ir|data\(18))))) # (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1881_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1889_combout\))))) ) ) ) # ( \datapath|regfile|data~1865_combout\ & ( !\datapath|regfile|data~1873_combout\ & ( (!\datapath|ir|data\(19) & 
-- (((!\datapath|ir|data\(18))))) # (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1881_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1889_combout\))))) ) ) ) # ( !\datapath|regfile|data~1865_combout\ & ( 
-- !\datapath|regfile|data~1873_combout\ & ( (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1881_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1889_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|regfile|ALT_INV_data~1881_combout\,
	datac => \datapath|ir|ALT_INV_data\(18),
	datad => \datapath|regfile|ALT_INV_data~1889_combout\,
	datae => \datapath|regfile|ALT_INV_data~1865_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1873_combout\,
	combout => \datapath|regfile|data~1893_combout\);

-- Location: LABCELL_X27_Y26_N16
\datapath|alu|ShiftLeft0~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~27_combout\ = ( \datapath|alumux2|f[1]~4_combout\ & ( \datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|pc|data\(6))) # 
-- (\datapath|alumux2|f[1]~0_combout\ & ((\datapath|regfile|data~1893_combout\))))) ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( \datapath|regfile|data~1803_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|pc|data\(6)) # 
-- (\datapath|alumux2|f[1]~0_combout\))) ) ) ) # ( \datapath|alumux2|f[1]~4_combout\ & ( !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|pc|data\(6))) # 
-- (\datapath|alumux2|f[1]~0_combout\ & ((\datapath|regfile|data~1893_combout\))))) ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & (!\datapath|pc|data\(6) & 
-- \datapath|alumux2|f[0]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100011010000000000000000110111011000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datab => \datapath|pc|ALT_INV_data\(6),
	datac => \datapath|regfile|ALT_INV_data~1893_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1803_combout\,
	combout => \datapath|alu|ShiftLeft0~27_combout\);

-- Location: LABCELL_X27_Y26_N2
\datapath|alu|ShiftLeft0~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~26_combout\ = ( \datapath|regfile|data~1863DUPLICATE_combout\ & ( \datapath|regfile|data~1833DUPLICATE_combout\ & ( !\datapath|alumux2|f[1]~4_combout\ $ (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( 
-- !\datapath|regfile|data~1863DUPLICATE_combout\ & ( \datapath|regfile|data~1833DUPLICATE_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & !\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( \datapath|regfile|data~1863DUPLICATE_combout\ & ( 
-- !\datapath|regfile|data~1833DUPLICATE_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & \datapath|alumux2|f[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111111110000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~26_combout\);

-- Location: LABCELL_X30_Y27_N28
\datapath|alu|ShiftLeft0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~13_combout\ = ( \datapath|regfile|data~1923_combout\ & ( \datapath|regfile|data~1053_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1983_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1953_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1923_combout\ & ( \datapath|regfile|data~1053_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1983_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1953_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\)) ) ) ) # ( \datapath|regfile|data~1923_combout\ & ( 
-- !\datapath|regfile|data~1053_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1983_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1953_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) ) ) ) # ( !\datapath|regfile|data~1923_combout\ & ( !\datapath|regfile|data~1053_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1983_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1953_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1953_combout\,
	datad => \datapath|regfile|ALT_INV_data~1983_combout\,
	datae => \datapath|regfile|ALT_INV_data~1923_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1053_combout\,
	combout => \datapath|alu|ShiftLeft0~13_combout\);

-- Location: LABCELL_X25_Y22_N0
\datapath|alu|ShiftLeft0~111\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~111_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[2]~6_combout\ & (((\datapath|alu|ShiftLeft0~26_combout\) # (\datapath|alu|ShiftLeft0~27_combout\)))) # 
-- (\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftLeft0~13_combout\)))) ) ) # ( \datapath|alumux1|f[0]~0_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~1_combout\ & 
-- ((\datapath|alu|ShiftLeft0~26_combout\) # (\datapath|alu|ShiftLeft0~27_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010001100000000000000100010001100100011000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~1_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~27_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~26_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~13_combout\,
	combout => \datapath|alu|ShiftLeft0~111_combout\);

-- Location: MLABCELL_X26_Y23_N24
\datapath|alu|Add1~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~33_sumout\ = SUM(( (!\datapath|ir|data\(27)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1833DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~30\ ))
-- \datapath|alu|Add1~34\ = CARRY(( (!\datapath|ir|data\(27)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1833DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(27),
	dataf => \datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\,
	cin => \datapath|alu|Add1~30\,
	sumout => \datapath|alu|Add1~33_sumout\,
	cout => \datapath|alu|Add1~34\);

-- Location: LABCELL_X25_Y22_N18
\datapath|alu|Selector24~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector24~1_combout\ = ( \datapath|alu|ShiftLeft0~111_combout\ & ( \datapath|alu|Add1~33_sumout\ & ( (!\datapath|alu|Selector28~2_combout\) # ((!\datapath|alu|Selector28~1_combout\ & \datapath|alu|ShiftRight0~17_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~111_combout\ & ( \datapath|alu|Add1~33_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & \datapath|alu|ShiftRight0~17_combout\)) # (\datapath|alu|Selector28~1_combout\ & 
-- (!\datapath|alu|Selector28~2_combout\)) ) ) ) # ( \datapath|alu|ShiftLeft0~111_combout\ & ( !\datapath|alu|Add1~33_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alu|ShiftRight0~17_combout\))) ) ) 
-- ) # ( !\datapath|alu|ShiftLeft0~111_combout\ & ( !\datapath|alu|Add1~33_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & \datapath|alu|ShiftRight0~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101000001010101001010000010110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~17_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~111_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~33_sumout\,
	combout => \datapath|alu|Selector24~1_combout\);

-- Location: LABCELL_X27_Y25_N34
\datapath|alu|Add0~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~29_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1833_combout\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(27)) ) + ( 
-- \datapath|alu|Add0~26\ ))
-- \datapath|alu|Add0~30\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1833_combout\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(27)) ) + ( 
-- \datapath|alu|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1833_combout\,
	dataf => \datapath|ir|ALT_INV_data\(27),
	cin => \datapath|alu|Add0~26\,
	sumout => \datapath|alu|Add0~29_sumout\,
	cout => \datapath|alu|Add0~30\);

-- Location: MLABCELL_X24_Y22_N6
\datapath|alumux2|f[11]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[11]~15_combout\ = ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[11]~15_combout\);

-- Location: MLABCELL_X24_Y22_N14
\datapath|alumux1|f[11]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[11]~16_combout\ = ( \datapath|regfile|data~1713_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1713_combout\,
	combout => \datapath|alumux1|f[11]~16_combout\);

-- Location: MLABCELL_X24_Y22_N10
\datapath|alu|Selector20~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector20~1_combout\ = ( \datapath|alumux1|f[11]~16_combout\ & ( \datapath|alu|ShiftRight1~49_combout\ & ( (!\datapath|alumux2|f[11]~15_combout\ & ((!\datapath|ir|data\(13)) # ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\)))) # 
-- (\datapath|alumux2|f[11]~15_combout\ & (\control|WideOr1~0_combout\ & ((\datapath|ir|data\(12)) # (\datapath|ir|data\(13))))) ) ) ) # ( !\datapath|alumux1|f[11]~16_combout\ & ( \datapath|alu|ShiftRight1~49_combout\ & ( (!\datapath|ir|data\(12) & 
-- (((\datapath|alumux2|f[11]~15_combout\)))) # (\datapath|ir|data\(12) & ((!\control|WideOr1~0_combout\ & ((\datapath|alumux2|f[11]~15_combout\))) # (\control|WideOr1~0_combout\ & (!\datapath|ir|data\(13))))) ) ) ) # ( \datapath|alumux1|f[11]~16_combout\ & 
-- ( !\datapath|alu|ShiftRight1~49_combout\ & ( (!\datapath|alumux2|f[11]~15_combout\ & (((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\)))) # (\datapath|alumux2|f[11]~15_combout\ & (\datapath|ir|data\(13) & ((\control|WideOr1~0_combout\)))) ) ) ) 
-- # ( !\datapath|alumux1|f[11]~16_combout\ & ( !\datapath|alu|ShiftRight1~49_combout\ & ( (\datapath|alumux2|f[11]~15_combout\ & ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000110011001101000100110011001110101100110011011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(13),
	datab => \datapath|alumux2|ALT_INV_f[11]~15_combout\,
	datac => \datapath|ir|ALT_INV_data\(12),
	datad => \control|ALT_INV_WideOr1~0_combout\,
	datae => \datapath|alumux1|ALT_INV_f[11]~16_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~49_combout\,
	combout => \datapath|alu|Selector20~1_combout\);

-- Location: LABCELL_X27_Y25_N38
\datapath|alu|Add0~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~37_sumout\ = SUM(( (!\control|state.s_auipc~q\ & \datapath|ir|data\(29)) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1773DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add0~34\ ))
-- \datapath|alu|Add0~38\ = CARRY(( (!\control|state.s_auipc~q\ & \datapath|ir|data\(29)) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1773DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(29),
	dataf => \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\,
	cin => \datapath|alu|Add0~34\,
	sumout => \datapath|alu|Add0~37_sumout\,
	cout => \datapath|alu|Add0~38\);

-- Location: LABCELL_X27_Y24_N20
\datapath|alu|Add0~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~41_sumout\ = SUM(( (!\control|state.s_auipc~q\ & \datapath|ir|data\(30)) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1683DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add0~38\ ))
-- \datapath|alu|Add0~42\ = CARRY(( (!\control|state.s_auipc~q\ & \datapath|ir|data\(30)) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1683DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(30),
	dataf => \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\,
	cin => \datapath|alu|Add0~38\,
	sumout => \datapath|alu|Add0~41_sumout\,
	cout => \datapath|alu|Add0~42\);

-- Location: LABCELL_X27_Y24_N22
\datapath|alu|Add0~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~45_sumout\ = SUM(( (!\control|state.s_auipc~q\ & \datapath|ir|data\(31)) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1713_combout\))) ) + ( 
-- \datapath|alu|Add0~42\ ))
-- \datapath|alu|Add0~46\ = CARRY(( (!\control|state.s_auipc~q\ & \datapath|ir|data\(31)) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1713_combout\))) ) + ( 
-- \datapath|alu|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(31),
	dataf => \datapath|regfile|ALT_INV_data~1713_combout\,
	cin => \datapath|alu|Add0~42\,
	sumout => \datapath|alu|Add0~45_sumout\,
	cout => \datapath|alu|Add0~46\);

-- Location: MLABCELL_X29_Y23_N24
\datapath|alu|Selector20~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector20~2_combout\ = ( \datapath|alu|Add0~45_sumout\ & ( !\datapath|alu|Selector16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~45_sumout\,
	combout => \datapath|alu|Selector20~2_combout\);

-- Location: MLABCELL_X24_Y27_N8
\datapath|alu|ShiftRight1~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~31_combout\ = ( \datapath|alu|ShiftRight1~10_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1533_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1443_combout\)))) ) ) # ( !\datapath|alu|ShiftRight1~10_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1533_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1443_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000001000000011111110100111101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1533_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1443_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~10_combout\,
	combout => \datapath|alu|ShiftRight1~31_combout\);

-- Location: MLABCELL_X29_Y23_N0
\datapath|alu|Selector20~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector20~5_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~32_combout\)) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|Selector20~0_combout\)))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~31_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|Selector20~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~31_combout\,
	datad => \datapath|alu|ALT_INV_Selector20~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~32_combout\,
	combout => \datapath|alu|Selector20~5_combout\);

-- Location: FF_X29_Y21_N37
\datapath|regfile|data~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~168_q\);

-- Location: FF_X32_Y25_N29
\datapath|regfile|data~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~200_q\);

-- Location: FF_X32_Y25_N5
\datapath|regfile|data~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~104_q\);

-- Location: FF_X32_Y23_N31
\datapath|regfile|data~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~40_q\);

-- Location: MLABCELL_X21_Y21_N24
\datapath|regfile|data~72feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~72feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~72feeder_combout\);

-- Location: FF_X21_Y21_N25
\datapath|regfile|data~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~72feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~72_q\);

-- Location: MLABCELL_X32_Y25_N38
\datapath|regfile|data~1714\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1714_combout\ = ( \datapath|ir|data\(16) & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( \datapath|ir|data\(16) & ( 
-- !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(15) & ((\datapath|regfile|data~72_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~104_q\)) ) ) ) # ( !\datapath|ir|data\(16) & ( !\datapath|ir|data\(17) & ( (\datapath|regfile|data~40_q\ & 
-- \datapath|ir|data\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~104_q\,
	datab => \datapath|regfile|ALT_INV_data~40_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|regfile|ALT_INV_data~72_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1714_combout\);

-- Location: MLABCELL_X21_Y29_N2
\datapath|regfile|data~232feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~232feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~232feeder_combout\);

-- Location: FF_X21_Y29_N3
\datapath|regfile|data~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~232feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~232_q\);

-- Location: FF_X32_Y25_N7
\datapath|regfile|data~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~136_q\);

-- Location: MLABCELL_X32_Y25_N30
\datapath|regfile|data~1715\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1715_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1714_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1714_combout\ & (((\datapath|regfile|data~136_q\)))) # 
-- (\datapath|regfile|data~1714_combout\ & (\datapath|regfile|data~168_q\)))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1714_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1714_combout\ & 
-- (\datapath|regfile|data~200_q\)) # (\datapath|regfile|data~1714_combout\ & ((\datapath|regfile|data~232_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~168_q\,
	datac => \datapath|regfile|ALT_INV_data~200_q\,
	datad => \datapath|regfile|ALT_INV_data~1714_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~232_q\,
	datag => \datapath|regfile|ALT_INV_data~136_q\,
	combout => \datapath|regfile|data~1715_combout\);

-- Location: MLABCELL_X32_Y24_N20
\datapath|regfile|data~936feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~936feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~936feeder_combout\);

-- Location: FF_X32_Y24_N21
\datapath|regfile|data~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~936feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~936_q\);

-- Location: MLABCELL_X32_Y24_N16
\datapath|regfile|data~1000feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1000feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~1000feeder_combout\);

-- Location: FF_X32_Y24_N17
\datapath|regfile|data~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1000feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1000_q\);

-- Location: FF_X29_Y21_N1
\datapath|regfile|data~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~968_q\);

-- Location: LABCELL_X33_Y26_N18
\datapath|regfile|data~808feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~808feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~808feeder_combout\);

-- Location: FF_X33_Y26_N19
\datapath|regfile|data~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~808feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~808_q\);

-- Location: LABCELL_X33_Y26_N38
\datapath|regfile|data~840feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~840feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~840feeder_combout\);

-- Location: FF_X33_Y26_N39
\datapath|regfile|data~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~840feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~840_q\);

-- Location: MLABCELL_X24_Y21_N16
\datapath|regfile|data~872feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~872feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~872feeder_combout\);

-- Location: FF_X24_Y21_N17
\datapath|regfile|data~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~872feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~872_q\);

-- Location: LABCELL_X33_Y26_N4
\datapath|regfile|data~776feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~776feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~776feeder_combout\);

-- Location: FF_X33_Y26_N5
\datapath|regfile|data~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~776feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~776_q\);

-- Location: LABCELL_X33_Y26_N0
\datapath|regfile|data~1735\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1735_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~776_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~808_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~840_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~872_q\))))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~808_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~840_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~872_q\,
	datag => \datapath|regfile|ALT_INV_data~776_q\,
	combout => \datapath|regfile|data~1735_combout\);

-- Location: FF_X32_Y24_N27
\datapath|regfile|data~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~904_q\);

-- Location: MLABCELL_X32_Y24_N24
\datapath|regfile|data~1739\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1739_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1735_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1735_combout\ & ((\datapath|regfile|data~904_q\))) # 
-- (\datapath|regfile|data~1735_combout\ & (\datapath|regfile|data~936_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1735_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1735_combout\ & 
-- ((\datapath|regfile|data~968_q\))) # (\datapath|regfile|data~1735_combout\ & (\datapath|regfile|data~1000_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~936_q\,
	datab => \datapath|regfile|ALT_INV_data~1000_q\,
	datac => \datapath|regfile|ALT_INV_data~968_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1735_combout\,
	datag => \datapath|regfile|ALT_INV_data~904_q\,
	combout => \datapath|regfile|data~1739_combout\);

-- Location: FF_X32_Y23_N29
\datapath|regfile|data~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~424_q\);

-- Location: MLABCELL_X32_Y21_N8
\datapath|regfile|data~488feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~488feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~488feeder_combout\);

-- Location: FF_X32_Y21_N9
\datapath|regfile|data~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~488feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~488_q\);

-- Location: FF_X32_Y23_N37
\datapath|regfile|data~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~456_q\);

-- Location: LABCELL_X33_Y24_N18
\datapath|regfile|data~360feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~360feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~360feeder_combout\);

-- Location: FF_X33_Y24_N19
\datapath|regfile|data~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~360feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~360_q\);

-- Location: MLABCELL_X35_Y24_N32
\datapath|regfile|data~296feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~296feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~296feeder_combout\);

-- Location: FF_X35_Y24_N33
\datapath|regfile|data~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~296feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~296_q\);

-- Location: LABCELL_X33_Y24_N36
\datapath|regfile|data~328feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~328feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~328feeder_combout\);

-- Location: FF_X33_Y24_N37
\datapath|regfile|data~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~328feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~328_q\);

-- Location: LABCELL_X33_Y24_N16
\datapath|regfile|data~264feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~264feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~264feeder_combout\);

-- Location: FF_X33_Y24_N17
\datapath|regfile|data~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~264feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~264_q\);

-- Location: LABCELL_X33_Y24_N6
\datapath|regfile|data~1719\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1719_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~264_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~296_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~328_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~360_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~360_q\,
	datab => \datapath|regfile|ALT_INV_data~296_q\,
	datac => \datapath|regfile|ALT_INV_data~328_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~264_q\,
	combout => \datapath|regfile|data~1719_combout\);

-- Location: FF_X33_Y23_N27
\datapath|regfile|data~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~392_q\);

-- Location: MLABCELL_X32_Y23_N38
\datapath|regfile|data~1723\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1723_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1719_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1719_combout\ & ((\datapath|regfile|data~392_q\))) # 
-- (\datapath|regfile|data~1719_combout\ & (\datapath|regfile|data~424_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1719_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1719_combout\ & 
-- ((\datapath|regfile|data~456_q\))) # (\datapath|regfile|data~1719_combout\ & (\datapath|regfile|data~488_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~424_q\,
	datab => \datapath|regfile|ALT_INV_data~488_q\,
	datac => \datapath|regfile|ALT_INV_data~456_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1719_combout\,
	datag => \datapath|regfile|ALT_INV_data~392_q\,
	combout => \datapath|regfile|data~1723_combout\);

-- Location: LABCELL_X27_Y25_N14
\datapath|regfile|data~1743DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1743DUPLICATE_combout\ = ( \datapath|regfile|data~1739_combout\ & ( \datapath|regfile|data~1723_combout\ & ( ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1715_combout\)) # (\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1731_combout\)))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1739_combout\ & ( \datapath|regfile|data~1723_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1715_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1731_combout\)))) ) ) ) # ( \datapath|regfile|data~1739_combout\ & ( !\datapath|regfile|data~1723_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & (\datapath|regfile|data~1715_combout\))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1731_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( !\datapath|regfile|data~1739_combout\ & ( 
-- !\datapath|regfile|data~1723_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1715_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1731_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1715_combout\,
	datad => \datapath|regfile|ALT_INV_data~1731_combout\,
	datae => \datapath|regfile|ALT_INV_data~1739_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1723_combout\,
	combout => \datapath|regfile|data~1743DUPLICATE_combout\);

-- Location: MLABCELL_X26_Y23_N26
\datapath|alu|Add1~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~37_sumout\ = SUM(( (!\datapath|ir|data\(28)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1743DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~34\ ))
-- \datapath|alu|Add1~38\ = CARRY(( (!\datapath|ir|data\(28)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1743DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(28),
	dataf => \datapath|regfile|ALT_INV_data~1743DUPLICATE_combout\,
	cin => \datapath|alu|Add1~34\,
	sumout => \datapath|alu|Add1~37_sumout\,
	cout => \datapath|alu|Add1~38\);

-- Location: MLABCELL_X26_Y23_N28
\datapath|alu|Add1~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~41_sumout\ = SUM(( (!\datapath|ir|data\(29)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1773DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~38\ ))
-- \datapath|alu|Add1~42\ = CARRY(( (!\datapath|ir|data\(29)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1773DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(29),
	dataf => \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\,
	cin => \datapath|alu|Add1~38\,
	sumout => \datapath|alu|Add1~41_sumout\,
	cout => \datapath|alu|Add1~42\);

-- Location: MLABCELL_X26_Y23_N30
\datapath|alu|Add1~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~45_sumout\ = SUM(( (!\datapath|ir|data\(30)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1683DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~42\ ))
-- \datapath|alu|Add1~46\ = CARRY(( (!\datapath|ir|data\(30)) # (\control|state.s_auipc~q\) ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1683DUPLICATE_combout\))) ) + ( 
-- \datapath|alu|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(30),
	dataf => \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\,
	cin => \datapath|alu|Add1~42\,
	sumout => \datapath|alu|Add1~45_sumout\,
	cout => \datapath|alu|Add1~46\);

-- Location: MLABCELL_X26_Y23_N32
\datapath|alu|Add1~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~49_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1713_combout\))) ) + ( (!\datapath|ir|data\(31)) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~46\ ))
-- \datapath|alu|Add1~50\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1713_combout\))) ) + ( (!\datapath|ir|data\(31)) # (\control|state.s_auipc~q\) ) + ( 
-- \datapath|alu|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1713_combout\,
	dataf => \datapath|ir|ALT_INV_data\(31),
	cin => \datapath|alu|Add1~46\,
	sumout => \datapath|alu|Add1~49_sumout\,
	cout => \datapath|alu|Add1~50\);

-- Location: MLABCELL_X24_Y22_N16
\datapath|alu|ShiftRight0~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~22_combout\ = ( \datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~2_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) # ( !\datapath|alu|ShiftRight1~34_combout\ & ( 
-- (\datapath|alu|ShiftLeft0~2_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1113_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~34_combout\,
	combout => \datapath|alu|ShiftRight0~22_combout\);

-- Location: LABCELL_X27_Y26_N4
\datapath|alu|ShiftLeft0~38\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~38_combout\ = ( \datapath|alu|ShiftLeft0~26_combout\ ) # ( !\datapath|alu|ShiftLeft0~26_combout\ & ( \datapath|alu|ShiftLeft0~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_ShiftLeft0~27_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~26_combout\,
	combout => \datapath|alu|ShiftLeft0~38_combout\);

-- Location: MLABCELL_X26_Y27_N38
\datapath|alu|ShiftLeft0~39\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~39_combout\ = ( \datapath|regfile|data~1713_combout\ & ( \datapath|regfile|data~1683_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1773_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1743_combout\)))) ) ) ) # ( !\datapath|regfile|data~1713_combout\ & ( \datapath|regfile|data~1683_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1773_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1743_combout\))))) ) ) ) # ( \datapath|regfile|data~1713_combout\ & ( 
-- !\datapath|regfile|data~1683_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1773_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1743_combout\))))) ) ) ) # ( !\datapath|regfile|data~1713_combout\ & ( !\datapath|regfile|data~1683_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1773_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1743_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1773_combout\,
	datad => \datapath|regfile|ALT_INV_data~1743_combout\,
	datae => \datapath|regfile|ALT_INV_data~1713_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1683_combout\,
	combout => \datapath|alu|ShiftLeft0~39_combout\);

-- Location: LABCELL_X27_Y26_N12
\datapath|alu|ShiftLeft0~40\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~40_combout\ = ( \datapath|alu|ShiftLeft0~13_combout\ & ( (\datapath|alu|ShiftLeft0~39_combout\) # (\datapath|alu|ShiftLeft0~0_combout\) ) ) # ( !\datapath|alu|ShiftLeft0~13_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & 
-- \datapath|alu|ShiftLeft0~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~39_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~13_combout\,
	combout => \datapath|alu|ShiftLeft0~40_combout\);

-- Location: LABCELL_X27_Y26_N10
\datapath|alu|ShiftLeft0~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~41_combout\ = ( \datapath|alu|ShiftLeft0~38_combout\ & ( \datapath|alu|ShiftLeft0~40_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alumux2|f[2]~6_combout\ & 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux1|f[0]~0_combout\) # (\datapath|alu|ShiftLeft0~1_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~38_combout\ & ( \datapath|alu|ShiftLeft0~40_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & 
-- !\datapath|alumux2|f[2]~6_combout\) ) ) ) # ( \datapath|alu|ShiftLeft0~38_combout\ & ( !\datapath|alu|ShiftLeft0~40_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alumux1|f[0]~0_combout\) # 
-- (\datapath|alu|ShiftLeft0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011000010101010000000001010101010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~1_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~38_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~40_combout\,
	combout => \datapath|alu|ShiftLeft0~41_combout\);

-- Location: LABCELL_X27_Y23_N30
\datapath|alu|Selector20~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector20~3_combout\ = ( \datapath|alu|ShiftRight0~22_combout\ & ( \datapath|alu|ShiftLeft0~41_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((!\datapath|alu|Selector28~2_combout\ & 
-- \datapath|alu|Add1~49_sumout\)))) ) ) ) # ( !\datapath|alu|ShiftRight0~22_combout\ & ( \datapath|alu|ShiftLeft0~41_combout\ & ( (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\) # 
-- (\datapath|alu|Add1~49_sumout\)))) ) ) ) # ( \datapath|alu|ShiftRight0~22_combout\ & ( !\datapath|alu|ShiftLeft0~41_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector28~1_combout\ & 
-- \datapath|alu|Add1~49_sumout\)) # (\datapath|alu|Selector28~2_combout\ & (!\datapath|alu|Selector28~1_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight0~22_combout\ & ( !\datapath|alu|ShiftLeft0~41_combout\ & ( (\datapath|alu|Selector16~0_combout\ & 
-- (!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector28~1_combout\ & \datapath|alu|Add1~49_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100000001010001000000010001000101000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datad => \datapath|alu|ALT_INV_Add1~49_sumout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~22_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~41_combout\,
	combout => \datapath|alu|Selector20~3_combout\);

-- Location: MLABCELL_X29_Y23_N18
\datapath|alu|Selector20~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector20~4_combout\ = ( \datapath|alu|Selector20~5_combout\ & ( \datapath|alu|Selector20~3_combout\ ) ) # ( !\datapath|alu|Selector20~5_combout\ & ( \datapath|alu|Selector20~3_combout\ & ( (\datapath|alu|Selector28~3_combout\ & 
-- ((\datapath|alu|Selector20~1_combout\) # (\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector20~5_combout\ & ( !\datapath|alu|Selector20~3_combout\ ) ) # ( !\datapath|alu|Selector20~5_combout\ & ( !\datapath|alu|Selector20~3_combout\ & ( 
-- (\datapath|alu|Selector28~3_combout\ & ((!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector20~1_combout\)) # (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector20~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101111111111111111100010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector20~1_combout\,
	datad => \datapath|alu|ALT_INV_Selector20~2_combout\,
	datae => \datapath|alu|ALT_INV_Selector20~5_combout\,
	dataf => \datapath|alu|ALT_INV_Selector20~3_combout\,
	combout => \datapath|alu|Selector20~4_combout\);

-- Location: MLABCELL_X29_Y21_N26
\datapath|regfilemux|f[11]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[11]~23_combout\ = ( \datapath|alu|Selector20~4_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(11)) ) ) # ( !\datapath|alu|Selector20~4_combout\ & ( (\datapath|mdr|data\(11) & 
-- !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(11),
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector20~4_combout\,
	combout => \datapath|regfilemux|f[11]~23_combout\);

-- Location: MLABCELL_X32_Y24_N18
\datapath|regfile|data~1003feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1003feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~1003feeder_combout\);

-- Location: FF_X32_Y24_N19
\datapath|regfile|data~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1003feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1003_q\);

-- Location: MLABCELL_X32_Y24_N22
\datapath|regfile|data~939feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~939feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~939feeder_combout\);

-- Location: FF_X32_Y24_N23
\datapath|regfile|data~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~939feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~939_q\);

-- Location: FF_X29_Y21_N35
\datapath|regfile|data~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~971_q\);

-- Location: LABCELL_X33_Y26_N16
\datapath|regfile|data~811feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~811feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~811feeder_combout\);

-- Location: FF_X33_Y26_N17
\datapath|regfile|data~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~811feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~811_q\);

-- Location: FF_X33_Y26_N21
\datapath|regfile|data~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~843_q\);

-- Location: MLABCELL_X24_Y24_N22
\datapath|regfile|data~875feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~875feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~875feeder_combout\);

-- Location: FF_X24_Y24_N23
\datapath|regfile|data~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~875feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~875_q\);

-- Location: LABCELL_X33_Y26_N6
\datapath|regfile|data~779feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~779feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~779feeder_combout\);

-- Location: FF_X33_Y26_N7
\datapath|regfile|data~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~779feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~779_q\);

-- Location: LABCELL_X33_Y26_N22
\datapath|regfile|data~1705\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1705_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~779_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~811_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~843_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~875_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~811_q\,
	datac => \datapath|regfile|ALT_INV_data~843_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~875_q\,
	datag => \datapath|regfile|ALT_INV_data~779_q\,
	combout => \datapath|regfile|data~1705_combout\);

-- Location: FF_X32_Y24_N7
\datapath|regfile|data~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~907_q\);

-- Location: MLABCELL_X32_Y24_N4
\datapath|regfile|data~1709\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1709_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1705_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1705_combout\ & ((\datapath|regfile|data~907_q\))) # 
-- (\datapath|regfile|data~1705_combout\ & (\datapath|regfile|data~939_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1705_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1705_combout\ & 
-- ((\datapath|regfile|data~971_q\))) # (\datapath|regfile|data~1705_combout\ & (\datapath|regfile|data~1003_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1003_q\,
	datab => \datapath|regfile|ALT_INV_data~939_q\,
	datac => \datapath|regfile|ALT_INV_data~971_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1705_combout\,
	datag => \datapath|regfile|ALT_INV_data~907_q\,
	combout => \datapath|regfile|data~1709_combout\);

-- Location: FF_X27_Y24_N13
\datapath|regfile|data~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~235_q\);

-- Location: FF_X26_Y24_N25
\datapath|regfile|data~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~171_q\);

-- Location: FF_X32_Y25_N17
\datapath|regfile|data~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~203_q\);

-- Location: FF_X32_Y25_N1
\datapath|regfile|data~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~107_q\);

-- Location: MLABCELL_X32_Y23_N8
\datapath|regfile|data~43feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~43feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~43feeder_combout\);

-- Location: FF_X32_Y23_N9
\datapath|regfile|data~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~43feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~43_q\);

-- Location: LABCELL_X30_Y29_N14
\datapath|regfile|data~75feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~75feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~75feeder_combout\);

-- Location: FF_X30_Y29_N15
\datapath|regfile|data~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~75feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~75_q\);

-- Location: MLABCELL_X32_Y25_N32
\datapath|regfile|data~1684\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1684_combout\ = ( \datapath|ir|data\(16) & ( \datapath|ir|data\(15) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~107_q\) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(15) & ( (\datapath|ir|data\(17)) # 
-- (\datapath|regfile|data~43_q\) ) ) ) # ( \datapath|ir|data\(16) & ( !\datapath|ir|data\(15) & ( (!\datapath|ir|data\(17) & \datapath|regfile|data~75_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000111111001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~107_q\,
	datab => \datapath|regfile|ALT_INV_data~43_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|regfile|ALT_INV_data~75_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1684_combout\);

-- Location: FF_X32_Y25_N37
\datapath|regfile|data~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~139_q\);

-- Location: MLABCELL_X32_Y25_N18
\datapath|regfile|data~1685\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1685_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1684_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1684_combout\ & ((\datapath|regfile|data~139_q\))) # 
-- (\datapath|regfile|data~1684_combout\ & (\datapath|regfile|data~171_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1684_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1684_combout\ & 
-- ((\datapath|regfile|data~203_q\))) # (\datapath|regfile|data~1684_combout\ & (\datapath|regfile|data~235_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~235_q\,
	datab => \datapath|regfile|ALT_INV_data~171_q\,
	datac => \datapath|regfile|ALT_INV_data~203_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1684_combout\,
	datag => \datapath|regfile|ALT_INV_data~139_q\,
	combout => \datapath|regfile|data~1685_combout\);

-- Location: MLABCELL_X32_Y23_N10
\datapath|regfile|data~427feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~427feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~427feeder_combout\);

-- Location: FF_X32_Y23_N11
\datapath|regfile|data~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~427feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~427_q\);

-- Location: FF_X32_Y23_N25
\datapath|regfile|data~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~459_q\);

-- Location: FF_X30_Y25_N19
\datapath|regfile|data~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~491_q\);

-- Location: MLABCELL_X35_Y24_N20
\datapath|regfile|data~299feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~299feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~299feeder_combout\);

-- Location: FF_X35_Y24_N21
\datapath|regfile|data~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~299feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~299_q\);

-- Location: LABCELL_X33_Y24_N14
\datapath|regfile|data~363feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~363feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~363feeder_combout\);

-- Location: FF_X33_Y24_N15
\datapath|regfile|data~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~363feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~363_q\);

-- Location: LABCELL_X33_Y24_N12
\datapath|regfile|data~331feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~331feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~331feeder_combout\);

-- Location: FF_X33_Y24_N13
\datapath|regfile|data~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~331feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~331_q\);

-- Location: FF_X33_Y24_N27
\datapath|regfile|data~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~267_q\);

-- Location: LABCELL_X33_Y24_N24
\datapath|regfile|data~1689\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1689_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~267_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~299_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~331_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~363_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~299_q\,
	datab => \datapath|regfile|ALT_INV_data~363_q\,
	datac => \datapath|regfile|ALT_INV_data~331_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~267_q\,
	combout => \datapath|regfile|data~1689_combout\);

-- Location: FF_X30_Y23_N17
\datapath|regfile|data~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~395_q\);

-- Location: MLABCELL_X32_Y23_N26
\datapath|regfile|data~1693\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1693_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1689_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1689_combout\ & ((\datapath|regfile|data~395_q\))) # 
-- (\datapath|regfile|data~1689_combout\ & (\datapath|regfile|data~427_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1689_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1689_combout\ & 
-- (\datapath|regfile|data~459_q\)) # (\datapath|regfile|data~1689_combout\ & ((\datapath|regfile|data~491_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~427_q\,
	datac => \datapath|regfile|ALT_INV_data~459_q\,
	datad => \datapath|regfile|ALT_INV_data~491_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1689_combout\,
	datag => \datapath|regfile|ALT_INV_data~395_q\,
	combout => \datapath|regfile|data~1693_combout\);

-- Location: MLABCELL_X24_Y29_N2
\datapath|regfile|data~683feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~683feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~683feeder_combout\);

-- Location: FF_X24_Y29_N3
\datapath|regfile|data~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~683feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~683_q\);

-- Location: MLABCELL_X24_Y29_N0
\datapath|regfile|data~715feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~715feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~715feeder_combout\);

-- Location: FF_X24_Y29_N1
\datapath|regfile|data~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~715feeder_combout\,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~715_q\);

-- Location: MLABCELL_X26_Y21_N30
\datapath|regfile|data~747feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~747feeder_combout\ = ( \datapath|regfilemux|f[11]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~23_combout\,
	combout => \datapath|regfile|data~747feeder_combout\);

-- Location: FF_X26_Y21_N31
\datapath|regfile|data~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~747feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~747_q\);

-- Location: FF_X27_Y29_N3
\datapath|regfile|data~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~619_q\);

-- Location: FF_X27_Y29_N21
\datapath|regfile|data~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~587_q\);

-- Location: FF_X30_Y21_N27
\datapath|regfile|data~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~555_q\);

-- Location: FF_X27_Y29_N17
\datapath|regfile|data~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~523_q\);

-- Location: LABCELL_X27_Y29_N22
\datapath|regfile|data~1697\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1697_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & (((!\datapath|ir|data\(15) & (\datapath|regfile|data~523_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~555_q\)))))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~587_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~619_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~619_q\,
	datac => \datapath|regfile|ALT_INV_data~587_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~555_q\,
	datag => \datapath|regfile|ALT_INV_data~523_q\,
	combout => \datapath|regfile|data~1697_combout\);

-- Location: FF_X24_Y29_N11
\datapath|regfile|data~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~23_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~651_q\);

-- Location: MLABCELL_X24_Y29_N8
\datapath|regfile|data~1701\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1701_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1697_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1697_combout\ & ((\datapath|regfile|data~651_q\))) # 
-- (\datapath|regfile|data~1697_combout\ & (\datapath|regfile|data~683_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1697_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1697_combout\ & 
-- (\datapath|regfile|data~715_q\)) # (\datapath|regfile|data~1697_combout\ & ((\datapath|regfile|data~747_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~683_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~715_q\,
	datad => \datapath|regfile|ALT_INV_data~747_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1697_combout\,
	datag => \datapath|regfile|ALT_INV_data~651_q\,
	combout => \datapath|regfile|data~1701_combout\);

-- Location: LABCELL_X27_Y24_N10
\datapath|regfile|data~1713\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1713_combout\ = ( \datapath|regfile|data~1693_combout\ & ( \datapath|regfile|data~1701_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1685_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & 
-- ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1709_combout\)))) ) ) ) # ( !\datapath|regfile|data~1693_combout\ & ( \datapath|regfile|data~1701_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1685_combout\)) # 
-- (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & (\datapath|regfile|data~1709_combout\))) ) ) ) # ( \datapath|regfile|data~1693_combout\ & ( !\datapath|regfile|data~1701_combout\ & ( (!\datapath|ir|data\(18) & 
-- (!\datapath|ir|data\(19) & ((\datapath|regfile|data~1685_combout\)))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1709_combout\)))) ) ) ) # ( !\datapath|regfile|data~1693_combout\ & ( 
-- !\datapath|regfile|data~1701_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & ((\datapath|regfile|data~1685_combout\)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & (\datapath|regfile|data~1709_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1709_combout\,
	datad => \datapath|regfile|ALT_INV_data~1685_combout\,
	datae => \datapath|regfile|ALT_INV_data~1693_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1701_combout\,
	combout => \datapath|regfile|data~1713_combout\);

-- Location: LABCELL_X22_Y25_N36
\datapath|alumux1|f[12]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[12]~17_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1623_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfile|ALT_INV_data~1623_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[12]~17_combout\);

-- Location: LABCELL_X27_Y26_N14
\datapath|alumux2|f[12]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[12]~16_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(12) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datad => \datapath|ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[12]~16_combout\);

-- Location: MLABCELL_X24_Y26_N28
\datapath|alu|ShiftRight1~50\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~50_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( \datapath|alu|ShiftRight1~0_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	combout => \datapath|alu|ShiftRight1~50_combout\);

-- Location: LABCELL_X22_Y25_N2
\datapath|alu|Selector19~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~3_combout\ = ( \datapath|alumux2|f[12]~16_combout\ & ( \datapath|alu|ShiftRight1~50_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux1|f[12]~17_combout\)))) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|ir|data\(13) & ((!\datapath|alumux1|f[12]~17_combout\) # (\datapath|ir|data\(12)))) # (\datapath|ir|data\(13) & ((!\datapath|ir|data\(12)) # (\datapath|alumux1|f[12]~17_combout\))))) ) ) ) # ( !\datapath|alumux2|f[12]~16_combout\ & ( 
-- \datapath|alu|ShiftRight1~50_combout\ & ( (!\control|WideOr1~0_combout\ & (((\datapath|alumux1|f[12]~17_combout\)))) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(12) & ((\datapath|alumux1|f[12]~17_combout\))) # (\datapath|ir|data\(12) & 
-- (!\datapath|ir|data\(13))))) ) ) ) # ( \datapath|alumux2|f[12]~16_combout\ & ( !\datapath|alu|ShiftRight1~50_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux1|f[12]~17_combout\)))) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux1|f[12]~17_combout\ & ((!\datapath|ir|data\(12)))) # (\datapath|alumux1|f[12]~17_combout\ & (\datapath|ir|data\(13))))) ) ) ) # ( !\datapath|alumux2|f[12]~16_combout\ & ( !\datapath|alu|ShiftRight1~50_combout\ & ( 
-- (\datapath|alumux1|f[12]~17_combout\ & ((!\control|WideOr1~0_combout\) # (!\datapath|ir|data\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010111100011010000100001111010011101111000111100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr1~0_combout\,
	datab => \datapath|ir|ALT_INV_data\(13),
	datac => \datapath|alumux1|ALT_INV_f[12]~17_combout\,
	datad => \datapath|ir|ALT_INV_data\(12),
	datae => \datapath|alumux2|ALT_INV_f[12]~16_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~50_combout\,
	combout => \datapath|alu|Selector19~3_combout\);

-- Location: LABCELL_X22_Y25_N12
\datapath|alu|Selector19~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~5_combout\ = ( \datapath|regfile|data~1113_combout\ & ( \datapath|alu|ShiftRight1~0_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector28~2_combout\)) ) ) ) # ( 
-- !\datapath|regfile|data~1113_combout\ & ( \datapath|alu|ShiftRight1~0_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (!\datapath|alu|ShiftLeft0~2_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector28~2_combout\))) ) ) ) # ( 
-- \datapath|regfile|data~1113_combout\ & ( !\datapath|alu|ShiftRight1~0_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|ShiftLeft0~2_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector28~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000100000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datae => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	combout => \datapath|alu|Selector19~5_combout\);

-- Location: LABCELL_X27_Y27_N32
\datapath|alu|ShiftLeft0~43\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~43_combout\ = ( \datapath|alu|ShiftLeft0~3_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftLeft0~15_combout\)) # (\datapath|alumux2|f[2]~6_combout\ & ((\datapath|regfile|data~1053_combout\))) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~3_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftLeft0~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~15_combout\,
	datad => \datapath|regfile|ALT_INV_data~1053_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	combout => \datapath|alu|ShiftLeft0~43_combout\);

-- Location: LABCELL_X27_Y27_N4
\datapath|alu|ShiftLeft0~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~28_combout\ = ( \datapath|regfile|data~1893_combout\ & ( \datapath|regfile|data~1803_combout\ & ( (!\datapath|pc|data\(6)) # (\datapath|alumux2|f[1]~0_combout\) ) ) ) # ( !\datapath|regfile|data~1893_combout\ & ( 
-- \datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & ((!\datapath|pc|data\(6)))) # (\datapath|alumux2|f[1]~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\)) ) ) ) # ( \datapath|regfile|data~1893_combout\ & ( 
-- !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & ((!\datapath|pc|data\(6)))) # (\datapath|alumux2|f[1]~0_combout\ & (\datapath|alumux2|f[0]~2_combout\)) ) ) ) # ( !\datapath|regfile|data~1893_combout\ & ( 
-- !\datapath|regfile|data~1803_combout\ & ( (!\datapath|alumux2|f[1]~0_combout\ & !\datapath|pc|data\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100110000001111111100000011001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datad => \datapath|pc|ALT_INV_data\(6),
	datae => \datapath|regfile|ALT_INV_data~1893_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1803_combout\,
	combout => \datapath|alu|ShiftLeft0~28_combout\);

-- Location: LABCELL_X27_Y27_N14
\datapath|alu|ShiftLeft0~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~29_combout\ = ( \datapath|regfile|data~1743_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1833_combout\) ) ) # ( !\datapath|regfile|data~1743_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & 
-- \datapath|regfile|data~1833_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|regfile|ALT_INV_data~1833_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1743_combout\,
	combout => \datapath|alu|ShiftLeft0~29_combout\);

-- Location: LABCELL_X27_Y27_N34
\datapath|alu|ShiftLeft0~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~30_combout\ = ( \datapath|alu|ShiftLeft0~29_combout\ & ( (!\datapath|alu|ShiftLeft0~8_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|alu|ShiftLeft0~28_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~29_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alu|ShiftLeft0~28_combout\ & !\datapath|alu|ShiftLeft0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~28_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~29_combout\,
	combout => \datapath|alu|ShiftLeft0~30_combout\);

-- Location: MLABCELL_X24_Y24_N4
\datapath|alu|ShiftLeft0~42\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~42_combout\ = ( \datapath|regfile|data~1713_combout\ & ( \datapath|regfile|data~1773DUPLICATE_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1623_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1683_combout\)))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1713_combout\ & ( \datapath|regfile|data~1773DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1623_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1683_combout\))))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|alumux2|f[1]~4_combout\)))) ) ) ) # ( 
-- \datapath|regfile|data~1713_combout\ & ( !\datapath|regfile|data~1773DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1623_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1683_combout\))))) # (\datapath|alumux2|f[0]~2_combout\ & (((!\datapath|alumux2|f[1]~4_combout\)))) ) ) ) # ( !\datapath|regfile|data~1713_combout\ & ( !\datapath|regfile|data~1773DUPLICATE_combout\ & ( 
-- (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1623_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1683_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1623_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1683_combout\,
	datae => \datapath|regfile|ALT_INV_data~1713_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~42_combout\);

-- Location: LABCELL_X27_Y27_N38
\datapath|alu|ShiftLeft0~44DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~44DUPLICATE_combout\ = ( \datapath|alu|ShiftLeft0~30_combout\ & ( \datapath|alu|ShiftLeft0~42_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftLeft0~43_combout\)))) 
-- # (\datapath|alumux1|f[0]~0_combout\ & (\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~30_combout\ & ( \datapath|alu|ShiftLeft0~42_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & 
-- ((!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[2]~6_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~43_combout\))))) ) ) ) # ( \datapath|alu|ShiftLeft0~30_combout\ & ( !\datapath|alu|ShiftLeft0~42_combout\ & 
-- ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[2]~6_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & (((!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~43_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~30_combout\ & ( 
-- !\datapath|alu|ShiftLeft0~42_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftLeft0~43_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100010100000101110010000000100011001101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~43_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~30_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~42_combout\,
	combout => \datapath|alu|ShiftLeft0~44DUPLICATE_combout\);

-- Location: MLABCELL_X26_Y23_N34
\datapath|alu|Add1~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~53_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1623_combout\))) ) + ( !\datapath|alumux2|f[12]~16_combout\ ) + ( \datapath|alu|Add1~50\ ))
-- \datapath|alu|Add1~54\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1623_combout\))) ) + ( !\datapath|alumux2|f[12]~16_combout\ ) + ( \datapath|alu|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1623_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[12]~16_combout\,
	cin => \datapath|alu|Add1~50\,
	sumout => \datapath|alu|Add1~53_sumout\,
	cout => \datapath|alu|Add1~54\);

-- Location: LABCELL_X22_Y25_N34
\datapath|alu|Selector19~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~6_combout\ = ( \datapath|alu|ShiftLeft0~44DUPLICATE_combout\ & ( \datapath|alu|Add1~53_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alu|Selector19~5_combout\))) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~44DUPLICATE_combout\ & ( \datapath|alu|Add1~53_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & (((\datapath|alu|Selector28~1_combout\ & !\datapath|alu|Selector28~2_combout\)) # (\datapath|alu|Selector19~5_combout\))) ) ) ) # ( 
-- \datapath|alu|ShiftLeft0~44DUPLICATE_combout\ & ( !\datapath|alu|Add1~53_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & (((!\datapath|alu|Selector28~1_combout\ & !\datapath|alu|Selector28~2_combout\)) # (\datapath|alu|Selector19~5_combout\))) ) ) ) # 
-- ( !\datapath|alu|ShiftLeft0~44DUPLICATE_combout\ & ( !\datapath|alu|Add1~53_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & \datapath|alu|Selector19~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010000000101010100010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector19~5_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~44DUPLICATE_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~53_sumout\,
	combout => \datapath|alu|Selector19~6_combout\);

-- Location: LABCELL_X22_Y22_N36
\datapath|alu|ShiftRight1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~5_combout\ = ( \datapath|regfile|data~1653_combout\ & ( \datapath|regfile|data~1593_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1563_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1653_combout\ & ( \datapath|regfile|data~1593_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1623_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( \datapath|regfile|data~1653_combout\ & ( !\datapath|regfile|data~1593_combout\ & 
-- ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1623_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1563_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1653_combout\ & ( !\datapath|regfile|data~1593_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1563_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1563_combout\,
	datad => \datapath|regfile|ALT_INV_data~1623_combout\,
	datae => \datapath|regfile|ALT_INV_data~1653_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1593_combout\,
	combout => \datapath|alu|ShiftRight1~5_combout\);

-- Location: MLABCELL_X21_Y27_N14
\datapath|alu|Selector19~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~1_combout\ = ( \datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~5_combout\ & ( \datapath|alu|ShiftRight1~3_combout\ ) ) ) # ( !\datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~5_combout\ ) ) # ( 
-- \datapath|alumux2|f[2]~6_combout\ & ( !\datapath|alu|ShiftRight1~5_combout\ & ( \datapath|alu|ShiftRight1~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftRight1~3_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~5_combout\,
	combout => \datapath|alu|Selector19~1_combout\);

-- Location: LABCELL_X22_Y23_N22
\datapath|alu|Selector19~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~2_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|alu|Selector19~1_combout\ & ( (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|Selector19~0_combout\))) ) ) ) # ( 
-- !\datapath|alumux1|f[0]~0_combout\ & ( !\datapath|alu|Selector19~1_combout\ & ( (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & \datapath|alu|Selector19~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000000000011000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datad => \datapath|alu|ALT_INV_Selector19~0_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector19~1_combout\,
	combout => \datapath|alu|Selector19~2_combout\);

-- Location: LABCELL_X27_Y24_N24
\datapath|alu|Add0~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~49_sumout\ = SUM(( \datapath|alumux2|f[12]~16_combout\ ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1623_combout\))) ) + ( \datapath|alu|Add0~46\ ))
-- \datapath|alu|Add0~50\ = CARRY(( \datapath|alumux2|f[12]~16_combout\ ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1623_combout\))) ) + ( \datapath|alu|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux2|ALT_INV_f[12]~16_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1623_combout\,
	cin => \datapath|alu|Add0~46\,
	sumout => \datapath|alu|Add0~49_sumout\,
	cout => \datapath|alu|Add0~50\);

-- Location: LABCELL_X22_Y25_N38
\datapath|alu|Selector19~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~4_combout\ = ( \datapath|alu|Add0~49_sumout\ & ( !\datapath|alu|Selector16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~49_sumout\,
	combout => \datapath|alu|Selector19~4_combout\);

-- Location: LABCELL_X22_Y25_N16
\datapath|alu|Selector19~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~7_combout\ = ( \datapath|alu|Selector19~2_combout\ & ( \datapath|alu|Selector19~4_combout\ ) ) # ( !\datapath|alu|Selector19~2_combout\ & ( \datapath|alu|Selector19~4_combout\ & ( (\datapath|alu|Selector28~3_combout\ & 
-- ((\control|aluop[2]~0_combout\) # (\datapath|alu|Selector19~3_combout\))) ) ) ) # ( \datapath|alu|Selector19~2_combout\ & ( !\datapath|alu|Selector19~4_combout\ ) ) # ( !\datapath|alu|Selector19~2_combout\ & ( !\datapath|alu|Selector19~4_combout\ & ( 
-- (\datapath|alu|Selector28~3_combout\ & ((!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector19~3_combout\)) # (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector19~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101111111111111111100010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datab => \datapath|alu|ALT_INV_Selector19~3_combout\,
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector19~6_combout\,
	datae => \datapath|alu|ALT_INV_Selector19~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector19~4_combout\,
	combout => \datapath|alu|Selector19~7_combout\);

-- Location: LABCELL_X22_Y25_N6
\datapath|regfilemux|f[12]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[12]~20_combout\ = ( \datapath|mdr|data\(12) & ( \datapath|alu|Selector19~7_combout\ ) ) # ( !\datapath|mdr|data\(12) & ( \datapath|alu|Selector19~7_combout\ & ( \datapath|regfilemux|f[0]~0_combout\ ) ) ) # ( \datapath|mdr|data\(12) 
-- & ( !\datapath|alu|Selector19~7_combout\ & ( !\datapath|regfilemux|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|mdr|ALT_INV_data\(12),
	dataf => \datapath|alu|ALT_INV_Selector19~7_combout\,
	combout => \datapath|regfilemux|f[12]~20_combout\);

-- Location: FF_X29_Y26_N39
\datapath|regfile|data~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1004_q\);

-- Location: FF_X30_Y25_N39
\datapath|regfile|data~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~972_q\);

-- Location: FF_X35_Y25_N3
\datapath|regfile|data~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~940_q\);

-- Location: FF_X29_Y26_N19
\datapath|regfile|data~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~876_q\);

-- Location: LABCELL_X33_Y26_N10
\datapath|regfile|data~812feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~812feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~812feeder_combout\);

-- Location: FF_X33_Y26_N11
\datapath|regfile|data~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~812feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~812_q\);

-- Location: LABCELL_X33_Y26_N8
\datapath|regfile|data~844feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~844feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~844feeder_combout\);

-- Location: FF_X33_Y26_N9
\datapath|regfile|data~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~844feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~844_q\);

-- Location: FF_X33_Y26_N27
\datapath|regfile|data~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~780_q\);

-- Location: LABCELL_X33_Y26_N24
\datapath|regfile|data~1615\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1615_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~780_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~812_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~844_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~876_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~876_q\,
	datab => \datapath|regfile|ALT_INV_data~812_q\,
	datac => \datapath|regfile|ALT_INV_data~844_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~780_q\,
	combout => \datapath|regfile|data~1615_combout\);

-- Location: FF_X29_Y26_N7
\datapath|regfile|data~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~908_q\);

-- Location: MLABCELL_X29_Y26_N4
\datapath|regfile|data~1619\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1619_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1615_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1615_combout\ & (\datapath|regfile|data~908_q\)) # 
-- (\datapath|regfile|data~1615_combout\ & ((\datapath|regfile|data~940_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1615_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1615_combout\ 
-- & ((\datapath|regfile|data~972_q\))) # (\datapath|regfile|data~1615_combout\ & (\datapath|regfile|data~1004_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1004_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~972_q\,
	datad => \datapath|regfile|ALT_INV_data~940_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1615_combout\,
	datag => \datapath|regfile|ALT_INV_data~908_q\,
	combout => \datapath|regfile|data~1619_combout\);

-- Location: LABCELL_X27_Y21_N22
\datapath|regfile|data~428feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~428feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~428feeder_combout\);

-- Location: FF_X27_Y21_N23
\datapath|regfile|data~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~428feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~428_q\);

-- Location: FF_X30_Y24_N21
\datapath|regfile|data~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~460_q\);

-- Location: FF_X30_Y25_N9
\datapath|regfile|data~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~492_q\);

-- Location: FF_X35_Y24_N17
\datapath|regfile|data~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~300_q\);

-- Location: FF_X33_Y24_N7
\datapath|regfile|data~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~364_q\);

-- Location: FF_X33_Y24_N1
\datapath|regfile|data~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~332_q\);

-- Location: FF_X33_Y24_N3
\datapath|regfile|data~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~268_q\);

-- Location: LABCELL_X33_Y24_N0
\datapath|regfile|data~1599\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1599_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~268_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~300_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~332_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~364_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~300_q\,
	datab => \datapath|regfile|ALT_INV_data~364_q\,
	datac => \datapath|regfile|ALT_INV_data~332_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~268_q\,
	combout => \datapath|regfile|data~1599_combout\);

-- Location: FF_X35_Y25_N15
\datapath|regfile|data~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~396_q\);

-- Location: LABCELL_X30_Y24_N22
\datapath|regfile|data~1603\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1603_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1599_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1599_combout\ & ((\datapath|regfile|data~396_q\))) # 
-- (\datapath|regfile|data~1599_combout\ & (\datapath|regfile|data~428_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1599_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1599_combout\ & 
-- (\datapath|regfile|data~460_q\)) # (\datapath|regfile|data~1599_combout\ & ((\datapath|regfile|data~492_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~428_q\,
	datac => \datapath|regfile|ALT_INV_data~460_q\,
	datad => \datapath|regfile|ALT_INV_data~492_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1599_combout\,
	datag => \datapath|regfile|ALT_INV_data~396_q\,
	combout => \datapath|regfile|data~1603_combout\);

-- Location: FF_X30_Y30_N35
\datapath|regfile|data~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~236_q\);

-- Location: FF_X30_Y30_N27
\datapath|regfile|data~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~172_q\);

-- Location: FF_X29_Y30_N33
\datapath|regfile|data~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~204_q\);

-- Location: FF_X29_Y30_N25
\datapath|regfile|data~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~108_q\);

-- Location: FF_X29_Y30_N23
\datapath|regfile|data~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~76_q\);

-- Location: FF_X30_Y30_N1
\datapath|regfile|data~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~44_q\);

-- Location: MLABCELL_X29_Y30_N26
\datapath|regfile|data~1594\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1594_combout\ = ( \datapath|ir|data\(16) & ( \datapath|ir|data\(15) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~108_q\) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(15) & ( (\datapath|ir|data\(17)) # 
-- (\datapath|regfile|data~44_q\) ) ) ) # ( \datapath|ir|data\(16) & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~76_q\ & !\datapath|ir|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000001111111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~108_q\,
	datab => \datapath|regfile|ALT_INV_data~76_q\,
	datac => \datapath|regfile|ALT_INV_data~44_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1594_combout\);

-- Location: FF_X30_Y29_N27
\datapath|regfile|data~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~140_q\);

-- Location: MLABCELL_X29_Y30_N34
\datapath|regfile|data~1595\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1595_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1594_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1594_combout\ & ((\datapath|regfile|data~140_q\))) # 
-- (\datapath|regfile|data~1594_combout\ & (\datapath|regfile|data~172_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1594_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1594_combout\ & 
-- ((\datapath|regfile|data~204_q\))) # (\datapath|regfile|data~1594_combout\ & (\datapath|regfile|data~236_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~236_q\,
	datab => \datapath|regfile|ALT_INV_data~172_q\,
	datac => \datapath|regfile|ALT_INV_data~204_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1594_combout\,
	datag => \datapath|regfile|ALT_INV_data~140_q\,
	combout => \datapath|regfile|data~1595_combout\);

-- Location: LABCELL_X27_Y30_N2
\datapath|regfile|data~748feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~748feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~748feeder_combout\);

-- Location: FF_X27_Y30_N3
\datapath|regfile|data~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~748feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~748_q\);

-- Location: FF_X27_Y30_N17
\datapath|regfile|data~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~716_q\);

-- Location: LABCELL_X27_Y30_N0
\datapath|regfile|data~556feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~556feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~556feeder_combout\);

-- Location: FF_X27_Y30_N1
\datapath|regfile|data~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~556feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~556_q\);

-- Location: FF_X27_Y29_N27
\datapath|regfile|data~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~620_q\);

-- Location: FF_X27_Y29_N5
\datapath|regfile|data~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~588_q\);

-- Location: FF_X27_Y29_N31
\datapath|regfile|data~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~20_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~524_q\);

-- Location: LABCELL_X27_Y29_N28
\datapath|regfile|data~1607\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1607_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~524_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~556_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~588_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~620_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~556_q\,
	datab => \datapath|regfile|ALT_INV_data~620_q\,
	datac => \datapath|regfile|ALT_INV_data~588_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~524_q\,
	combout => \datapath|regfile|data~1607_combout\);

-- Location: LABCELL_X27_Y21_N10
\datapath|regfile|data~684feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~684feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~684feeder_combout\);

-- Location: FF_X27_Y21_N11
\datapath|regfile|data~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~684feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~684_q\);

-- Location: MLABCELL_X32_Y29_N34
\datapath|regfile|data~652feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~652feeder_combout\ = ( \datapath|regfilemux|f[12]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~20_combout\,
	combout => \datapath|regfile|data~652feeder_combout\);

-- Location: FF_X32_Y29_N35
\datapath|regfile|data~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~652feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~652_q\);

-- Location: LABCELL_X27_Y30_N18
\datapath|regfile|data~1611\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1611_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1607_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1607_combout\ & (\datapath|regfile|data~652_q\)) # 
-- (\datapath|regfile|data~1607_combout\ & ((\datapath|regfile|data~684_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1607_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1607_combout\ & 
-- (((\datapath|regfile|data~716_q\)))) # (\datapath|regfile|data~1607_combout\ & (\datapath|regfile|data~748_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~748_q\,
	datac => \datapath|regfile|ALT_INV_data~716_q\,
	datad => \datapath|regfile|ALT_INV_data~1607_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~684_q\,
	datag => \datapath|regfile|ALT_INV_data~652_q\,
	combout => \datapath|regfile|data~1611_combout\);

-- Location: LABCELL_X27_Y24_N6
\datapath|regfile|data~1623\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1623_combout\ = ( \datapath|regfile|data~1595_combout\ & ( \datapath|regfile|data~1611_combout\ & ( (!\datapath|ir|data\(18)) # ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1603_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1619_combout\))) ) ) ) # ( !\datapath|regfile|data~1595_combout\ & ( \datapath|regfile|data~1611_combout\ & ( (!\datapath|ir|data\(18) & (\datapath|ir|data\(19))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1603_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1619_combout\)))) ) ) ) # ( \datapath|regfile|data~1595_combout\ & ( !\datapath|regfile|data~1611_combout\ & ( (!\datapath|ir|data\(18) & 
-- (!\datapath|ir|data\(19))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1603_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1619_combout\)))) ) ) ) # ( !\datapath|regfile|data~1595_combout\ & ( 
-- !\datapath|regfile|data~1611_combout\ & ( (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1603_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1619_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1619_combout\,
	datad => \datapath|regfile|ALT_INV_data~1603_combout\,
	datae => \datapath|regfile|ALT_INV_data~1595_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1611_combout\,
	combout => \datapath|regfile|data~1623_combout\);

-- Location: MLABCELL_X29_Y25_N24
\datapath|alu|ShiftRight1~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~12_combout\ = ( \datapath|regfile|data~1623_combout\ & ( (\datapath|regfile|data~1713_combout\) # (\datapath|alumux2|f[0]~2_combout\) ) ) # ( !\datapath|regfile|data~1623_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- \datapath|regfile|data~1713_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1713_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1623_combout\,
	combout => \datapath|alu|ShiftRight1~12_combout\);

-- Location: MLABCELL_X29_Y25_N6
\datapath|alu|ShiftRight1~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~32_combout\ = ( \datapath|alu|ShiftRight1~12_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1653_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1563_combout\)))) ) ) # ( !\datapath|alu|ShiftRight1~12_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1653_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1563_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100010000010110111011101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|regfile|ALT_INV_data~1653_combout\,
	datac => \datapath|regfile|ALT_INV_data~1563_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~12_combout\,
	combout => \datapath|alu|ShiftRight1~32_combout\);

-- Location: MLABCELL_X29_Y25_N2
\datapath|alu|ShiftRight1~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~33_combout\ = ( \datapath|regfile|data~1773DUPLICATE_combout\ & ( \datapath|regfile|data~1683_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|ShiftRight1~14_combout\) # (\datapath|alumux2|f[1]~4_combout\))) ) ) 
-- ) # ( !\datapath|regfile|data~1773DUPLICATE_combout\ & ( \datapath|regfile|data~1683_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|alu|ShiftRight1~14_combout\))) # (\datapath|alumux2|f[1]~4_combout\ 
-- & (\datapath|alumux2|f[0]~2_combout\)))) ) ) ) # ( \datapath|regfile|data~1773DUPLICATE_combout\ & ( !\datapath|regfile|data~1683_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|alu|ShiftRight1~14_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\)))) ) ) ) # ( !\datapath|regfile|data~1773DUPLICATE_combout\ & ( !\datapath|regfile|data~1683_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftRight1~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000010000001100100000000100100011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~14_combout\,
	datae => \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1683_combout\,
	combout => \datapath|alu|ShiftRight1~33_combout\);

-- Location: MLABCELL_X29_Y23_N36
\datapath|alu|Selector24~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector24~3_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((((\datapath|alu|ShiftRight1~33_combout\))))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & 
-- (\datapath|alu|ShiftRight1~31_combout\))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~32_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~36_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001001000110010101110101011100000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~36_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~32_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~33_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~31_combout\,
	combout => \datapath|alu|Selector24~3_combout\);

-- Location: LABCELL_X25_Y22_N10
\datapath|alu|Selector24~2DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector24~2DUPLICATE_combout\ = ( \datapath|alu|Add0~29_sumout\ & ( \datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\) # ((\datapath|alu|Selector24~1_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector24~0_combout\)) # (\datapath|alu|Selector28~5_combout\))) ) ) ) # ( !\datapath|alu|Add0~29_sumout\ & ( \datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & 
-- ((!\datapath|alu|Selector28~5_combout\) # ((\datapath|alu|Selector24~1_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector24~0_combout\))) ) ) ) # ( \datapath|alu|Add0~29_sumout\ & ( 
-- !\datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Selector24~1_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector24~0_combout\)) # 
-- (\datapath|alu|Selector28~5_combout\))) ) ) ) # ( !\datapath|alu|Add0~29_sumout\ & ( !\datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Selector24~1_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector24~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datac => \datapath|alu|ALT_INV_Selector24~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector24~1_combout\,
	datae => \datapath|alu|ALT_INV_Add0~29_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector24~3_combout\,
	combout => \datapath|alu|Selector24~2DUPLICATE_combout\);

-- Location: LABCELL_X25_Y22_N30
\datapath|regfilemux|f[7]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[7]~27_combout\ = ( \datapath|regfilemux|f[0]~0_combout\ & ( \datapath|alu|Selector24~2DUPLICATE_combout\ ) ) # ( !\datapath|regfilemux|f[0]~0_combout\ & ( \datapath|alu|Selector24~2DUPLICATE_combout\ & ( \datapath|mdr|data\(7) ) ) ) 
-- # ( !\datapath|regfilemux|f[0]~0_combout\ & ( !\datapath|alu|Selector24~2DUPLICATE_combout\ & ( \datapath|mdr|data\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(7),
	datae => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector24~2DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[7]~27_combout\);

-- Location: LABCELL_X19_Y22_N14
\datapath|regfile|data~999feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~999feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~999feeder_combout\);

-- Location: FF_X19_Y22_N15
\datapath|regfile|data~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~999feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~999_q\);

-- Location: FF_X25_Y22_N17
\datapath|regfile|data~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~967_q\);

-- Location: LABCELL_X19_Y24_N36
\datapath|regfile|data~935feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~935feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~935feeder_combout\);

-- Location: FF_X19_Y24_N37
\datapath|regfile|data~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~935feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~935_q\);

-- Location: FF_X24_Y25_N5
\datapath|regfile|data~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~807_q\);

-- Location: FF_X25_Y22_N29
\datapath|regfile|data~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~871_q\);

-- Location: FF_X24_Y24_N29
\datapath|regfile|data~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~839_q\);

-- Location: FF_X24_Y24_N11
\datapath|regfile|data~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~27_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~775_q\);

-- Location: MLABCELL_X24_Y24_N30
\datapath|regfile|data~1825\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1825_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~775_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~807_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~839_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~871_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~807_q\,
	datab => \datapath|regfile|ALT_INV_data~871_q\,
	datac => \datapath|regfile|ALT_INV_data~839_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~775_q\,
	combout => \datapath|regfile|data~1825_combout\);

-- Location: MLABCELL_X21_Y25_N8
\datapath|regfile|data~903feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~903feeder_combout\ = ( \datapath|regfilemux|f[7]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~27_combout\,
	combout => \datapath|regfile|data~903feeder_combout\);

-- Location: FF_X21_Y25_N9
\datapath|regfile|data~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~903feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~903_q\);

-- Location: MLABCELL_X21_Y25_N0
\datapath|regfile|data~1829\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1829_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1825_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1825_combout\ & (\datapath|regfile|data~903_q\)) # 
-- (\datapath|regfile|data~1825_combout\ & ((\datapath|regfile|data~935_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1825_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1825_combout\ 
-- & ((\datapath|regfile|data~967_q\))) # (\datapath|regfile|data~1825_combout\ & (\datapath|regfile|data~999_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~999_q\,
	datac => \datapath|regfile|ALT_INV_data~967_q\,
	datad => \datapath|regfile|ALT_INV_data~935_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1825_combout\,
	datag => \datapath|regfile|ALT_INV_data~903_q\,
	combout => \datapath|regfile|data~1829_combout\);

-- Location: LABCELL_X27_Y25_N4
\datapath|regfile|data~1833\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1833_combout\ = ( \datapath|regfile|data~1821_combout\ & ( \datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1805_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & 
-- ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1829_combout\)))) ) ) ) # ( !\datapath|regfile|data~1821_combout\ & ( \datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1805_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & (\datapath|regfile|data~1829_combout\))) ) ) ) # ( \datapath|regfile|data~1821_combout\ & ( !\datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1805_combout\)))) # (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1829_combout\)))) ) ) ) # ( !\datapath|regfile|data~1821_combout\ & ( 
-- !\datapath|regfile|data~1813_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1805_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & (\datapath|regfile|data~1829_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1829_combout\,
	datad => \datapath|regfile|ALT_INV_data~1805_combout\,
	datae => \datapath|regfile|ALT_INV_data~1821_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1813_combout\,
	combout => \datapath|regfile|data~1833_combout\);

-- Location: LABCELL_X27_Y25_N36
\datapath|alu|Add0~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~33_sumout\ = SUM(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1743_combout\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(28)) ) + ( 
-- \datapath|alu|Add0~30\ ))
-- \datapath|alu|Add0~34\ = CARRY(( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1743_combout\))) ) + ( (!\control|state.s_auipc~q\ & \datapath|ir|data\(28)) ) + ( 
-- \datapath|alu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1743_combout\,
	dataf => \datapath|ir|ALT_INV_data\(28),
	cin => \datapath|alu|Add0~30\,
	sumout => \datapath|alu|Add0~33_sumout\,
	cout => \datapath|alu|Add0~34\);

-- Location: LABCELL_X27_Y25_N10
\datapath|alu|Selector23~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector23~1_combout\ = ( \datapath|alu|Add0~33_sumout\ & ( !\datapath|alu|Selector16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~33_sumout\,
	combout => \datapath|alu|Selector23~1_combout\);

-- Location: LABCELL_X27_Y27_N20
\datapath|alu|ShiftLeft0~107\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~107_combout\ = ( !\datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (((\datapath|alu|ShiftLeft0~30_combout\)))) # (\datapath|alumux2|f[2]~6_combout\ & ((((!\datapath|alumux1|f[0]~0_combout\ & 
-- \datapath|alu|ShiftLeft0~15_combout\))))) ) ) # ( \datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftLeft0~3_combout\ & (\datapath|regfile|data~1053_combout\ & (!\datapath|alumux1|f[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000000100000000001011111000010100000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	datac => \datapath|regfile|ALT_INV_data~1053_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~15_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~30_combout\,
	combout => \datapath|alu|ShiftLeft0~107_combout\);

-- Location: LABCELL_X22_Y26_N20
\datapath|alu|ShiftRight0~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~19_combout\ = ( \datapath|regfile|data~1113_combout\ & ( \datapath|alu|ShiftRight0~18_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|regfile|data~1113_combout\ & ( \datapath|alu|ShiftRight0~18_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|ShiftLeft0~0_combout\) ) ) ) # ( \datapath|regfile|data~1113_combout\ & ( !\datapath|alu|ShiftRight0~18_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110011001100000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~18_combout\,
	combout => \datapath|alu|ShiftRight0~19_combout\);

-- Location: MLABCELL_X29_Y21_N18
\datapath|alu|Selector23~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector23~2_combout\ = ( \datapath|alu|ShiftRight0~19_combout\ & ( \datapath|alu|Add1~37_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|Selector28~1_combout\) # 
-- (\datapath|alu|ShiftLeft0~107_combout\))) # (\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\))))) ) ) ) # ( !\datapath|alu|ShiftRight0~19_combout\ & ( \datapath|alu|Add1~37_sumout\ & ( (!\datapath|alu|Selector28~2_combout\ & 
-- (\datapath|alu|Selector16~0_combout\ & ((\datapath|alu|Selector28~1_combout\) # (\datapath|alu|ShiftLeft0~107_combout\)))) ) ) ) # ( \datapath|alu|ShiftRight0~19_combout\ & ( !\datapath|alu|Add1~37_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & 
-- (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|ShiftLeft0~107_combout\) # (\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight0~19_combout\ & ( !\datapath|alu|Add1~37_sumout\ & ( (!\datapath|alu|Selector28~2_combout\ & 
-- (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|ShiftLeft0~107_combout\ & !\datapath|alu|Selector28~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000100110000000000000010001000100001001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~107_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~19_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~37_sumout\,
	combout => \datapath|alu|Selector23~2_combout\);

-- Location: MLABCELL_X21_Y30_N10
\datapath|alu|ShiftRight0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~0_combout\ = ( \datapath|alu|ShiftRight1~5_combout\ & ( (\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~6_combout\) ) ) # ( !\datapath|alu|ShiftRight1~5_combout\ & ( (\datapath|alu|ShiftRight1~6_combout\ & 
-- !\datapath|alumux2|f[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftRight1~6_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~5_combout\,
	combout => \datapath|alu|ShiftRight0~0_combout\);

-- Location: MLABCELL_X21_Y30_N24
\datapath|alu|Selector23~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector23~4_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftRight0~0_combout\))) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~3_combout\))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & 
-- ((\datapath|alu|ShiftRight0~0_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001000000000000000100010001000000010001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~0_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~3_combout\,
	combout => \datapath|alu|Selector23~4_combout\);

-- Location: MLABCELL_X29_Y21_N10
\datapath|alu|Selector23~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector23~3_combout\ = ( \datapath|alu|Selector23~2_combout\ & ( \datapath|alu|Selector23~4_combout\ ) ) # ( !\datapath|alu|Selector23~2_combout\ & ( \datapath|alu|Selector23~4_combout\ ) ) # ( \datapath|alu|Selector23~2_combout\ & ( 
-- !\datapath|alu|Selector23~4_combout\ & ( (\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector23~0_combout\) # (\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector23~2_combout\ & ( !\datapath|alu|Selector23~4_combout\ & ( 
-- (\datapath|alu|Selector28~3_combout\ & ((!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector23~0_combout\)) # (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector23~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000100110001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datac => \datapath|alu|ALT_INV_Selector23~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector23~1_combout\,
	datae => \datapath|alu|ALT_INV_Selector23~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector23~4_combout\,
	combout => \datapath|alu|Selector23~3_combout\);

-- Location: MLABCELL_X29_Y21_N4
\datapath|regfilemux|f[8]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[8]~24_combout\ = ( \datapath|regfilemux|f[0]~0_combout\ & ( \datapath|alu|Selector23~3_combout\ ) ) # ( !\datapath|regfilemux|f[0]~0_combout\ & ( \datapath|alu|Selector23~3_combout\ & ( \datapath|mdr|data\(8) ) ) ) # ( 
-- !\datapath|regfilemux|f[0]~0_combout\ & ( !\datapath|alu|Selector23~3_combout\ & ( \datapath|mdr|data\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|mdr|ALT_INV_data\(8),
	datae => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector23~3_combout\,
	combout => \datapath|regfilemux|f[8]~24_combout\);

-- Location: MLABCELL_X24_Y29_N20
\datapath|regfile|data~680feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~680feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~680feeder_combout\);

-- Location: FF_X24_Y29_N21
\datapath|regfile|data~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~680feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~680_q\);

-- Location: FF_X24_Y29_N13
\datapath|regfile|data~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~712_q\);

-- Location: FF_X26_Y24_N27
\datapath|regfile|data~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~744_q\);

-- Location: FF_X27_Y29_N7
\datapath|regfile|data~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~616_q\);

-- Location: FF_X27_Y29_N39
\datapath|regfile|data~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~584_q\);

-- Location: FF_X30_Y21_N31
\datapath|regfile|data~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~552_q\);

-- Location: FF_X27_Y29_N35
\datapath|regfile|data~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~24_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~520_q\);

-- Location: LABCELL_X27_Y29_N32
\datapath|regfile|data~1727\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1727_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & (((!\datapath|ir|data\(15) & (\datapath|regfile|data~520_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~552_q\)))))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~584_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~616_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~616_q\,
	datac => \datapath|regfile|ALT_INV_data~584_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~552_q\,
	datag => \datapath|regfile|ALT_INV_data~520_q\,
	combout => \datapath|regfile|data~1727_combout\);

-- Location: MLABCELL_X24_Y29_N22
\datapath|regfile|data~648feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~648feeder_combout\ = ( \datapath|regfilemux|f[8]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~24_combout\,
	combout => \datapath|regfile|data~648feeder_combout\);

-- Location: FF_X24_Y29_N23
\datapath|regfile|data~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~648feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~648_q\);

-- Location: MLABCELL_X24_Y29_N14
\datapath|regfile|data~1731\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1731_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1727_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1727_combout\ & ((\datapath|regfile|data~648_q\))) # 
-- (\datapath|regfile|data~1727_combout\ & (\datapath|regfile|data~680_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1727_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1727_combout\ & 
-- (\datapath|regfile|data~712_q\)) # (\datapath|regfile|data~1727_combout\ & ((\datapath|regfile|data~744_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~680_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~712_q\,
	datad => \datapath|regfile|ALT_INV_data~744_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1727_combout\,
	datag => \datapath|regfile|ALT_INV_data~648_q\,
	combout => \datapath|regfile|data~1731_combout\);

-- Location: LABCELL_X27_Y25_N12
\datapath|regfile|data~1743\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1743_combout\ = ( \datapath|regfile|data~1739_combout\ & ( \datapath|regfile|data~1723_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1715_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1731_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1739_combout\ & ( \datapath|regfile|data~1723_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1715_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1731_combout\))) ) ) ) # ( \datapath|regfile|data~1739_combout\ & ( !\datapath|regfile|data~1723_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1715_combout\)))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1731_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( !\datapath|regfile|data~1739_combout\ & ( 
-- !\datapath|regfile|data~1723_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1715_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1731_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1731_combout\,
	datad => \datapath|regfile|ALT_INV_data~1715_combout\,
	datae => \datapath|regfile|ALT_INV_data~1739_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1723_combout\,
	combout => \datapath|regfile|data~1743_combout\);

-- Location: LABCELL_X27_Y25_N8
\datapath|alu|Selector22~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector22~2_combout\ = ( \datapath|alu|Add0~37_sumout\ & ( !\datapath|alu|Selector16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~37_sumout\,
	combout => \datapath|alu|Selector22~2_combout\);

-- Location: LABCELL_X30_Y25_N10
\datapath|alumux1|f[9]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[9]~14_combout\ = ( \datapath|regfile|data~1773_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|regfile|ALT_INV_data~1773_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[9]~14_combout\);

-- Location: MLABCELL_X24_Y21_N4
\datapath|alumux2|f[9]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[9]~13_combout\ = ( \datapath|ir|data\(29) & ( !\control|state.s_auipc~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(29),
	combout => \datapath|alumux2|f[9]~13_combout\);

-- Location: MLABCELL_X29_Y24_N20
\datapath|alu|ShiftRight1~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~21_combout\ = ( \datapath|alu|ShiftRight1~20_combout\ & ( (\datapath|alu|ShiftRight1~19_combout\) # (\datapath|alumux2|f[2]~6_combout\) ) ) # ( !\datapath|alu|ShiftRight1~20_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & 
-- \datapath|alu|ShiftRight1~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~19_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~20_combout\,
	combout => \datapath|alu|ShiftRight1~21_combout\);

-- Location: MLABCELL_X29_Y24_N6
\datapath|alu|ShiftRight1~47\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~47_combout\ = ( \datapath|alu|ShiftRight1~21_combout\ & ( (\datapath|alu|ShiftRight1~45_combout\ & !\datapath|alu|ShiftRight0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight1~45_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~7_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~21_combout\,
	combout => \datapath|alu|ShiftRight1~47_combout\);

-- Location: MLABCELL_X29_Y24_N14
\datapath|alu|Selector22~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector22~1_combout\ = ( \datapath|alumux2|f[9]~13_combout\ & ( \datapath|alu|ShiftRight1~47_combout\ & ( (!\datapath|alumux1|f[9]~14_combout\ & ((!\datapath|ir|data\(13)) # ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\)))) # 
-- (\datapath|alumux1|f[9]~14_combout\ & (\control|WideOr1~0_combout\ & ((\datapath|ir|data\(12)) # (\datapath|ir|data\(13))))) ) ) ) # ( !\datapath|alumux2|f[9]~13_combout\ & ( \datapath|alu|ShiftRight1~47_combout\ & ( (!\datapath|ir|data\(12) & 
-- (((\datapath|alumux1|f[9]~14_combout\)))) # (\datapath|ir|data\(12) & ((!\control|WideOr1~0_combout\ & ((\datapath|alumux1|f[9]~14_combout\))) # (\control|WideOr1~0_combout\ & (!\datapath|ir|data\(13))))) ) ) ) # ( \datapath|alumux2|f[9]~13_combout\ & ( 
-- !\datapath|alu|ShiftRight1~47_combout\ & ( (!\datapath|alumux1|f[9]~14_combout\ & (((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\)))) # (\datapath|alumux1|f[9]~14_combout\ & (\datapath|ir|data\(13) & ((\control|WideOr1~0_combout\)))) ) ) ) # ( 
-- !\datapath|alumux2|f[9]~13_combout\ & ( !\datapath|alu|ShiftRight1~47_combout\ & ( (\datapath|alumux1|f[9]~14_combout\ & ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100111100001100010100001111001011101111000011100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(13),
	datab => \datapath|ir|ALT_INV_data\(12),
	datac => \datapath|alumux1|ALT_INV_f[9]~14_combout\,
	datad => \control|ALT_INV_WideOr1~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[9]~13_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~47_combout\,
	combout => \datapath|alu|Selector22~1_combout\);

-- Location: MLABCELL_X24_Y25_N36
\datapath|alu|Selector22~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector22~5_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~13_combout\)) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|Selector22~0_combout\)))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~11_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|Selector22~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000010000000000001001100000000000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~11_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_Selector22~0_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~13_combout\,
	combout => \datapath|alu|Selector22~5_combout\);

-- Location: MLABCELL_X26_Y25_N10
\datapath|alu|ShiftLeft0~35\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~35_combout\ = ( \datapath|alu|ShiftLeft0~16_combout\ & ( \datapath|alu|ShiftLeft0~34_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((!\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftLeft0~18_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~16_combout\ & ( \datapath|alu|ShiftLeft0~34_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~17_combout\ & \datapath|alu|ShiftLeft0~18_combout\))) ) ) ) # ( 
-- \datapath|alu|ShiftLeft0~16_combout\ & ( !\datapath|alu|ShiftLeft0~34_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftLeft0~18_combout\)) ) ) ) # ( !\datapath|alu|ShiftLeft0~16_combout\ & ( 
-- !\datapath|alu|ShiftLeft0~34_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~17_combout\ & \datapath|alu|ShiftLeft0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000100010010101010101011101010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~17_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~18_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~34_combout\,
	combout => \datapath|alu|ShiftLeft0~35_combout\);

-- Location: MLABCELL_X29_Y24_N2
\datapath|alu|ShiftRight0~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~20_combout\ = ( \datapath|alu|ShiftRight0~9_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) # ( !\datapath|alu|ShiftRight0~9_combout\ & ( 
-- (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1113_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~9_combout\,
	combout => \datapath|alu|ShiftRight0~20_combout\);

-- Location: MLABCELL_X26_Y21_N6
\datapath|alu|Selector22~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector22~3_combout\ = ( \datapath|alu|ShiftLeft0~35_combout\ & ( \datapath|alu|ShiftRight0~20_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((!\datapath|alu|Selector28~2_combout\ & 
-- \datapath|alu|Add1~41_sumout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~35_combout\ & ( \datapath|alu|ShiftRight0~20_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Add1~41_sumout\ & 
-- \datapath|alu|Selector28~1_combout\)) # (\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\))))) ) ) ) # ( \datapath|alu|ShiftLeft0~35_combout\ & ( !\datapath|alu|ShiftRight0~20_combout\ & ( (!\datapath|alu|Selector28~2_combout\ 
-- & (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\) # (\datapath|alu|Add1~41_sumout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~35_combout\ & ( !\datapath|alu|ShiftRight0~20_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & 
-- (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|Add1~41_sumout\ & \datapath|alu|Selector28~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000100000001000010001000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_Add1~41_sumout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~35_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~20_combout\,
	combout => \datapath|alu|Selector22~3_combout\);

-- Location: LABCELL_X25_Y21_N34
\datapath|alu|Selector22~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector22~4_combout\ = ( \datapath|alu|Selector22~5_combout\ & ( \datapath|alu|Selector22~3_combout\ ) ) # ( !\datapath|alu|Selector22~5_combout\ & ( \datapath|alu|Selector22~3_combout\ & ( (\datapath|alu|Selector28~3_combout\ & 
-- ((\datapath|alu|Selector22~1_combout\) # (\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector22~5_combout\ & ( !\datapath|alu|Selector22~3_combout\ ) ) # ( !\datapath|alu|Selector22~5_combout\ & ( !\datapath|alu|Selector22~3_combout\ & ( 
-- (\datapath|alu|Selector28~3_combout\ & ((!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector22~1_combout\))) # (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector22~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101111111111111111100010001010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector22~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector22~1_combout\,
	datae => \datapath|alu|ALT_INV_Selector22~5_combout\,
	dataf => \datapath|alu|ALT_INV_Selector22~3_combout\,
	combout => \datapath|alu|Selector22~4_combout\);

-- Location: MLABCELL_X26_Y24_N8
\datapath|regfilemux|f[9]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[9]~25_combout\ = ( \datapath|alu|Selector22~4_combout\ & ( (\datapath|mdr|data\(9)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector22~4_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- \datapath|mdr|data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datac => \datapath|mdr|ALT_INV_data\(9),
	dataf => \datapath|alu|ALT_INV_Selector22~4_combout\,
	combout => \datapath|regfilemux|f[9]~25_combout\);

-- Location: FF_X26_Y24_N29
\datapath|regfile|data~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~745_q\);

-- Location: MLABCELL_X21_Y25_N22
\datapath|regfile|data~713feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~713feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~713feeder_combout\);

-- Location: FF_X21_Y25_N23
\datapath|regfile|data~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~713feeder_combout\,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~713_q\);

-- Location: MLABCELL_X21_Y25_N24
\datapath|regfile|data~681feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~681feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~681feeder_combout\);

-- Location: FF_X21_Y25_N25
\datapath|regfile|data~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~681feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~681_q\);

-- Location: LABCELL_X33_Y28_N0
\datapath|regfile|data~617feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~617feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~617feeder_combout\);

-- Location: FF_X33_Y28_N1
\datapath|regfile|data~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~617feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~617_q\);

-- Location: FF_X27_Y28_N31
\datapath|regfile|data~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~553_q\);

-- Location: FF_X27_Y28_N37
\datapath|regfile|data~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~585_q\);

-- Location: FF_X27_Y28_N35
\datapath|regfile|data~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~25_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~521_q\);

-- Location: LABCELL_X27_Y28_N38
\datapath|regfile|data~1757\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1757_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~521_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~553_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~585_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~617_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~617_q\,
	datab => \datapath|regfile|ALT_INV_data~553_q\,
	datac => \datapath|regfile|ALT_INV_data~585_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~521_q\,
	combout => \datapath|regfile|data~1757_combout\);

-- Location: MLABCELL_X26_Y21_N10
\datapath|regfile|data~649feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~649feeder_combout\ = ( \datapath|regfilemux|f[9]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~25_combout\,
	combout => \datapath|regfile|data~649feeder_combout\);

-- Location: FF_X26_Y21_N11
\datapath|regfile|data~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~649feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~649_q\);

-- Location: MLABCELL_X21_Y25_N34
\datapath|regfile|data~1761\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1761_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1757_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1757_combout\ & (\datapath|regfile|data~649_q\)) # 
-- (\datapath|regfile|data~1757_combout\ & ((\datapath|regfile|data~681_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1757_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1757_combout\ 
-- & ((\datapath|regfile|data~713_q\))) # (\datapath|regfile|data~1757_combout\ & (\datapath|regfile|data~745_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~745_q\,
	datac => \datapath|regfile|ALT_INV_data~713_q\,
	datad => \datapath|regfile|ALT_INV_data~681_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1757_combout\,
	datag => \datapath|regfile|ALT_INV_data~649_q\,
	combout => \datapath|regfile|data~1761_combout\);

-- Location: LABCELL_X27_Y25_N0
\datapath|regfile|data~1773\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1773_combout\ = ( \datapath|regfile|data~1753_combout\ & ( \datapath|regfile|data~1769_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1745_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1761_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1753_combout\ & ( \datapath|regfile|data~1769_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1745_combout\)))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1761_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( \datapath|regfile|data~1753_combout\ & ( !\datapath|regfile|data~1769_combout\ & ( 
-- (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1745_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1761_combout\))) ) ) ) # ( !\datapath|regfile|data~1753_combout\ & ( 
-- !\datapath|regfile|data~1769_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1745_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1761_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1761_combout\,
	datad => \datapath|regfile|ALT_INV_data~1745_combout\,
	datae => \datapath|regfile|ALT_INV_data~1753_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1769_combout\,
	combout => \datapath|regfile|data~1773_combout\);

-- Location: MLABCELL_X26_Y28_N12
\datapath|alu|ShiftRight1~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~6_combout\ = ( \datapath|regfile|data~1743_combout\ & ( \datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1683DUPLICATE_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1773_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1743_combout\ & ( \datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1683DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1773_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( \datapath|regfile|data~1743_combout\ 
-- & ( !\datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1683DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1773_combout\)))) ) ) ) # ( !\datapath|regfile|data~1743_combout\ & ( !\datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1683DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1773_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\,
	datad => \datapath|regfile|ALT_INV_data~1773_combout\,
	datae => \datapath|regfile|ALT_INV_data~1743_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1713_combout\,
	combout => \datapath|alu|ShiftRight1~6_combout\);

-- Location: LABCELL_X27_Y28_N20
\datapath|alu|ShiftRight1~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~8_combout\ = ( \datapath|regfile|data~1863DUPLICATE_combout\ & ( \datapath|regfile|data~1893_combout\ & ( (!\datapath|pc|data\(6)) # ((!\datapath|alumux2|f[0]~2_combout\) # (\datapath|alumux2|f[1]~0_combout\)) ) ) ) # ( 
-- !\datapath|regfile|data~1863DUPLICATE_combout\ & ( \datapath|regfile|data~1893_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|pc|data\(6)) # (\datapath|alumux2|f[1]~0_combout\))) ) ) ) # ( \datapath|regfile|data~1863DUPLICATE_combout\ & ( 
-- !\datapath|regfile|data~1893_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|pc|data\(6) & !\datapath|alumux2|f[1]~0_combout\)) ) ) ) # ( !\datapath|regfile|data~1863DUPLICATE_combout\ & ( !\datapath|regfile|data~1893_combout\ & ( 
-- (!\datapath|pc|data\(6) & (\datapath|alumux2|f[0]~2_combout\ & !\datapath|alumux2|f[1]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000111111001111000000001100000011111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pc|ALT_INV_data\(6),
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datae => \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1893_combout\,
	combout => \datapath|alu|ShiftRight1~8_combout\);

-- Location: LABCELL_X27_Y28_N32
\datapath|alu|ShiftRight1~39\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~39_combout\ = ( \datapath|alu|ShiftLeft0~1_combout\ & ( \datapath|alu|ShiftRight1~7_combout\ & ( (\datapath|alu|ShiftRight1~8_combout\) # (\datapath|alumux2|f[1]~4_combout\) ) ) ) # ( !\datapath|alu|ShiftLeft0~1_combout\ & ( 
-- \datapath|alu|ShiftRight1~7_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|ShiftRight1~8_combout\) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( \datapath|alu|ShiftLeft0~1_combout\ & ( !\datapath|alu|ShiftRight1~7_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & \datapath|alu|ShiftRight1~8_combout\) ) ) ) # ( !\datapath|alu|ShiftLeft0~1_combout\ & ( !\datapath|alu|ShiftRight1~7_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alu|ShiftRight1~8_combout\ & 
-- !\datapath|alumux1|f[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000110000111111000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~8_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~7_combout\,
	combout => \datapath|alu|ShiftRight1~39_combout\);

-- Location: MLABCELL_X21_Y24_N24
\datapath|alu|Selector27~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector27~3_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((((\datapath|alu|ShiftRight1~39_combout\))))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & 
-- (\datapath|alu|ShiftRight1~5_combout\))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftRight1~6_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftRight1~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000101000101011001110110011100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~3_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~6_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~39_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~5_combout\,
	combout => \datapath|alu|Selector27~3_combout\);

-- Location: MLABCELL_X21_Y24_N8
\datapath|alu|Selector27~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector27~2_combout\ = ( \datapath|alu|Selector27~0_combout\ & ( \datapath|alu|Selector27~3_combout\ & ( (!\datapath|alu|Selector28~5_combout\) # ((!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector27~1_combout\)) # 
-- (\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Add0~17_sumout\)))) ) ) ) # ( !\datapath|alu|Selector27~0_combout\ & ( \datapath|alu|Selector27~3_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (!\datapath|alu|Selector28~4_combout\)) # 
-- (\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector27~1_combout\)) # (\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Add0~17_sumout\))))) ) ) ) # ( \datapath|alu|Selector27~0_combout\ & ( 
-- !\datapath|alu|Selector27~3_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector28~4_combout\)) # (\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector27~1_combout\)) # 
-- (\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Add0~17_sumout\))))) ) ) ) # ( !\datapath|alu|Selector27~0_combout\ & ( !\datapath|alu|Selector27~3_combout\ & ( (\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\ & 
-- (\datapath|alu|Selector27~1_combout\)) # (\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Add0~17_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datac => \datapath|alu|ALT_INV_Selector27~1_combout\,
	datad => \datapath|alu|ALT_INV_Add0~17_sumout\,
	datae => \datapath|alu|ALT_INV_Selector27~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector27~3_combout\,
	combout => \datapath|alu|Selector27~2_combout\);

-- Location: MLABCELL_X26_Y24_N30
\datapath|regfilemux|f[4]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[4]~28_combout\ = ( \datapath|alu|Selector27~2_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(4)) ) ) # ( !\datapath|alu|Selector27~2_combout\ & ( (\datapath|mdr|data\(4) & 
-- !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(4),
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector27~2_combout\,
	combout => \datapath|regfilemux|f[4]~28_combout\);

-- Location: FF_X33_Y27_N35
\datapath|regfile|data~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~740_q\);

-- Location: FF_X32_Y28_N19
\datapath|regfile|data~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~708_q\);

-- Location: MLABCELL_X21_Y25_N12
\datapath|regfile|data~676feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~676feeder_combout\ = ( \datapath|regfilemux|f[4]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~28_combout\,
	combout => \datapath|regfile|data~676feeder_combout\);

-- Location: FF_X21_Y25_N13
\datapath|regfile|data~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~676feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~676_q\);

-- Location: FF_X27_Y28_N17
\datapath|regfile|data~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~548_q\);

-- Location: FF_X26_Y28_N21
\datapath|regfile|data~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~580_q\);

-- Location: FF_X30_Y24_N31
\datapath|regfile|data~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~612_q\);

-- Location: FF_X26_Y28_N23
\datapath|regfile|data~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~516_q\);

-- Location: MLABCELL_X26_Y28_N22
\datapath|regfile|data~1847\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1847_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~516_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~548_q\))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~580_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~612_q\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~548_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~580_q\,
	datad => \datapath|regfile|ALT_INV_data~612_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~516_q\,
	combout => \datapath|regfile|data~1847_combout\);

-- Location: FF_X30_Y24_N5
\datapath|regfile|data~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~28_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~644_q\);

-- Location: MLABCELL_X32_Y28_N14
\datapath|regfile|data~1851\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1851_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1847_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1847_combout\ & (\datapath|regfile|data~644_q\)) # 
-- (\datapath|regfile|data~1847_combout\ & ((\datapath|regfile|data~676_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1847_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1847_combout\ 
-- & ((\datapath|regfile|data~708_q\))) # (\datapath|regfile|data~1847_combout\ & (\datapath|regfile|data~740_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~740_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~708_q\,
	datad => \datapath|regfile|ALT_INV_data~676_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1847_combout\,
	datag => \datapath|regfile|ALT_INV_data~644_q\,
	combout => \datapath|regfile|data~1851_combout\);

-- Location: MLABCELL_X32_Y28_N6
\datapath|regfile|data~1863DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1863DUPLICATE_combout\ = ( \datapath|regfile|data~1843_combout\ & ( \datapath|regfile|data~1859_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1835_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1851_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1843_combout\ & ( \datapath|regfile|data~1859_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1835_combout\)))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1851_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( \datapath|regfile|data~1843_combout\ & ( !\datapath|regfile|data~1859_combout\ & ( 
-- (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1835_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1851_combout\))) ) ) ) # ( !\datapath|regfile|data~1843_combout\ & ( 
-- !\datapath|regfile|data~1859_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1835_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1851_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1851_combout\,
	datad => \datapath|regfile|ALT_INV_data~1835_combout\,
	datae => \datapath|regfile|ALT_INV_data~1843_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1859_combout\,
	combout => \datapath|regfile|data~1863DUPLICATE_combout\);

-- Location: MLABCELL_X32_Y26_N18
\datapath|alu|ShiftLeft0~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~22_combout\ = ( \datapath|regfile|data~1983_combout\ & ( \datapath|regfile|data~1863DUPLICATE_combout\ & ( \datapath|alumux2|f[1]~4_combout\ ) ) ) # ( !\datapath|regfile|data~1983_combout\ & ( 
-- \datapath|regfile|data~1863DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & \datapath|alumux2|f[1]~4_combout\) ) ) ) # ( \datapath|regfile|data~1983_combout\ & ( !\datapath|regfile|data~1863DUPLICATE_combout\ & ( 
-- (\datapath|alumux2|f[0]~2_combout\ & \datapath|alumux2|f[1]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|regfile|ALT_INV_data~1983_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1863DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~22_combout\);

-- Location: LABCELL_X25_Y25_N16
\datapath|alu|ShiftLeft0~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~36_combout\ = ( \datapath|alu|ShiftLeft0~23_combout\ ) # ( !\datapath|alu|ShiftLeft0~23_combout\ & ( \datapath|alu|ShiftLeft0~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~23_combout\,
	combout => \datapath|alu|ShiftLeft0~36_combout\);

-- Location: MLABCELL_X26_Y27_N24
\datapath|alu|ShiftLeft0~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~37_combout\ = ( \datapath|regfile|data~1773_combout\ & ( \datapath|regfile|data~1833_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1683_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1743_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1773_combout\ & ( \datapath|regfile|data~1833_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1683_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1743_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( \datapath|regfile|data~1773_combout\ & ( !\datapath|regfile|data~1833_combout\ & 
-- ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1683_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1743_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1773_combout\ & ( !\datapath|regfile|data~1833_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1683_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1743_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1743_combout\,
	datad => \datapath|regfile|ALT_INV_data~1683_combout\,
	datae => \datapath|regfile|ALT_INV_data~1773_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1833_combout\,
	combout => \datapath|alu|ShiftLeft0~37_combout\);

-- Location: LABCELL_X22_Y22_N18
\datapath|alu|ShiftLeft0~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~49_combout\ = ( \datapath|regfile|data~1623_combout\ & ( \datapath|regfile|data~1713_combout\ & ( ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1653_combout\)))) # (\datapath|alumux2|f[1]~4_combout\) ) ) ) # ( !\datapath|regfile|data~1623_combout\ & ( \datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1653_combout\))))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\)) ) ) ) # ( \datapath|regfile|data~1623_combout\ & ( 
-- !\datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1653_combout\))))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\)) ) ) ) # ( !\datapath|regfile|data~1623_combout\ & ( !\datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1653_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1563_combout\,
	datad => \datapath|regfile|ALT_INV_data~1653_combout\,
	datae => \datapath|regfile|ALT_INV_data~1623_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1713_combout\,
	combout => \datapath|alu|ShiftLeft0~49_combout\);

-- Location: LABCELL_X25_Y25_N38
\datapath|alu|ShiftLeft0~50\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~50_combout\ = ( \datapath|alu|ShiftLeft0~37_combout\ & ( \datapath|alu|ShiftLeft0~49_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\) # ((\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftLeft0~20_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~37_combout\ & ( \datapath|alu|ShiftLeft0~49_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\))) # (\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftLeft0~20_combout\ & 
-- \datapath|alu|ShiftLeft0~0_combout\)) ) ) ) # ( \datapath|alu|ShiftLeft0~37_combout\ & ( !\datapath|alu|ShiftLeft0~49_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftLeft0~20_combout\))) ) ) 
-- ) # ( !\datapath|alu|ShiftLeft0~37_combout\ & ( !\datapath|alu|ShiftLeft0~49_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftLeft0~20_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010101010000010110101010000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~20_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~37_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~49_combout\,
	combout => \datapath|alu|ShiftLeft0~50_combout\);

-- Location: LABCELL_X25_Y25_N18
\datapath|alu|ShiftLeft0~51\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~51_combout\ = ( \datapath|alu|ShiftLeft0~50_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\) # ((\datapath|alu|ShiftLeft0~24_combout\ & (\datapath|alu|ShiftLeft0~36_combout\ & \datapath|alu|ShiftLeft0~0_combout\))) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~50_combout\ & ( (\datapath|alu|ShiftLeft0~24_combout\ & (\datapath|alu|ShiftLeft0~36_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111001100110011011100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~24_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~36_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~50_combout\,
	combout => \datapath|alu|ShiftLeft0~51_combout\);

-- Location: MLABCELL_X26_Y21_N16
\datapath|alumux2|f[13]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[13]~17_combout\ = ( \datapath|ir|data\(31) & ( (!\control|state.s_auipc~q\) # (\datapath|ir|data\(13)) ) ) # ( !\datapath|ir|data\(31) & ( (\datapath|ir|data\(13) & \control|state.s_auipc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|ir|ALT_INV_data\(13),
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \datapath|ir|ALT_INV_data\(31),
	combout => \datapath|alumux2|f[13]~17_combout\);

-- Location: MLABCELL_X26_Y23_N36
\datapath|alu|Add1~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~57_sumout\ = SUM(( !\datapath|alumux2|f[13]~17_combout\ ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1653_combout\))) ) + ( \datapath|alu|Add1~54\ ))
-- \datapath|alu|Add1~58\ = CARRY(( !\datapath|alumux2|f[13]~17_combout\ ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1653_combout\))) ) + ( \datapath|alu|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux2|ALT_INV_f[13]~17_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1653_combout\,
	cin => \datapath|alu|Add1~54\,
	sumout => \datapath|alu|Add1~57_sumout\,
	cout => \datapath|alu|Add1~58\);

-- Location: MLABCELL_X26_Y23_N38
\datapath|alu|Add1~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~61_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1563_combout\))) ) + ( !\datapath|alumux2|f[14]~18_combout\ ) + ( \datapath|alu|Add1~58\ ))
-- \datapath|alu|Add1~62\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1563_combout\))) ) + ( !\datapath|alumux2|f[14]~18_combout\ ) + ( \datapath|alu|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1563_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[14]~18_combout\,
	cin => \datapath|alu|Add1~58\,
	sumout => \datapath|alu|Add1~61_sumout\,
	cout => \datapath|alu|Add1~62\);

-- Location: LABCELL_X25_Y25_N34
\datapath|alu|Selector17~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~6_combout\ = ( \datapath|alu|ShiftLeft0~51_combout\ & ( \datapath|alu|Add1~61_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\) # ((!\datapath|alu|Selector28~1_combout\ & 
-- \datapath|alu|Selector17~5_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~51_combout\ & ( \datapath|alu|Add1~61_sumout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|Selector17~5_combout\))) # 
-- (\datapath|alu|Selector28~1_combout\ & (!\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~51_combout\ & ( !\datapath|alu|Add1~61_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alu|Selector17~5_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~51_combout\ & ( !\datapath|alu|Add1~61_sumout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector17~5_combout\ & 
-- \datapath|alu|Selector16~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001000101000000000010011100000000011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector17~5_combout\,
	datad => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~51_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~61_sumout\,
	combout => \datapath|alu|Selector17~6_combout\);

-- Location: LABCELL_X27_Y24_N26
\datapath|alu|Add0~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~53_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1653_combout\))) ) + ( \datapath|alumux2|f[13]~17_combout\ ) + ( \datapath|alu|Add0~50\ ))
-- \datapath|alu|Add0~54\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1653_combout\))) ) + ( \datapath|alumux2|f[13]~17_combout\ ) + ( \datapath|alu|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1653_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[13]~17_combout\,
	cin => \datapath|alu|Add0~50\,
	sumout => \datapath|alu|Add0~53_sumout\,
	cout => \datapath|alu|Add0~54\);

-- Location: LABCELL_X27_Y24_N28
\datapath|alu|Add0~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~57_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1563_combout\))) ) + ( \datapath|alumux2|f[14]~18_combout\ ) + ( \datapath|alu|Add0~54\ ))
-- \datapath|alu|Add0~58\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1563_combout\))) ) + ( \datapath|alumux2|f[14]~18_combout\ ) + ( \datapath|alu|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1563_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[14]~18_combout\,
	cin => \datapath|alu|Add0~54\,
	sumout => \datapath|alu|Add0~57_sumout\,
	cout => \datapath|alu|Add0~58\);

-- Location: MLABCELL_X26_Y24_N4
\datapath|alu|Selector17~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~4_combout\ = (\datapath|alu|Add0~57_sumout\ & !\datapath|alu|Selector16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_Add0~57_sumout\,
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	combout => \datapath|alu|Selector17~4_combout\);

-- Location: LABCELL_X25_Y25_N26
\datapath|alu|Selector17~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~7_combout\ = ( \datapath|alu|Selector17~6_combout\ & ( \datapath|alu|Selector17~4_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector17~3_combout\) # (\control|aluop[2]~0_combout\)))) # 
-- (\datapath|alu|Selector17~2_combout\) ) ) ) # ( !\datapath|alu|Selector17~6_combout\ & ( \datapath|alu|Selector17~4_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector17~3_combout\) # (\control|aluop[2]~0_combout\)))) # 
-- (\datapath|alu|Selector17~2_combout\) ) ) ) # ( \datapath|alu|Selector17~6_combout\ & ( !\datapath|alu|Selector17~4_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector17~3_combout\) # (\control|aluop[2]~0_combout\)))) # 
-- (\datapath|alu|Selector17~2_combout\) ) ) ) # ( !\datapath|alu|Selector17~6_combout\ & ( !\datapath|alu|Selector17~4_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & (!\control|aluop[2]~0_combout\ & \datapath|alu|Selector17~3_combout\))) # 
-- (\datapath|alu|Selector17~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111111000101011111111100010101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector17~3_combout\,
	datad => \datapath|alu|ALT_INV_Selector17~2_combout\,
	datae => \datapath|alu|ALT_INV_Selector17~6_combout\,
	dataf => \datapath|alu|ALT_INV_Selector17~4_combout\,
	combout => \datapath|alu|Selector17~7_combout\);

-- Location: MLABCELL_X26_Y25_N12
\datapath|regfilemux|f[14]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[14]~18_combout\ = ( \datapath|alu|Selector17~7_combout\ & ( (\datapath|mdr|data\(14)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector17~7_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- \datapath|mdr|data\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|mdr|ALT_INV_data\(14),
	dataf => \datapath|alu|ALT_INV_Selector17~7_combout\,
	combout => \datapath|regfilemux|f[14]~18_combout\);

-- Location: MLABCELL_X21_Y25_N30
\datapath|regfile|data~686feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~686feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~686feeder_combout\);

-- Location: FF_X21_Y25_N31
\datapath|regfile|data~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~686feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~686_q\);

-- Location: LABCELL_X27_Y30_N20
\datapath|regfile|data~750feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~750feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~750feeder_combout\);

-- Location: FF_X27_Y30_N21
\datapath|regfile|data~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~750feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~750_q\);

-- Location: FF_X26_Y29_N13
\datapath|regfile|data~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~718_q\);

-- Location: MLABCELL_X26_Y28_N34
\datapath|regfile|data~558feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~558feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~558feeder_combout\);

-- Location: FF_X26_Y28_N35
\datapath|regfile|data~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~558feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~558_q\);

-- Location: FF_X27_Y29_N29
\datapath|regfile|data~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~622_q\);

-- Location: FF_X26_Y29_N9
\datapath|regfile|data~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~590_q\);

-- Location: MLABCELL_X26_Y29_N22
\datapath|regfile|data~526feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~526feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~526feeder_combout\);

-- Location: FF_X26_Y29_N23
\datapath|regfile|data~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~526feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~526_q\);

-- Location: MLABCELL_X26_Y29_N10
\datapath|regfile|data~1547\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1547_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~526_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~558_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~590_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~622_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~558_q\,
	datab => \datapath|regfile|ALT_INV_data~622_q\,
	datac => \datapath|regfile|ALT_INV_data~590_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~526_q\,
	combout => \datapath|regfile|data~1547_combout\);

-- Location: MLABCELL_X32_Y29_N20
\datapath|regfile|data~654feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~654feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~654feeder_combout\);

-- Location: FF_X32_Y29_N21
\datapath|regfile|data~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~654feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~654_q\);

-- Location: MLABCELL_X26_Y29_N14
\datapath|regfile|data~1551\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1551_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1547_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1547_combout\ & ((\datapath|regfile|data~654_q\))) # 
-- (\datapath|regfile|data~1547_combout\ & (\datapath|regfile|data~686_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1547_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1547_combout\ & 
-- ((\datapath|regfile|data~718_q\))) # (\datapath|regfile|data~1547_combout\ & (\datapath|regfile|data~750_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~686_q\,
	datab => \datapath|regfile|ALT_INV_data~750_q\,
	datac => \datapath|regfile|ALT_INV_data~718_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1547_combout\,
	datag => \datapath|regfile|ALT_INV_data~654_q\,
	combout => \datapath|regfile|data~1551_combout\);

-- Location: LABCELL_X30_Y30_N16
\datapath|regfile|data~174feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~174feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~174feeder_combout\);

-- Location: FF_X30_Y30_N17
\datapath|regfile|data~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~174feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~174_q\);

-- Location: LABCELL_X30_Y30_N30
\datapath|regfile|data~238feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~238feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~238feeder_combout\);

-- Location: FF_X30_Y30_N31
\datapath|regfile|data~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~238feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~238_q\);

-- Location: FF_X29_Y30_N9
\datapath|regfile|data~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~206_q\);

-- Location: FF_X29_Y30_N15
\datapath|regfile|data~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~78_q\);

-- Location: FF_X29_Y30_N27
\datapath|regfile|data~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~110_q\);

-- Location: LABCELL_X30_Y30_N18
\datapath|regfile|data~46feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~46feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~46feeder_combout\);

-- Location: FF_X30_Y30_N19
\datapath|regfile|data~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~46feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~46_q\);

-- Location: MLABCELL_X29_Y30_N28
\datapath|regfile|data~1534\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1534_combout\ = ( \datapath|regfile|data~46_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|regfile|data~46_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( 
-- \datapath|regfile|data~46_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & (((\datapath|ir|data\(15))))) # (\datapath|ir|data\(16) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~78_q\)) # (\datapath|ir|data\(15) & 
-- ((\datapath|regfile|data~110_q\))))) ) ) ) # ( !\datapath|regfile|data~46_q\ & ( !\datapath|ir|data\(17) & ( (\datapath|ir|data\(16) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~78_q\)) # (\datapath|ir|data\(15) & 
-- ((\datapath|regfile|data~110_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~78_q\,
	datab => \datapath|regfile|ALT_INV_data~110_q\,
	datac => \datapath|ir|ALT_INV_data\(16),
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|regfile|ALT_INV_data~46_q\,
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1534_combout\);

-- Location: LABCELL_X30_Y29_N22
\datapath|regfile|data~142feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~142feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~142feeder_combout\);

-- Location: FF_X30_Y29_N23
\datapath|regfile|data~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~142feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~142_q\);

-- Location: MLABCELL_X29_Y30_N10
\datapath|regfile|data~1535\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1535_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1534_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1534_combout\ & ((\datapath|regfile|data~142_q\))) # 
-- (\datapath|regfile|data~1534_combout\ & (\datapath|regfile|data~174_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1534_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1534_combout\ & 
-- ((\datapath|regfile|data~206_q\))) # (\datapath|regfile|data~1534_combout\ & (\datapath|regfile|data~238_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~174_q\,
	datab => \datapath|regfile|ALT_INV_data~238_q\,
	datac => \datapath|regfile|ALT_INV_data~206_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1534_combout\,
	datag => \datapath|regfile|ALT_INV_data~142_q\,
	combout => \datapath|regfile|data~1535_combout\);

-- Location: MLABCELL_X24_Y30_N18
\datapath|regfile|data~942feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~942feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~942feeder_combout\);

-- Location: FF_X24_Y30_N19
\datapath|regfile|data~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~942feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~942_q\);

-- Location: MLABCELL_X24_Y30_N30
\datapath|regfile|data~1006feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1006feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~1006feeder_combout\);

-- Location: FF_X24_Y30_N31
\datapath|regfile|data~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1006feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1006_q\);

-- Location: FF_X26_Y25_N31
\datapath|regfile|data~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~974_q\);

-- Location: FF_X30_Y25_N31
\datapath|regfile|data~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~814_q\);

-- Location: MLABCELL_X29_Y26_N32
\datapath|regfile|data~878feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~878feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~878feeder_combout\);

-- Location: FF_X29_Y26_N33
\datapath|regfile|data~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~878feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~878_q\);

-- Location: FF_X25_Y30_N21
\datapath|regfile|data~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~846_q\);

-- Location: FF_X25_Y30_N23
\datapath|regfile|data~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~782_q\);

-- Location: LABCELL_X25_Y30_N22
\datapath|regfile|data~1555\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1555_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~782_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~814_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~846_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~878_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~814_q\,
	datab => \datapath|regfile|ALT_INV_data~878_q\,
	datac => \datapath|regfile|ALT_INV_data~846_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~782_q\,
	combout => \datapath|regfile|data~1555_combout\);

-- Location: FF_X24_Y30_N11
\datapath|regfile|data~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~910_q\);

-- Location: MLABCELL_X24_Y30_N8
\datapath|regfile|data~1559\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1559_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1555_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1555_combout\ & ((\datapath|regfile|data~910_q\))) # 
-- (\datapath|regfile|data~1555_combout\ & (\datapath|regfile|data~942_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1555_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1555_combout\ & 
-- ((\datapath|regfile|data~974_q\))) # (\datapath|regfile|data~1555_combout\ & (\datapath|regfile|data~1006_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~942_q\,
	datab => \datapath|regfile|ALT_INV_data~1006_q\,
	datac => \datapath|regfile|ALT_INV_data~974_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1555_combout\,
	datag => \datapath|regfile|ALT_INV_data~910_q\,
	combout => \datapath|regfile|data~1559_combout\);

-- Location: FF_X30_Y25_N25
\datapath|regfile|data~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~494_q\);

-- Location: FF_X32_Y27_N29
\datapath|regfile|data~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~462_q\);

-- Location: LABCELL_X27_Y21_N12
\datapath|regfile|data~430feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~430feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~430feeder_combout\);

-- Location: FF_X27_Y21_N13
\datapath|regfile|data~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~430feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~430_q\);

-- Location: LABCELL_X30_Y28_N2
\datapath|regfile|data~366feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~366feeder_combout\ = ( \datapath|regfilemux|f[14]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~18_combout\,
	combout => \datapath|regfile|data~366feeder_combout\);

-- Location: FF_X30_Y28_N3
\datapath|regfile|data~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~366feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~366_q\);

-- Location: FF_X32_Y27_N33
\datapath|regfile|data~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~334_q\);

-- Location: FF_X27_Y21_N27
\datapath|regfile|data~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~302_q\);

-- Location: FF_X32_Y27_N35
\datapath|regfile|data~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~270_q\);

-- Location: MLABCELL_X32_Y27_N34
\datapath|regfile|data~1539\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1539_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~270_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~302_q\))))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~334_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~366_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~366_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~334_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~302_q\,
	datag => \datapath|regfile|ALT_INV_data~270_q\,
	combout => \datapath|regfile|data~1539_combout\);

-- Location: FF_X33_Y25_N9
\datapath|regfile|data~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~18_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~398_q\);

-- Location: MLABCELL_X32_Y27_N30
\datapath|regfile|data~1543\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1543_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1539_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1539_combout\ & (\datapath|regfile|data~398_q\)) # 
-- (\datapath|regfile|data~1539_combout\ & ((\datapath|regfile|data~430_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1539_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1539_combout\ 
-- & ((\datapath|regfile|data~462_q\))) # (\datapath|regfile|data~1539_combout\ & (\datapath|regfile|data~494_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~494_q\,
	datac => \datapath|regfile|ALT_INV_data~462_q\,
	datad => \datapath|regfile|ALT_INV_data~430_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1539_combout\,
	datag => \datapath|regfile|ALT_INV_data~398_q\,
	combout => \datapath|regfile|data~1543_combout\);

-- Location: LABCELL_X22_Y22_N10
\datapath|regfile|data~1563\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1563_combout\ = ( \datapath|regfile|data~1559_combout\ & ( \datapath|regfile|data~1543_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1535_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1551_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1559_combout\ & ( \datapath|regfile|data~1543_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1535_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1551_combout\)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19))) ) ) ) # ( \datapath|regfile|data~1559_combout\ & ( !\datapath|regfile|data~1543_combout\ 
-- & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1535_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1551_combout\)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19))) ) ) ) # ( 
-- !\datapath|regfile|data~1559_combout\ & ( !\datapath|regfile|data~1543_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1535_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1551_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1551_combout\,
	datad => \datapath|regfile|ALT_INV_data~1535_combout\,
	datae => \datapath|regfile|ALT_INV_data~1559_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1543_combout\,
	combout => \datapath|regfile|data~1563_combout\);

-- Location: LABCELL_X27_Y24_N30
\datapath|alu|Add0~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~61_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1593DUPLICATE_combout\))) ) + ( \datapath|alumux2|f[15]~19_combout\ ) + ( \datapath|alu|Add0~58\ 
-- ))
-- \datapath|alu|Add0~62\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1593DUPLICATE_combout\))) ) + ( \datapath|alumux2|f[15]~19_combout\ ) + ( \datapath|alu|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1593DUPLICATE_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[15]~19_combout\,
	cin => \datapath|alu|Add0~58\,
	sumout => \datapath|alu|Add0~61_sumout\,
	cout => \datapath|alu|Add0~62\);

-- Location: LABCELL_X27_Y22_N14
\datapath|alu|Selector16~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector16~3_combout\ = ( \datapath|alu|Add0~61_sumout\ & ( !\datapath|alu|Selector16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~61_sumout\,
	combout => \datapath|alu|Selector16~3_combout\);

-- Location: MLABCELL_X26_Y22_N0
\datapath|alu|Add1~65\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~65_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1593_combout\))) ) + ( !\datapath|alumux2|f[15]~19_combout\ ) + ( \datapath|alu|Add1~62\ ))
-- \datapath|alu|Add1~66\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1593_combout\))) ) + ( !\datapath|alumux2|f[15]~19_combout\ ) + ( \datapath|alu|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1593_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[15]~19_combout\,
	cin => \datapath|alu|Add1~62\,
	sumout => \datapath|alu|Add1~65_sumout\,
	cout => \datapath|alu|Add1~66\);

-- Location: LABCELL_X22_Y22_N20
\datapath|alu|ShiftLeft0~52\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~52_combout\ = ( \datapath|regfile|data~1653_combout\ & ( \datapath|regfile|data~1593_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1563_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\)))) ) ) ) # ( !\datapath|regfile|data~1653_combout\ & ( \datapath|regfile|data~1593_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((!\datapath|alumux2|f[1]~4_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))))) ) ) ) # ( \datapath|regfile|data~1653_combout\ & ( 
-- !\datapath|regfile|data~1593_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|alumux2|f[1]~4_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1563_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))))) ) ) ) # ( !\datapath|regfile|data~1653_combout\ & ( !\datapath|regfile|data~1593_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1563_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1623_combout\,
	datae => \datapath|regfile|ALT_INV_data~1653_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1593_combout\,
	combout => \datapath|alu|ShiftLeft0~52_combout\);

-- Location: LABCELL_X27_Y26_N24
\datapath|alu|ShiftLeft0~99\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~99_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|ShiftLeft0~52_combout\))))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~38_combout\ & ((!\datapath|alumux1|f[0]~0_combout\) # ((\datapath|alu|ShiftLeft0~1_combout\))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|ShiftLeft0~40_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000100011000010100000101010001000101010110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~40_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~38_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~52_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~1_combout\,
	combout => \datapath|alu|ShiftLeft0~99_combout\);

-- Location: LABCELL_X27_Y22_N10
\datapath|alu|Selector16~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector16~4_combout\ = ( \datapath|alu|Add1~65_sumout\ & ( \datapath|alu|ShiftLeft0~99_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\) # ((!\datapath|alu|Selector28~1_combout\ & 
-- \datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Add1~65_sumout\ & ( \datapath|alu|ShiftLeft0~99_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\) # 
-- (\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( \datapath|alu|Add1~65_sumout\ & ( !\datapath|alu|ShiftLeft0~99_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & 
-- \datapath|alumux1|f[31]~8_combout\)) # (\datapath|alu|Selector28~1_combout\ & (!\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alu|Add1~65_sumout\ & ( !\datapath|alu|ShiftLeft0~99_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & 
-- (\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector16~0_combout\ & \datapath|alumux1|f[31]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000001000000011000001000000010100000110000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datae => \datapath|alu|ALT_INV_Add1~65_sumout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~99_combout\,
	combout => \datapath|alu|Selector16~4_combout\);

-- Location: LABCELL_X27_Y22_N22
\datapath|alu|Selector16~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector16~1_combout\ = ( \datapath|alu|ShiftRight1~35_combout\ & ( \datapath|alu|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~36_combout\)) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftRight1~34_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~35_combout\ & ( \datapath|alu|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\)) 
-- # (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~36_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftRight1~34_combout\))))) ) ) ) # ( \datapath|alu|ShiftRight1~35_combout\ 
-- & ( !\datapath|alu|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftLeft0~0_combout\)) # (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~36_combout\)) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftRight1~34_combout\))))) ) ) ) # ( !\datapath|alu|ShiftRight1~35_combout\ & ( !\datapath|alu|ShiftRight1~31_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ 
-- & (\datapath|alu|ShiftRight1~36_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftRight1~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~36_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~34_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~35_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~31_combout\,
	combout => \datapath|alu|Selector16~1_combout\);

-- Location: LABCELL_X27_Y22_N24
\datapath|alu|Selector16~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector16~5_combout\ = ( !\datapath|alu|Selector28~3_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|Selector16~1_combout\)))) ) ) # ( \datapath|alu|Selector28~3_combout\ & ( ((!\control|aluop[2]~0_combout\ & 
-- (\datapath|alu|Selector16~2_combout\)) # (\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector16~4_combout\) # (\datapath|alu|Selector16~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010001100000011111100001010000010100011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~2_combout\,
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector16~3_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~3_combout\,
	dataf => \datapath|alu|ALT_INV_Selector16~4_combout\,
	datag => \datapath|alu|ALT_INV_Selector16~1_combout\,
	combout => \datapath|alu|Selector16~5_combout\);

-- Location: LABCELL_X27_Y22_N4
\datapath|regfilemux|f[15]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[15]~19_combout\ = ( \datapath|alu|Selector16~5_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(15)) ) ) # ( !\datapath|alu|Selector16~5_combout\ & ( (\datapath|mdr|data\(15) & 
-- !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdr|ALT_INV_data\(15),
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector16~5_combout\,
	combout => \datapath|regfilemux|f[15]~19_combout\);

-- Location: FF_X30_Y30_N23
\datapath|regfile|data~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~239_q\);

-- Location: FF_X30_Y30_N15
\datapath|regfile|data~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~175_q\);

-- Location: FF_X29_Y30_N37
\datapath|regfile|data~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~207_q\);

-- Location: FF_X30_Y30_N33
\datapath|regfile|data~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~47_q\);

-- Location: FF_X29_Y30_N31
\datapath|regfile|data~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~79_q\);

-- Location: FF_X29_Y30_N21
\datapath|regfile|data~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~111_q\);

-- Location: MLABCELL_X29_Y30_N22
\datapath|regfile|data~1564\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1564_combout\ = ( \datapath|ir|data\(16) & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( \datapath|ir|data\(16) & ( 
-- !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~79_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~111_q\))) ) ) ) # ( !\datapath|ir|data\(16) & ( !\datapath|ir|data\(17) & ( (\datapath|regfile|data~47_q\ & 
-- \datapath|ir|data\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~47_q\,
	datab => \datapath|regfile|ALT_INV_data~79_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|regfile|ALT_INV_data~111_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1564_combout\);

-- Location: FF_X32_Y25_N3
\datapath|regfile|data~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~19_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~143_q\);

-- Location: MLABCELL_X29_Y30_N38
\datapath|regfile|data~1565\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1565_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1564_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1564_combout\ & ((\datapath|regfile|data~143_q\))) # 
-- (\datapath|regfile|data~1564_combout\ & (\datapath|regfile|data~175_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1564_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1564_combout\ & 
-- ((\datapath|regfile|data~207_q\))) # (\datapath|regfile|data~1564_combout\ & (\datapath|regfile|data~239_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~239_q\,
	datab => \datapath|regfile|ALT_INV_data~175_q\,
	datac => \datapath|regfile|ALT_INV_data~207_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1564_combout\,
	datag => \datapath|regfile|ALT_INV_data~143_q\,
	combout => \datapath|regfile|data~1565_combout\);

-- Location: LABCELL_X27_Y24_N16
\datapath|regfile|data~1593\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1593_combout\ = ( \datapath|regfile|data~1573_combout\ & ( \datapath|regfile|data~1589_combout\ & ( ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1565_combout\)) # (\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1581_combout\)))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1573_combout\ & ( \datapath|regfile|data~1589_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1565_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1581_combout\))))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19))) ) ) ) # ( \datapath|regfile|data~1573_combout\ & ( !\datapath|regfile|data~1589_combout\ 
-- & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1565_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1581_combout\))))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19))) ) ) ) # ( 
-- !\datapath|regfile|data~1573_combout\ & ( !\datapath|regfile|data~1589_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1565_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1581_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1565_combout\,
	datad => \datapath|regfile|ALT_INV_data~1581_combout\,
	datae => \datapath|regfile|ALT_INV_data~1573_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1589_combout\,
	combout => \datapath|regfile|data~1593_combout\);

-- Location: MLABCELL_X26_Y22_N2
\datapath|alu|Add1~69\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~69_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1503_combout\))) ) + ( !\datapath|alumux2|f[16]~20_combout\ ) + ( \datapath|alu|Add1~66\ ))
-- \datapath|alu|Add1~70\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1503_combout\))) ) + ( !\datapath|alumux2|f[16]~20_combout\ ) + ( \datapath|alu|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1503_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[16]~20_combout\,
	cin => \datapath|alu|Add1~66\,
	sumout => \datapath|alu|Add1~69_sumout\,
	cout => \datapath|alu|Add1~70\);

-- Location: LABCELL_X27_Y24_N32
\datapath|alu|Add0~65\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~65_sumout\ = SUM(( \datapath|alumux2|f[16]~20_combout\ ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1503_combout\))) ) + ( \datapath|alu|Add0~62\ ))
-- \datapath|alu|Add0~66\ = CARRY(( \datapath|alumux2|f[16]~20_combout\ ) + ( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1503_combout\))) ) + ( \datapath|alu|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|alumux2|ALT_INV_f[16]~20_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1503_combout\,
	cin => \datapath|alu|Add0~62\,
	sumout => \datapath|alu|Add0~65_sumout\,
	cout => \datapath|alu|Add0~66\);

-- Location: MLABCELL_X21_Y29_N10
\datapath|alu|f~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|f~0_combout\ = ( \datapath|alumux2|f[16]~20_combout\ & ( (!\datapath|regfile|data~1503_combout\) # (\datapath|alumux1|f[0]~0_combout\) ) ) # ( !\datapath|alumux2|f[16]~20_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & 
-- \datapath|regfile|data~1503_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010111111110101010100000000101010101111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1503_combout\,
	datae => \datapath|alumux2|ALT_INV_f[16]~20_combout\,
	combout => \datapath|alu|f~0_combout\);

-- Location: LABCELL_X25_Y28_N26
\datapath|alu|f~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|f~2_combout\ = ( \datapath|regfile|data~1503_combout\ & ( (\datapath|alumux2|f[16]~20_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[16]~20_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1503_combout\,
	combout => \datapath|alu|f~2_combout\);

-- Location: MLABCELL_X26_Y30_N26
\datapath|alu|f~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|f~1_combout\ = ( \datapath|regfile|data~1503_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\) # (\datapath|alumux2|f[16]~20_combout\) ) ) # ( !\datapath|regfile|data~1503_combout\ & ( \datapath|alumux2|f[16]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[16]~20_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1503_combout\,
	combout => \datapath|alu|f~1_combout\);

-- Location: MLABCELL_X21_Y30_N0
\datapath|alu|ShiftRight1~54\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~54_combout\ = ( \datapath|alu|ShiftRight1~4_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alumux2|f[4]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~4_combout\,
	combout => \datapath|alu|ShiftRight1~54_combout\);

-- Location: MLABCELL_X21_Y30_N36
\datapath|alu|Selector15~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector15~0_combout\ = ( !\control|aluop[1]~1_combout\ & ( (!\control|aluop[2]~0_combout\ & ((!\datapath|alu|Selector1~0_combout\ & (\datapath|alu|f~0_combout\)) # (\datapath|alu|Selector1~0_combout\ & 
-- (((\datapath|alu|ShiftRight1~54_combout\)))))) # (\control|aluop[2]~0_combout\ & ((((!\datapath|alu|Selector1~0_combout\))))) ) ) # ( \control|aluop[1]~1_combout\ & ( ((!\control|aluop[2]~0_combout\ & ((!\datapath|alu|Selector1~0_combout\ & 
-- ((\datapath|alu|f~1_combout\))) # (\datapath|alu|Selector1~0_combout\ & (\datapath|alu|f~2_combout\)))) # (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector1~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011100001100001100110000110001110111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_f~0_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_f~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datae => \control|ALT_INV_aluop[1]~1_combout\,
	dataf => \datapath|alu|ALT_INV_f~1_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~54_combout\,
	combout => \datapath|alu|Selector15~0_combout\);

-- Location: MLABCELL_X26_Y30_N28
\datapath|alu|ShiftLeft0~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~53_combout\ = ( \datapath|alu|ShiftLeft0~42_combout\ & ( \datapath|alu|ShiftLeft0~15_combout\ ) ) # ( !\datapath|alu|ShiftLeft0~42_combout\ & ( \datapath|alu|ShiftLeft0~15_combout\ & ( \datapath|alu|ShiftLeft0~0_combout\ ) ) ) # ( 
-- \datapath|alu|ShiftLeft0~42_combout\ & ( !\datapath|alu|ShiftLeft0~15_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~42_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~15_combout\,
	combout => \datapath|alu|ShiftLeft0~53_combout\);

-- Location: LABCELL_X22_Y22_N2
\datapath|alu|ShiftLeft0~54\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~54_combout\ = ( \datapath|regfile|data~1503_combout\ & ( \datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1593_combout\)))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( !\datapath|regfile|data~1503_combout\ & ( \datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1593_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1563_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( \datapath|regfile|data~1503_combout\ & ( 
-- !\datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1593_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1563_combout\))) ) ) ) # ( !\datapath|regfile|data~1503_combout\ & ( !\datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1593_combout\)))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1563_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1563_combout\,
	datad => \datapath|regfile|ALT_INV_data~1593_combout\,
	datae => \datapath|regfile|ALT_INV_data~1503_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1653_combout\,
	combout => \datapath|alu|ShiftLeft0~54_combout\);

-- Location: MLABCELL_X21_Y22_N8
\datapath|alu|ShiftLeft0~95\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~95_combout\ = ( !\datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|regfile|WideOr1~combout\ & (\datapath|alumux2|f[1]~0_combout\ & (\datapath|alu|ShiftLeft0~54_combout\))) ) ) # ( \datapath|alu|ShiftLeft0~0_combout\ & ( 
-- (!\datapath|alumux2|f[1]~0_combout\ & (((\datapath|alumux2|f[1]~4_combout\ & (\datapath|alu|ShiftLeft0~28_combout\))))) # (\datapath|alumux2|f[1]~0_combout\ & (!\datapath|regfile|WideOr1~combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|alu|ShiftLeft0~29_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alu|ShiftLeft0~28_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000000000111000000010000000100010000000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~28_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~29_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~54_combout\,
	combout => \datapath|alu|ShiftLeft0~95_combout\);

-- Location: MLABCELL_X26_Y30_N36
\datapath|alu|ShiftLeft0~91\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~91_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & (((\datapath|alu|ShiftLeft0~95_combout\)))) # (\datapath|alumux2|f[4]~8_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & 
-- (((\datapath|regfile|data~1053DUPLICATE_combout\ & \datapath|alu|ShiftRight1~9_combout\))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[4]~8_combout\ & (\datapath|alu|ShiftLeft0~53_combout\)) 
-- # (\datapath|alumux2|f[4]~8_combout\ & (((\datapath|regfile|data~1053DUPLICATE_combout\ & \datapath|alu|ShiftRight1~9_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000010000000100000001100001011100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~53_combout\,
	datad => \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~9_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~95_combout\,
	combout => \datapath|alu|ShiftLeft0~91_combout\);

-- Location: MLABCELL_X26_Y30_N16
\datapath|alu|Selector15~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector15~4_combout\ = ( !\control|aluop[1]~1_combout\ & ( (!\control|aluop[2]~0_combout\ & ((((\datapath|alu|Selector15~0_combout\))))) # (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector15~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~91_combout\)) # (\datapath|alu|Selector15~0_combout\ & ((\datapath|alu|Add0~65_sumout\)))))) ) ) # ( \control|aluop[1]~1_combout\ & ( (!\control|aluop[2]~0_combout\ & ((((\datapath|alu|Selector15~0_combout\))))) # 
-- (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector15~0_combout\ & ((\datapath|alu|Add1~69_sumout\))) # (\datapath|alu|Selector15~0_combout\ & (\datapath|alu|ShiftRight0~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftRight0~23_combout\,
	datac => \datapath|alu|ALT_INV_Add1~69_sumout\,
	datad => \datapath|alu|ALT_INV_Add0~65_sumout\,
	datae => \control|ALT_INV_aluop[1]~1_combout\,
	dataf => \datapath|alu|ALT_INV_Selector15~0_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~91_combout\,
	combout => \datapath|alu|Selector15~4_combout\);

-- Location: MLABCELL_X26_Y30_N6
\datapath|regfilemux|f[16]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[16]~16_combout\ = ( \datapath|mdr|data\(16) & ( \datapath|alu|Selector15~4_combout\ ) ) # ( !\datapath|mdr|data\(16) & ( \datapath|alu|Selector15~4_combout\ & ( \datapath|regfilemux|f[0]~0_combout\ ) ) ) # ( \datapath|mdr|data\(16) 
-- & ( !\datapath|alu|Selector15~4_combout\ & ( !\datapath|regfilemux|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|mdr|ALT_INV_data\(16),
	dataf => \datapath|alu|ALT_INV_Selector15~4_combout\,
	combout => \datapath|regfilemux|f[16]~16_combout\);

-- Location: LABCELL_X30_Y30_N38
\datapath|regfile|data~240feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~240feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~240feeder_combout\);

-- Location: FF_X30_Y30_N39
\datapath|regfile|data~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~240feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~240_q\);

-- Location: LABCELL_X30_Y30_N8
\datapath|regfile|data~176feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~176feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~176feeder_combout\);

-- Location: FF_X30_Y30_N9
\datapath|regfile|data~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~176feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~176_q\);

-- Location: MLABCELL_X26_Y30_N4
\datapath|regfilemux|f[16]~16DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[16]~16DUPLICATE_combout\ = ( \datapath|mdr|data\(16) & ( \datapath|alu|Selector15~4_combout\ ) ) # ( !\datapath|mdr|data\(16) & ( \datapath|alu|Selector15~4_combout\ & ( \datapath|regfilemux|f[0]~0_combout\ ) ) ) # ( 
-- \datapath|mdr|data\(16) & ( !\datapath|alu|Selector15~4_combout\ & ( !\datapath|regfilemux|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|mdr|ALT_INV_data\(16),
	dataf => \datapath|alu|ALT_INV_Selector15~4_combout\,
	combout => \datapath|regfilemux|f[16]~16DUPLICATE_combout\);

-- Location: FF_X29_Y30_N17
\datapath|regfile|data~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~208_q\);

-- Location: FF_X29_Y30_N1
\datapath|regfile|data~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~80_q\);

-- Location: LABCELL_X30_Y30_N10
\datapath|regfile|data~48feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~48feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~48feeder_combout\);

-- Location: FF_X30_Y30_N11
\datapath|regfile|data~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~48feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~48_q\);

-- Location: FF_X29_Y30_N13
\datapath|regfile|data~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~112_q\);

-- Location: MLABCELL_X29_Y30_N14
\datapath|regfile|data~1474\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1474_combout\ = ( \datapath|ir|data\(16) & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( \datapath|ir|data\(16) & ( 
-- !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~80_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~112_q\))) ) ) ) # ( !\datapath|ir|data\(16) & ( !\datapath|ir|data\(17) & ( (\datapath|regfile|data~48_q\ & 
-- \datapath|ir|data\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~80_q\,
	datab => \datapath|regfile|ALT_INV_data~48_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|regfile|ALT_INV_data~112_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1474_combout\);

-- Location: LABCELL_X30_Y29_N4
\datapath|regfile|data~144feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~144feeder_combout\ = ( \datapath|regfilemux|f[16]~16DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16DUPLICATE_combout\,
	combout => \datapath|regfile|data~144feeder_combout\);

-- Location: FF_X30_Y29_N5
\datapath|regfile|data~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~144feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~144_q\);

-- Location: MLABCELL_X29_Y30_N18
\datapath|regfile|data~1475\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1475_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1474_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1474_combout\ & ((\datapath|regfile|data~144_q\))) # 
-- (\datapath|regfile|data~1474_combout\ & (\datapath|regfile|data~176_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1474_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1474_combout\ & 
-- ((\datapath|regfile|data~208_q\))) # (\datapath|regfile|data~1474_combout\ & (\datapath|regfile|data~240_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~240_q\,
	datab => \datapath|regfile|ALT_INV_data~176_q\,
	datac => \datapath|regfile|ALT_INV_data~208_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1474_combout\,
	datag => \datapath|regfile|ALT_INV_data~144_q\,
	combout => \datapath|regfile|data~1475_combout\);

-- Location: FF_X27_Y30_N11
\datapath|regfile|data~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~752_q\);

-- Location: FF_X26_Y29_N37
\datapath|regfile|data~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~720_q\);

-- Location: FF_X27_Y29_N9
\datapath|regfile|data~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~624_q\);

-- Location: FF_X27_Y30_N7
\datapath|regfile|data~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~560_q\);

-- Location: FF_X27_Y29_N19
\datapath|regfile|data~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~592_q\);

-- Location: FF_X26_Y29_N3
\datapath|regfile|data~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~528_q\);

-- Location: MLABCELL_X26_Y29_N0
\datapath|regfile|data~1487\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1487_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~528_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~560_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~592_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~624_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~624_q\,
	datab => \datapath|regfile|ALT_INV_data~560_q\,
	datac => \datapath|regfile|ALT_INV_data~592_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~528_q\,
	combout => \datapath|regfile|data~1487_combout\);

-- Location: LABCELL_X27_Y21_N6
\datapath|regfile|data~688feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~688feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~688feeder_combout\);

-- Location: FF_X27_Y21_N7
\datapath|regfile|data~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~688feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~688_q\);

-- Location: FF_X32_Y29_N9
\datapath|regfile|data~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~656_q\);

-- Location: MLABCELL_X26_Y29_N38
\datapath|regfile|data~1491\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1491_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1487_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1487_combout\ & (\datapath|regfile|data~656_q\)) # 
-- (\datapath|regfile|data~1487_combout\ & ((\datapath|regfile|data~688_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1487_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1487_combout\ & 
-- (((\datapath|regfile|data~720_q\)))) # (\datapath|regfile|data~1487_combout\ & (\datapath|regfile|data~752_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~752_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~720_q\,
	datad => \datapath|regfile|ALT_INV_data~1487_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~688_q\,
	datag => \datapath|regfile|ALT_INV_data~656_q\,
	combout => \datapath|regfile|data~1491_combout\);

-- Location: MLABCELL_X24_Y30_N32
\datapath|regfile|data~944feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~944feeder_combout\ = ( \datapath|regfilemux|f[16]~16DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16DUPLICATE_combout\,
	combout => \datapath|regfile|data~944feeder_combout\);

-- Location: FF_X24_Y30_N33
\datapath|regfile|data~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~944feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~944_q\);

-- Location: FF_X29_Y26_N15
\datapath|regfile|data~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1008_q\);

-- Location: FF_X26_Y30_N13
\datapath|regfile|data~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~976_q\);

-- Location: MLABCELL_X26_Y30_N32
\datapath|regfile|data~816feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~816feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~816feeder_combout\);

-- Location: FF_X26_Y30_N33
\datapath|regfile|data~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~816feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~816_q\);

-- Location: FF_X24_Y24_N15
\datapath|regfile|data~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~880_q\);

-- Location: LABCELL_X25_Y30_N14
\datapath|regfile|data~848feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~848feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~848feeder_combout\);

-- Location: FF_X25_Y30_N15
\datapath|regfile|data~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~848feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~848_q\);

-- Location: FF_X25_Y30_N19
\datapath|regfile|data~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~784_q\);

-- Location: LABCELL_X25_Y30_N16
\datapath|regfile|data~1495\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1495_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~784_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~816_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~848_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~880_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~816_q\,
	datab => \datapath|regfile|ALT_INV_data~880_q\,
	datac => \datapath|regfile|ALT_INV_data~848_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~784_q\,
	combout => \datapath|regfile|data~1495_combout\);

-- Location: FF_X25_Y30_N7
\datapath|regfile|data~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~912_q\);

-- Location: LABCELL_X25_Y30_N4
\datapath|regfile|data~1499\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1499_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1495_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1495_combout\ & ((\datapath|regfile|data~912_q\))) # 
-- (\datapath|regfile|data~1495_combout\ & (\datapath|regfile|data~944_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1495_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1495_combout\ & 
-- ((\datapath|regfile|data~976_q\))) # (\datapath|regfile|data~1495_combout\ & (\datapath|regfile|data~1008_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~944_q\,
	datab => \datapath|regfile|ALT_INV_data~1008_q\,
	datac => \datapath|regfile|ALT_INV_data~976_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1495_combout\,
	datag => \datapath|regfile|ALT_INV_data~912_q\,
	combout => \datapath|regfile|data~1499_combout\);

-- Location: LABCELL_X25_Y29_N14
\datapath|regfile|data~496feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~496feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~496feeder_combout\);

-- Location: FF_X25_Y29_N15
\datapath|regfile|data~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~496feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~496_q\);

-- Location: FF_X25_Y29_N37
\datapath|regfile|data~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~464_q\);

-- Location: FF_X27_Y21_N3
\datapath|regfile|data~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~432_q\);

-- Location: LABCELL_X30_Y28_N28
\datapath|regfile|data~368feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~368feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~368feeder_combout\);

-- Location: FF_X30_Y28_N29
\datapath|regfile|data~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~368feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~368_q\);

-- Location: LABCELL_X33_Y27_N8
\datapath|regfile|data~304feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~304feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~304feeder_combout\);

-- Location: FF_X33_Y27_N9
\datapath|regfile|data~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~304feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~304_q\);

-- Location: LABCELL_X30_Y28_N12
\datapath|regfile|data~336feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~336feeder_combout\ = ( \datapath|regfilemux|f[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16_combout\,
	combout => \datapath|regfile|data~336feeder_combout\);

-- Location: FF_X30_Y28_N13
\datapath|regfile|data~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~336feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~336_q\);

-- Location: FF_X30_Y28_N35
\datapath|regfile|data~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~16_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~272_q\);

-- Location: LABCELL_X30_Y28_N18
\datapath|regfile|data~1479\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1479_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~272_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~304_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~336_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~368_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~368_q\,
	datab => \datapath|regfile|ALT_INV_data~304_q\,
	datac => \datapath|regfile|ALT_INV_data~336_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~272_q\,
	combout => \datapath|regfile|data~1479_combout\);

-- Location: LABCELL_X30_Y29_N10
\datapath|regfile|data~400feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~400feeder_combout\ = ( \datapath|regfilemux|f[16]~16DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~16DUPLICATE_combout\,
	combout => \datapath|regfile|data~400feeder_combout\);

-- Location: FF_X30_Y29_N11
\datapath|regfile|data~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~400feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~400_q\);

-- Location: LABCELL_X25_Y29_N38
\datapath|regfile|data~1483\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1483_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1479_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1479_combout\ & (\datapath|regfile|data~400_q\)) # 
-- (\datapath|regfile|data~1479_combout\ & ((\datapath|regfile|data~432_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1479_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1479_combout\ 
-- & ((\datapath|regfile|data~464_q\))) # (\datapath|regfile|data~1479_combout\ & (\datapath|regfile|data~496_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~496_q\,
	datac => \datapath|regfile|ALT_INV_data~464_q\,
	datad => \datapath|regfile|ALT_INV_data~432_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1479_combout\,
	datag => \datapath|regfile|ALT_INV_data~400_q\,
	combout => \datapath|regfile|data~1483_combout\);

-- Location: LABCELL_X25_Y29_N22
\datapath|regfile|data~1503\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1503_combout\ = ( \datapath|regfile|data~1499_combout\ & ( \datapath|regfile|data~1483_combout\ & ( ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1475_combout\)) # (\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1491_combout\)))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1499_combout\ & ( \datapath|regfile|data~1483_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1475_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1491_combout\))))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19))) ) ) ) # ( \datapath|regfile|data~1499_combout\ & ( !\datapath|regfile|data~1483_combout\ 
-- & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1475_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1491_combout\))))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19))) ) ) ) # ( 
-- !\datapath|regfile|data~1499_combout\ & ( !\datapath|regfile|data~1483_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1475_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1491_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1475_combout\,
	datad => \datapath|regfile|ALT_INV_data~1491_combout\,
	datae => \datapath|regfile|ALT_INV_data~1499_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1483_combout\,
	combout => \datapath|regfile|data~1503_combout\);

-- Location: MLABCELL_X26_Y28_N30
\datapath|alu|ShiftLeft0~60\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~60_combout\ = ( \datapath|regfile|data~1473_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1443_combout\))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1503_combout\))) ) ) ) # ( !\datapath|regfile|data~1473_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1443_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1503_combout\)))) ) ) ) # ( \datapath|regfile|data~1473_combout\ & ( 
-- !\datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1443_combout\))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1503_combout\)))) ) ) ) # ( !\datapath|regfile|data~1473_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1443_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1503_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1503_combout\,
	datad => \datapath|regfile|ALT_INV_data~1443_combout\,
	datae => \datapath|regfile|ALT_INV_data~1473_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1533_combout\,
	combout => \datapath|alu|ShiftLeft0~60_combout\);

-- Location: LABCELL_X25_Y22_N20
\datapath|alu|ShiftLeft0~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~61_combout\ = ( \datapath|alu|ShiftLeft0~39_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|ShiftLeft0~60_combout\) # (\datapath|alu|ShiftLeft0~0_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~39_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~60_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~60_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~39_combout\,
	combout => \datapath|alu|ShiftLeft0~61_combout\);

-- Location: LABCELL_X22_Y22_N30
\datapath|alu|ShiftLeft0~69\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~69_combout\ = ( \datapath|regfile|data~1413_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1353_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1383_combout\)))) ) ) ) # ( !\datapath|regfile|data~1413_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & 
-- (((\datapath|regfile|data~1353_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1383_combout\))) ) ) ) # ( \datapath|regfile|data~1413_combout\ & ( 
-- !\datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1353_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # 
-- ((\datapath|regfile|data~1383_combout\)))) ) ) ) # ( !\datapath|regfile|data~1413_combout\ & ( !\datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1353_combout\)))) 
-- # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1383_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1383_combout\,
	datad => \datapath|regfile|ALT_INV_data~1353_combout\,
	datae => \datapath|regfile|ALT_INV_data~1413_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1323_combout\,
	combout => \datapath|alu|ShiftLeft0~69_combout\);

-- Location: LABCELL_X22_Y22_N32
\datapath|alu|ShiftLeft0~70\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~70_combout\ = ( \datapath|alu|ShiftLeft0~52_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|ShiftLeft0~69_combout\) # (\datapath|alu|ShiftLeft0~0_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~52_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftLeft0~69_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~69_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~52_combout\,
	combout => \datapath|alu|ShiftLeft0~70_combout\);

-- Location: LABCELL_X27_Y24_N34
\datapath|alu|Add0~69\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~69_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1533_combout\))) ) + ( \datapath|alumux2|f[17]~21_combout\ ) + ( \datapath|alu|Add0~66\ ))
-- \datapath|alu|Add0~70\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1533_combout\))) ) + ( \datapath|alumux2|f[17]~21_combout\ ) + ( \datapath|alu|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1533_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[17]~21_combout\,
	cin => \datapath|alu|Add0~66\,
	sumout => \datapath|alu|Add0~69_sumout\,
	cout => \datapath|alu|Add0~70\);

-- Location: LABCELL_X27_Y24_N36
\datapath|alu|Add0~73\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~73_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1443_combout\))) ) + ( \datapath|alumux2|f[18]~22_combout\ ) + ( \datapath|alu|Add0~70\ ))
-- \datapath|alu|Add0~74\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1443_combout\))) ) + ( \datapath|alumux2|f[18]~22_combout\ ) + ( \datapath|alu|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1443_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[18]~22_combout\,
	cin => \datapath|alu|Add0~70\,
	sumout => \datapath|alu|Add0~73_sumout\,
	cout => \datapath|alu|Add0~74\);

-- Location: LABCELL_X27_Y24_N38
\datapath|alu|Add0~77\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~77_sumout\ = SUM(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1473_combout\))) ) + ( \datapath|alumux2|f[19]~23_combout\ ) + ( \datapath|alu|Add0~74\ ))
-- \datapath|alu|Add0~78\ = CARRY(( (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1473_combout\))) ) + ( \datapath|alumux2|f[19]~23_combout\ ) + ( \datapath|alu|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|regfile|ALT_INV_data~1473_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[19]~23_combout\,
	cin => \datapath|alu|Add0~74\,
	sumout => \datapath|alu|Add0~77_sumout\,
	cout => \datapath|alu|Add0~78\);

-- Location: LABCELL_X27_Y23_N0
\datapath|alu|Add0~81\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~81_sumout\ = SUM(( \datapath|alumux2|f[20]~24_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1383_combout\))) ) + ( \datapath|alu|Add0~78\ ))
-- \datapath|alu|Add0~82\ = CARRY(( \datapath|alumux2|f[20]~24_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1383_combout\))) ) + ( \datapath|alu|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[20]~24_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1383_combout\,
	cin => \datapath|alu|Add0~78\,
	sumout => \datapath|alu|Add0~81_sumout\,
	cout => \datapath|alu|Add0~82\);

-- Location: LABCELL_X27_Y23_N2
\datapath|alu|Add0~85\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~85_sumout\ = SUM(( \datapath|alumux2|f[21]~25_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1413_combout\))) ) + ( \datapath|alu|Add0~82\ ))
-- \datapath|alu|Add0~86\ = CARRY(( \datapath|alumux2|f[21]~25_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1413_combout\))) ) + ( \datapath|alu|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[21]~25_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1413_combout\,
	cin => \datapath|alu|Add0~82\,
	sumout => \datapath|alu|Add0~85_sumout\,
	cout => \datapath|alu|Add0~86\);

-- Location: LABCELL_X27_Y23_N4
\datapath|alu|Add0~89\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~89_sumout\ = SUM(( \datapath|alumux2|f[22]~26_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1323_combout\))) ) + ( \datapath|alu|Add0~86\ ))
-- \datapath|alu|Add0~90\ = CARRY(( \datapath|alumux2|f[22]~26_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1323_combout\))) ) + ( \datapath|alu|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[22]~26_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1323_combout\,
	cin => \datapath|alu|Add0~86\,
	sumout => \datapath|alu|Add0~89_sumout\,
	cout => \datapath|alu|Add0~90\);

-- Location: LABCELL_X27_Y23_N6
\datapath|alu|Add0~93\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~93_sumout\ = SUM(( \datapath|alumux2|f[23]~27_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1353_combout\))) ) + ( \datapath|alu|Add0~90\ ))
-- \datapath|alu|Add0~94\ = CARRY(( \datapath|alumux2|f[23]~27_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1353_combout\))) ) + ( \datapath|alu|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[23]~27_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1353_combout\,
	cin => \datapath|alu|Add0~90\,
	sumout => \datapath|alu|Add0~93_sumout\,
	cout => \datapath|alu|Add0~94\);

-- Location: LABCELL_X25_Y22_N12
\datapath|alu|Selector8~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector8~0_combout\ = ( \datapath|alu|ShiftLeft0~111_combout\ & ( \datapath|alu|Add0~93_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\))) # 
-- (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~61_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~111_combout\ & ( \datapath|alu|Add0~93_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (!\datapath|alu|Selector4~0_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~61_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~111_combout\ & ( 
-- !\datapath|alu|Add0~93_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\)) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\))) # 
-- (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~61_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~111_combout\ & ( !\datapath|alu|Add0~93_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & 
-- ((\datapath|alu|ShiftLeft0~70_combout\))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~61_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~61_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~70_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~111_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~93_sumout\,
	combout => \datapath|alu|Selector8~0_combout\);

-- Location: MLABCELL_X26_Y22_N4
\datapath|alu|Add1~73\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~73_sumout\ = SUM(( !\datapath|alumux2|f[17]~21_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1533_combout\))) ) + ( \datapath|alu|Add1~70\ ))
-- \datapath|alu|Add1~74\ = CARRY(( !\datapath|alumux2|f[17]~21_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1533_combout\))) ) + ( \datapath|alu|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[17]~21_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1533_combout\,
	cin => \datapath|alu|Add1~70\,
	sumout => \datapath|alu|Add1~73_sumout\,
	cout => \datapath|alu|Add1~74\);

-- Location: MLABCELL_X26_Y22_N6
\datapath|alu|Add1~77\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~77_sumout\ = SUM(( !\datapath|alumux2|f[18]~22_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1443_combout\))) ) + ( \datapath|alu|Add1~74\ ))
-- \datapath|alu|Add1~78\ = CARRY(( !\datapath|alumux2|f[18]~22_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1443_combout\))) ) + ( \datapath|alu|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[18]~22_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1443_combout\,
	cin => \datapath|alu|Add1~74\,
	sumout => \datapath|alu|Add1~77_sumout\,
	cout => \datapath|alu|Add1~78\);

-- Location: MLABCELL_X26_Y22_N8
\datapath|alu|Add1~81\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~81_sumout\ = SUM(( !\datapath|alumux2|f[19]~23_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1473_combout\))) ) + ( \datapath|alu|Add1~78\ ))
-- \datapath|alu|Add1~82\ = CARRY(( !\datapath|alumux2|f[19]~23_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1473_combout\))) ) + ( \datapath|alu|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[19]~23_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1473_combout\,
	cin => \datapath|alu|Add1~78\,
	sumout => \datapath|alu|Add1~81_sumout\,
	cout => \datapath|alu|Add1~82\);

-- Location: MLABCELL_X26_Y22_N10
\datapath|alu|Add1~85\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~85_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1383_combout\))) ) + ( !\datapath|alumux2|f[20]~24_combout\ ) + ( \datapath|alu|Add1~82\ ))
-- \datapath|alu|Add1~86\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1383_combout\))) ) + ( !\datapath|alumux2|f[20]~24_combout\ ) + ( \datapath|alu|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1383_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[20]~24_combout\,
	cin => \datapath|alu|Add1~82\,
	sumout => \datapath|alu|Add1~85_sumout\,
	cout => \datapath|alu|Add1~86\);

-- Location: MLABCELL_X26_Y22_N12
\datapath|alu|Add1~89\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~89_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1413_combout\))) ) + ( !\datapath|alumux2|f[21]~25_combout\ ) + ( \datapath|alu|Add1~86\ ))
-- \datapath|alu|Add1~90\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1413_combout\))) ) + ( !\datapath|alumux2|f[21]~25_combout\ ) + ( \datapath|alu|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1413_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[21]~25_combout\,
	cin => \datapath|alu|Add1~86\,
	sumout => \datapath|alu|Add1~89_sumout\,
	cout => \datapath|alu|Add1~90\);

-- Location: MLABCELL_X26_Y22_N14
\datapath|alu|Add1~93\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~93_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1323_combout\))) ) + ( !\datapath|alumux2|f[22]~26_combout\ ) + ( \datapath|alu|Add1~90\ ))
-- \datapath|alu|Add1~94\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1323_combout\))) ) + ( !\datapath|alumux2|f[22]~26_combout\ ) + ( \datapath|alu|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1323_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[22]~26_combout\,
	cin => \datapath|alu|Add1~90\,
	sumout => \datapath|alu|Add1~93_sumout\,
	cout => \datapath|alu|Add1~94\);

-- Location: MLABCELL_X26_Y22_N16
\datapath|alu|Add1~97\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~97_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1353_combout\))) ) + ( !\datapath|alumux2|f[23]~27_combout\ ) + ( \datapath|alu|Add1~94\ ))
-- \datapath|alu|Add1~98\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1353_combout\))) ) + ( !\datapath|alumux2|f[23]~27_combout\ ) + ( \datapath|alu|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1353_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[23]~27_combout\,
	cin => \datapath|alu|Add1~94\,
	sumout => \datapath|alu|Add1~97_sumout\,
	cout => \datapath|alu|Add1~98\);

-- Location: MLABCELL_X26_Y22_N36
\datapath|regfilemux|f[23]~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[23]~33_combout\ = ( \datapath|alu|Add1~97_sumout\ & ( (\datapath|alu|Selector4~2_combout\ & !\datapath|alu|Selector8~3_combout\) ) ) # ( !\datapath|alu|Add1~97_sumout\ & ( !\datapath|alu|Selector8~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector8~3_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~97_sumout\,
	combout => \datapath|regfilemux|f[23]~33_combout\);

-- Location: LABCELL_X25_Y22_N34
\datapath|regfilemux|f[23]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[23]~11_combout\ = ( \datapath|alu|Selector8~0_combout\ & ( \datapath|regfilemux|f[23]~33_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (((!\datapath|regfilemux|f[23]~34_combout\)))) # (\datapath|regfilemux|f[0]~0_combout\ & 
-- (!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector8~1_combout\)))) ) ) ) # ( !\datapath|alu|Selector8~0_combout\ & ( \datapath|regfilemux|f[23]~33_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (((!\datapath|regfilemux|f[23]~34_combout\)))) 
-- # (\datapath|regfilemux|f[0]~0_combout\ & (!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector8~1_combout\)))) ) ) ) # ( \datapath|alu|Selector8~0_combout\ & ( !\datapath|regfilemux|f[23]~33_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- (((!\datapath|regfilemux|f[23]~34_combout\)))) # (\datapath|regfilemux|f[0]~0_combout\ & (((\datapath|alu|Selector8~1_combout\)) # (\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector8~0_combout\ & ( !\datapath|regfilemux|f[23]~33_combout\ & 
-- ( (!\datapath|regfilemux|f[0]~0_combout\ & (((!\datapath|regfilemux|f[23]~34_combout\)))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector8~1_combout\))) # (\control|aluop[2]~0_combout\ & 
-- (!\datapath|regfilemux|f[23]~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110100101100011111010110100000111001001010000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[23]~34_combout\,
	datad => \datapath|alu|ALT_INV_Selector8~1_combout\,
	datae => \datapath|alu|ALT_INV_Selector8~0_combout\,
	dataf => \datapath|regfilemux|ALT_INV_f[23]~33_combout\,
	combout => \datapath|regfilemux|f[23]~11_combout\);

-- Location: FF_X24_Y25_N19
\datapath|regfile|data~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~183_q\);

-- Location: FF_X25_Y28_N9
\datapath|regfile|data~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~215_q\);

-- Location: MLABCELL_X21_Y23_N34
\datapath|regfile|data~247feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~247feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~247feeder_combout\);

-- Location: FF_X21_Y23_N35
\datapath|regfile|data~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~247feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~247_q\);

-- Location: FF_X25_Y28_N13
\datapath|regfile|data~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~119_q\);

-- Location: FF_X25_Y28_N27
\datapath|regfile|data~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~55_q\);

-- Location: FF_X25_Y29_N29
\datapath|regfile|data~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~87_q\);

-- Location: LABCELL_X25_Y28_N30
\datapath|regfile|data~1324\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1324_combout\ = ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) # ( !\datapath|ir|data\(17) & ( \datapath|ir|data\(15) & ( (!\datapath|ir|data\(16) & ((\datapath|regfile|data~55_q\))) # (\datapath|ir|data\(16) & 
-- (\datapath|regfile|data~119_q\)) ) ) ) # ( !\datapath|ir|data\(17) & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~87_q\ & \datapath|ir|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000000110011010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~119_q\,
	datab => \datapath|regfile|ALT_INV_data~55_q\,
	datac => \datapath|regfile|ALT_INV_data~87_q\,
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|ir|ALT_INV_data\(17),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1324_combout\);

-- Location: LABCELL_X22_Y23_N28
\datapath|regfile|data~151feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~151feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~151feeder_combout\);

-- Location: FF_X22_Y23_N29
\datapath|regfile|data~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~151feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~151_q\);

-- Location: LABCELL_X25_Y28_N0
\datapath|regfile|data~1325\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1325_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1324_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1324_combout\ & ((\datapath|regfile|data~151_q\))) # 
-- (\datapath|regfile|data~1324_combout\ & (\datapath|regfile|data~183_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1324_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1324_combout\ & 
-- (\datapath|regfile|data~215_q\)) # (\datapath|regfile|data~1324_combout\ & ((\datapath|regfile|data~247_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~183_q\,
	datac => \datapath|regfile|ALT_INV_data~215_q\,
	datad => \datapath|regfile|ALT_INV_data~247_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1324_combout\,
	datag => \datapath|regfile|ALT_INV_data~151_q\,
	combout => \datapath|regfile|data~1325_combout\);

-- Location: FF_X22_Y27_N35
\datapath|regfile|data~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~503_q\);

-- Location: FF_X22_Y27_N1
\datapath|regfile|data~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~471_q\);

-- Location: FF_X22_Y27_N33
\datapath|regfile|data~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~439_q\);

-- Location: MLABCELL_X24_Y27_N16
\datapath|regfile|data~375feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~375feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~375feeder_combout\);

-- Location: FF_X24_Y27_N17
\datapath|regfile|data~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~375feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~375_q\);

-- Location: LABCELL_X22_Y29_N20
\datapath|regfile|data~311feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~311feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~311feeder_combout\);

-- Location: FF_X22_Y29_N21
\datapath|regfile|data~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~311feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~311_q\);

-- Location: LABCELL_X22_Y29_N24
\datapath|regfile|data~343feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~343feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~343feeder_combout\);

-- Location: FF_X22_Y29_N25
\datapath|regfile|data~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~343feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~343_q\);

-- Location: FF_X22_Y29_N19
\datapath|regfile|data~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~279_q\);

-- Location: LABCELL_X22_Y29_N16
\datapath|regfile|data~1329\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1329_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~279_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~311_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~343_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~375_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~375_q\,
	datab => \datapath|regfile|ALT_INV_data~311_q\,
	datac => \datapath|regfile|ALT_INV_data~343_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~279_q\,
	combout => \datapath|regfile|data~1329_combout\);

-- Location: FF_X18_Y27_N33
\datapath|regfile|data~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~407_q\);

-- Location: LABCELL_X22_Y27_N2
\datapath|regfile|data~1333\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1333_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1329_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1329_combout\ & (\datapath|regfile|data~407_q\)) # 
-- (\datapath|regfile|data~1329_combout\ & ((\datapath|regfile|data~439_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1329_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1329_combout\ 
-- & ((\datapath|regfile|data~471_q\))) # (\datapath|regfile|data~1329_combout\ & (\datapath|regfile|data~503_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~503_q\,
	datac => \datapath|regfile|ALT_INV_data~471_q\,
	datad => \datapath|regfile|ALT_INV_data~439_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1329_combout\,
	datag => \datapath|regfile|ALT_INV_data~407_q\,
	combout => \datapath|regfile|data~1333_combout\);

-- Location: FF_X21_Y26_N25
\datapath|regfile|data~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~695_q\);

-- Location: MLABCELL_X26_Y21_N36
\datapath|regfile|data~759feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~759feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~759feeder_combout\);

-- Location: FF_X26_Y21_N37
\datapath|regfile|data~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~759feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~759_q\);

-- Location: FF_X22_Y23_N17
\datapath|regfile|data~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~727_q\);

-- Location: FF_X30_Y26_N39
\datapath|regfile|data~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~567_q\);

-- Location: FF_X30_Y26_N17
\datapath|regfile|data~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~599_q\);

-- Location: MLABCELL_X29_Y31_N32
\datapath|regfile|data~631feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~631feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~631feeder_combout\);

-- Location: FF_X29_Y31_N33
\datapath|regfile|data~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~631feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~631_q\);

-- Location: FF_X30_Y26_N37
\datapath|regfile|data~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~535_q\);

-- Location: LABCELL_X30_Y26_N18
\datapath|regfile|data~1337\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1337_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~535_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~567_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~599_q\ & (!\datapath|ir|data\(17)))) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~631_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~567_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~599_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~631_q\,
	datag => \datapath|regfile|ALT_INV_data~535_q\,
	combout => \datapath|regfile|data~1337_combout\);

-- Location: MLABCELL_X26_Y21_N0
\datapath|regfile|data~663feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~663feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~663feeder_combout\);

-- Location: FF_X26_Y21_N1
\datapath|regfile|data~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~663feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~663_q\);

-- Location: LABCELL_X22_Y23_N18
\datapath|regfile|data~1341\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1341_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1337_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1337_combout\ & ((\datapath|regfile|data~663_q\))) # 
-- (\datapath|regfile|data~1337_combout\ & (\datapath|regfile|data~695_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1337_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1337_combout\ & 
-- ((\datapath|regfile|data~727_q\))) # (\datapath|regfile|data~1337_combout\ & (\datapath|regfile|data~759_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~695_q\,
	datab => \datapath|regfile|ALT_INV_data~759_q\,
	datac => \datapath|regfile|ALT_INV_data~727_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1337_combout\,
	datag => \datapath|regfile|ALT_INV_data~663_q\,
	combout => \datapath|regfile|data~1341_combout\);

-- Location: LABCELL_X22_Y31_N6
\datapath|regfile|data~1015feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1015feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~1015feeder_combout\);

-- Location: FF_X22_Y31_N7
\datapath|regfile|data~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1015feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1015_q\);

-- Location: FF_X25_Y22_N5
\datapath|regfile|data~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~983_q\);

-- Location: FF_X27_Y22_N17
\datapath|regfile|data~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~951_q\);

-- Location: LABCELL_X22_Y30_N12
\datapath|regfile|data~823feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~823feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~823feeder_combout\);

-- Location: FF_X22_Y30_N13
\datapath|regfile|data~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~823feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~823_q\);

-- Location: FF_X25_Y22_N37
\datapath|regfile|data~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~887_q\);

-- Location: LABCELL_X22_Y30_N32
\datapath|regfile|data~855feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~855feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~855feeder_combout\);

-- Location: FF_X22_Y30_N33
\datapath|regfile|data~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~855feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~855_q\);

-- Location: FF_X22_Y30_N11
\datapath|regfile|data~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~11_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~791_q\);

-- Location: LABCELL_X22_Y30_N8
\datapath|regfile|data~1345\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1345_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~791_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~823_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~855_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~887_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~823_q\,
	datab => \datapath|regfile|ALT_INV_data~887_q\,
	datac => \datapath|regfile|ALT_INV_data~855_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~791_q\,
	combout => \datapath|regfile|data~1345_combout\);

-- Location: LABCELL_X22_Y31_N0
\datapath|regfile|data~919feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~919feeder_combout\ = ( \datapath|regfilemux|f[23]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~11_combout\,
	combout => \datapath|regfile|data~919feeder_combout\);

-- Location: FF_X22_Y31_N1
\datapath|regfile|data~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~919feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~919_q\);

-- Location: LABCELL_X22_Y31_N24
\datapath|regfile|data~1349\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1349_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1345_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1345_combout\ & (\datapath|regfile|data~919_q\)) # 
-- (\datapath|regfile|data~1345_combout\ & ((\datapath|regfile|data~951_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1345_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1345_combout\ 
-- & ((\datapath|regfile|data~983_q\))) # (\datapath|regfile|data~1345_combout\ & (\datapath|regfile|data~1015_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1015_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~983_q\,
	datad => \datapath|regfile|ALT_INV_data~951_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1345_combout\,
	datag => \datapath|regfile|ALT_INV_data~919_q\,
	combout => \datapath|regfile|data~1349_combout\);

-- Location: LABCELL_X22_Y23_N24
\datapath|regfile|data~1353\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1353_combout\ = ( \datapath|regfile|data~1341_combout\ & ( \datapath|regfile|data~1349_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1325_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1333_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1341_combout\ & ( \datapath|regfile|data~1349_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1325_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1333_combout\))))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1341_combout\ & ( !\datapath|regfile|data~1349_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1325_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1333_combout\))))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1341_combout\ & ( !\datapath|regfile|data~1349_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1325_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1333_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1325_combout\,
	datad => \datapath|regfile|ALT_INV_data~1333_combout\,
	datae => \datapath|regfile|ALT_INV_data~1341_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1349_combout\,
	combout => \datapath|regfile|data~1353_combout\);

-- Location: LABCELL_X27_Y24_N12
\datapath|alumux2|f[25]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[25]~29_combout\ = ( \control|state.s_auipc~q\ & ( \datapath|ir|data\(25) ) ) # ( !\control|state.s_auipc~q\ & ( \datapath|ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(31),
	datac => \datapath|ir|ALT_INV_data\(25),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alumux2|f[25]~29_combout\);

-- Location: LABCELL_X25_Y24_N28
\datapath|alumux1|f[25]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[25]~29_combout\ = ( \datapath|regfile|data~1293_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1293_combout\,
	combout => \datapath|alumux1|f[25]~29_combout\);

-- Location: MLABCELL_X29_Y24_N30
\datapath|alu|Selector6~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector6~2_combout\ = ( \datapath|alu|Selector28~1_combout\ & ( \datapath|alu|ShiftRight1~47_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux2|f[25]~29_combout\ $ (!\datapath|alumux1|f[25]~29_combout\)))) # 
-- (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux2|f[25]~29_combout\ & \datapath|alumux1|f[25]~29_combout\))) ) ) ) # ( !\datapath|alu|Selector28~1_combout\ & ( \datapath|alu|ShiftRight1~47_combout\ & ( 
-- (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux2|f[25]~29_combout\ $ (!\datapath|alumux1|f[25]~29_combout\)))) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\) # ((\datapath|alumux1|f[25]~29_combout\) # 
-- (\datapath|alumux2|f[25]~29_combout\)))) ) ) ) # ( \datapath|alu|Selector28~1_combout\ & ( !\datapath|alu|ShiftRight1~47_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux2|f[25]~29_combout\ $ 
-- (!\datapath|alumux1|f[25]~29_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux2|f[25]~29_combout\ & \datapath|alumux1|f[25]~29_combout\))) ) ) ) # ( !\datapath|alu|Selector28~1_combout\ & ( 
-- !\datapath|alu|ShiftRight1~47_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux2|f[25]~29_combout\ $ (!\datapath|alumux1|f[25]~29_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|Selector28~2_combout\ & 
-- ((\datapath|alumux1|f[25]~29_combout\) # (\datapath|alumux2|f[25]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101110110001000010101010010001001111111101010000101010100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alumux2|ALT_INV_f[25]~29_combout\,
	datad => \datapath|alumux1|ALT_INV_f[25]~29_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~1_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~47_combout\,
	combout => \datapath|alu|Selector6~2_combout\);

-- Location: MLABCELL_X26_Y22_N18
\datapath|alu|Add1~101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~101_sumout\ = SUM(( !\datapath|alumux2|f[24]~28_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1263_combout\))) ) + ( \datapath|alu|Add1~98\ ))
-- \datapath|alu|Add1~102\ = CARRY(( !\datapath|alumux2|f[24]~28_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1263_combout\))) ) + ( \datapath|alu|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[24]~28_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1263_combout\,
	cin => \datapath|alu|Add1~98\,
	sumout => \datapath|alu|Add1~101_sumout\,
	cout => \datapath|alu|Add1~102\);

-- Location: MLABCELL_X26_Y22_N20
\datapath|alu|Add1~105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~105_sumout\ = SUM(( !\datapath|alumux2|f[25]~29_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1293_combout\))) ) + ( \datapath|alu|Add1~102\ ))
-- \datapath|alu|Add1~106\ = CARRY(( !\datapath|alumux2|f[25]~29_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1293_combout\))) ) + ( \datapath|alu|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[25]~29_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1293_combout\,
	cin => \datapath|alu|Add1~102\,
	sumout => \datapath|alu|Add1~105_sumout\,
	cout => \datapath|alu|Add1~106\);

-- Location: MLABCELL_X24_Y25_N34
\datapath|alu|ShiftLeft0~76\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~76_combout\ = ( \datapath|regfile|data~1593_combout\ & ( \datapath|regfile|data~1533_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|regfile|data~1593_combout\ & ( \datapath|regfile|data~1533_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) ) ) # ( \datapath|regfile|data~1593_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000011110000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|regfile|ALT_INV_data~1593_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1533_combout\,
	combout => \datapath|alu|ShiftLeft0~76_combout\);

-- Location: MLABCELL_X24_Y23_N38
\datapath|alu|ShiftLeft0~72\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~72_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1263_combout\) ) ) ) # ( !\datapath|alumux1|f[0]~0_combout\ & ( 
-- !\datapath|regfile|data~1323_combout\ & ( (\datapath|regfile|data~1263_combout\ & !\datapath|alumux2|f[1]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000000001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_data~1263_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1323_combout\,
	combout => \datapath|alu|ShiftLeft0~72_combout\);

-- Location: MLABCELL_X24_Y23_N34
\datapath|alu|ShiftLeft0~71\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~71_combout\ = ( \datapath|regfile|data~1503_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1563_combout\))) ) ) # ( !\datapath|regfile|data~1503_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|regfile|data~1563_combout\ & \datapath|alumux2|f[1]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1563_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1503_combout\,
	combout => \datapath|alu|ShiftLeft0~71_combout\);

-- Location: MLABCELL_X24_Y25_N24
\datapath|alu|ShiftLeft0~77\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~77_combout\ = ( \datapath|alumux2|f[1]~4_combout\ & ( \datapath|regfile|data~1353_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( \datapath|regfile|data~1353_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1293_combout\) ) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( !\datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1293_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1293_combout\,
	datae => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|alu|ShiftLeft0~77_combout\);

-- Location: MLABCELL_X24_Y25_N30
\datapath|alu|ShiftLeft0~78\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~78_combout\ = ( \datapath|alu|ShiftLeft0~71_combout\ & ( \datapath|alu|ShiftLeft0~77_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|alu|ShiftLeft0~72_combout\)))) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~76_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~71_combout\ & ( \datapath|alu|ShiftLeft0~77_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & 
-- ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|alu|ShiftLeft0~72_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alu|ShiftLeft0~76_combout\))) ) ) ) # ( \datapath|alu|ShiftLeft0~71_combout\ & ( 
-- !\datapath|alu|ShiftLeft0~77_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|alu|ShiftLeft0~72_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~76_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~71_combout\ & ( !\datapath|alu|ShiftLeft0~77_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|alu|ShiftLeft0~72_combout\)))) # 
-- (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alu|ShiftLeft0~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~76_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~72_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~71_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~77_combout\,
	combout => \datapath|alu|ShiftLeft0~78_combout\);

-- Location: MLABCELL_X26_Y24_N12
\datapath|alu|ShiftLeft0~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~45_combout\ = ( \datapath|regfile|data~1713_combout\ & ( \datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1683DUPLICATE_combout\))) ) ) ) # ( !\datapath|regfile|data~1713_combout\ & ( \datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) 
-- # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1683DUPLICATE_combout\)))) ) ) ) # ( 
-- \datapath|regfile|data~1713_combout\ & ( !\datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1623_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1683DUPLICATE_combout\)))) ) ) ) # ( !\datapath|regfile|data~1713_combout\ & ( !\datapath|regfile|data~1653_combout\ & ( 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1623_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1683DUPLICATE_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\,
	datad => \datapath|regfile|ALT_INV_data~1623_combout\,
	datae => \datapath|regfile|ALT_INV_data~1713_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1653_combout\,
	combout => \datapath|alu|ShiftLeft0~45_combout\);

-- Location: MLABCELL_X29_Y23_N12
\datapath|alu|ShiftLeft0~65\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~65_combout\ = ( \datapath|regfile|data~1473_combout\ & ( \datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1443_combout\))) ) ) ) # ( !\datapath|regfile|data~1473_combout\ & ( \datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # 
-- ((\datapath|regfile|data~1383_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1443_combout\))) ) ) ) # ( \datapath|regfile|data~1473_combout\ & ( !\datapath|regfile|data~1413_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1383_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1443_combout\)))) ) ) ) # ( 
-- !\datapath|regfile|data~1473_combout\ & ( !\datapath|regfile|data~1413_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1443_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1443_combout\,
	datad => \datapath|regfile|ALT_INV_data~1383_combout\,
	datae => \datapath|regfile|ALT_INV_data~1473_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1413_combout\,
	combout => \datapath|alu|ShiftLeft0~65_combout\);

-- Location: LABCELL_X25_Y27_N18
\datapath|alu|ShiftLeft0~66\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~66_combout\ = ( \datapath|alu|ShiftLeft0~65_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftLeft0~45_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~65_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~45_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~45_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~65_combout\,
	combout => \datapath|alu|ShiftLeft0~66_combout\);

-- Location: LABCELL_X27_Y23_N8
\datapath|alu|Add0~97\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~97_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1263_combout\))) ) + ( \datapath|alumux2|f[24]~28_combout\ ) + ( \datapath|alu|Add0~94\ ))
-- \datapath|alu|Add0~98\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1263_combout\))) ) + ( \datapath|alumux2|f[24]~28_combout\ ) + ( \datapath|alu|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1263_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[24]~28_combout\,
	cin => \datapath|alu|Add0~94\,
	sumout => \datapath|alu|Add0~97_sumout\,
	cout => \datapath|alu|Add0~98\);

-- Location: LABCELL_X27_Y23_N10
\datapath|alu|Add0~101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~101_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1293_combout\))) ) + ( \datapath|alumux2|f[25]~29_combout\ ) + ( \datapath|alu|Add0~98\ ))
-- \datapath|alu|Add0~102\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1293_combout\))) ) + ( \datapath|alumux2|f[25]~29_combout\ ) + ( \datapath|alu|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1293_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[25]~29_combout\,
	cin => \datapath|alu|Add0~98\,
	sumout => \datapath|alu|Add0~101_sumout\,
	cout => \datapath|alu|Add0~102\);

-- Location: MLABCELL_X29_Y24_N10
\datapath|alu|Selector6~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector6~0_combout\ = ( \datapath|alu|ShiftLeft0~66_combout\ & ( \datapath|alu|Add0~101_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\) # ((\datapath|alu|ShiftLeft0~35_combout\)))) # 
-- (\datapath|alu|Selector28~10_combout\ & (((\datapath|alu|ShiftLeft0~78_combout\)) # (\datapath|alu|Selector4~0_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~66_combout\ & ( \datapath|alu|Add0~101_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & 
-- ((!\datapath|alu|Selector4~0_combout\) # ((\datapath|alu|ShiftLeft0~35_combout\)))) # (\datapath|alu|Selector28~10_combout\ & (!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~78_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~66_combout\ 
-- & ( !\datapath|alu|Add0~101_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~35_combout\))) # (\datapath|alu|Selector28~10_combout\ & (((\datapath|alu|ShiftLeft0~78_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~66_combout\ & ( !\datapath|alu|Add0~101_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~35_combout\))) # 
-- (\datapath|alu|Selector28~10_combout\ & (!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~78_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~35_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~78_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~66_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~101_sumout\,
	combout => \datapath|alu|Selector6~0_combout\);

-- Location: MLABCELL_X29_Y24_N38
\datapath|alu|Selector6~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector6~1_combout\ = ( \datapath|alu|Add1~105_sumout\ & ( \datapath|alu|Selector6~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~20_combout\)) # 
-- (\datapath|alu|Selector4~1_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Add1~105_sumout\ & ( \datapath|alu|Selector6~0_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\)) # 
-- (\datapath|alu|ShiftRight0~20_combout\))) # (\datapath|alu|Selector4~1_combout\ & (((\datapath|alumux1|f[31]~8_combout\ & \datapath|alu|Selector4~2_combout\)))) ) ) ) # ( \datapath|alu|Add1~105_sumout\ & ( !\datapath|alu|Selector6~0_combout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~20_combout\ & ((\datapath|alu|Selector4~2_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\) # (\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Add1~105_sumout\ & ( !\datapath|alu|Selector6~0_combout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~20_combout\)) # (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alumux1|f[31]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight0~20_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alu|ALT_INV_Add1~105_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector6~0_combout\,
	combout => \datapath|alu|Selector6~1_combout\);

-- Location: MLABCELL_X29_Y24_N22
\datapath|regfilemux|f[25]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[25]~9_combout\ = ( \datapath|alu|Selector6~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(25))) # (\datapath|regfilemux|f[0]~0_combout\ & (((\control|aluop[2]~0_combout\) # 
-- (\datapath|alu|Selector6~2_combout\)))) ) ) # ( !\datapath|alu|Selector6~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(25))) # (\datapath|regfilemux|f[0]~0_combout\ & (((\datapath|alu|Selector6~2_combout\ & 
-- !\control|aluop[2]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100010001001110010001000100111011101110010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datab => \datapath|mdr|ALT_INV_data\(25),
	datac => \datapath|alu|ALT_INV_Selector6~2_combout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector6~1_combout\,
	combout => \datapath|regfilemux|f[25]~9_combout\);

-- Location: FF_X26_Y21_N35
\datapath|regfile|data~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~185_q\);

-- Location: FF_X21_Y23_N37
\datapath|regfile|data~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~249_q\);

-- Location: FF_X21_Y23_N25
\datapath|regfile|data~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~217_q\);

-- Location: FF_X21_Y23_N33
\datapath|regfile|data~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~121_q\);

-- Location: FF_X29_Y24_N25
\datapath|regfile|data~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~57_q\);

-- Location: FF_X29_Y24_N37
\datapath|regfile|data~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~89_q\);

-- Location: MLABCELL_X21_Y23_N38
\datapath|regfile|data~1264\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1264_combout\ = ( \datapath|regfile|data~89_q\ & ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & ((!\datapath|ir|data\(17)))) # (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~121_q\))) ) ) ) # 
-- ( !\datapath|regfile|data~89_q\ & ( \datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~121_q\))) ) ) ) # ( \datapath|regfile|data~89_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & 
-- ((\datapath|ir|data\(17)) # (\datapath|regfile|data~57_q\))) ) ) ) # ( !\datapath|regfile|data~89_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~57_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100000101000011111111010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~121_q\,
	datab => \datapath|regfile|ALT_INV_data~57_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|regfile|ALT_INV_data~89_q\,
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1264_combout\);

-- Location: FF_X22_Y23_N11
\datapath|regfile|data~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~153_q\);

-- Location: MLABCELL_X21_Y23_N26
\datapath|regfile|data~1265\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1265_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1264_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1264_combout\ & ((\datapath|regfile|data~153_q\))) # 
-- (\datapath|regfile|data~1264_combout\ & (\datapath|regfile|data~185_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1264_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1264_combout\ & 
-- ((\datapath|regfile|data~217_q\))) # (\datapath|regfile|data~1264_combout\ & (\datapath|regfile|data~249_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~185_q\,
	datab => \datapath|regfile|ALT_INV_data~249_q\,
	datac => \datapath|regfile|ALT_INV_data~217_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1264_combout\,
	datag => \datapath|regfile|ALT_INV_data~153_q\,
	combout => \datapath|regfile|data~1265_combout\);

-- Location: FF_X26_Y21_N19
\datapath|regfile|data~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~761_q\);

-- Location: FF_X25_Y24_N25
\datapath|regfile|data~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~729_q\);

-- Location: FF_X25_Y24_N19
\datapath|regfile|data~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~697_q\);

-- Location: LABCELL_X30_Y26_N24
\datapath|regfile|data~569feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~569feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~569feeder_combout\);

-- Location: FF_X30_Y26_N25
\datapath|regfile|data~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~569feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~569_q\);

-- Location: FF_X30_Y26_N9
\datapath|regfile|data~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~601_q\);

-- Location: LABCELL_X30_Y20_N8
\datapath|regfile|data~633feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~633feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~633feeder_combout\);

-- Location: FF_X30_Y20_N9
\datapath|regfile|data~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~633feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~633_q\);

-- Location: LABCELL_X30_Y26_N26
\datapath|regfile|data~537feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~537feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~537feeder_combout\);

-- Location: FF_X30_Y26_N27
\datapath|regfile|data~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~537feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~537_q\);

-- Location: LABCELL_X30_Y26_N10
\datapath|regfile|data~1277\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1277_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~537_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~569_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & (((!\datapath|ir|data\(15) & (\datapath|regfile|data~601_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~633_q\)))))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~569_q\,
	datac => \datapath|regfile|ALT_INV_data~601_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~633_q\,
	datag => \datapath|regfile|ALT_INV_data~537_q\,
	combout => \datapath|regfile|data~1277_combout\);

-- Location: FF_X30_Y24_N29
\datapath|regfile|data~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~665_q\);

-- Location: LABCELL_X25_Y24_N26
\datapath|regfile|data~1281\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1281_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1277_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1277_combout\ & (\datapath|regfile|data~665_q\)) # 
-- (\datapath|regfile|data~1277_combout\ & ((\datapath|regfile|data~697_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1277_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1277_combout\ 
-- & ((\datapath|regfile|data~729_q\))) # (\datapath|regfile|data~1277_combout\ & (\datapath|regfile|data~761_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~761_q\,
	datac => \datapath|regfile|ALT_INV_data~729_q\,
	datad => \datapath|regfile|ALT_INV_data~697_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1277_combout\,
	datag => \datapath|regfile|ALT_INV_data~665_q\,
	combout => \datapath|regfile|data~1281_combout\);

-- Location: FF_X29_Y22_N29
\datapath|regfile|data~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~953_q\);

-- Location: FF_X29_Y24_N19
\datapath|regfile|data~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~985_q\);

-- Location: MLABCELL_X32_Y22_N12
\datapath|regfile|data~889feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~889feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~889feeder_combout\);

-- Location: FF_X32_Y22_N13
\datapath|regfile|data~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~889feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~889_q\);

-- Location: FF_X21_Y22_N35
\datapath|regfile|data~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~825_q\);

-- Location: FF_X32_Y22_N29
\datapath|regfile|data~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~857_q\);

-- Location: MLABCELL_X32_Y22_N14
\datapath|regfile|data~793feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~793feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~793feeder_combout\);

-- Location: FF_X32_Y22_N15
\datapath|regfile|data~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~793feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~793_q\);

-- Location: MLABCELL_X32_Y22_N30
\datapath|regfile|data~1285\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1285_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~793_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~825_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~857_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~889_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~889_q\,
	datab => \datapath|regfile|ALT_INV_data~825_q\,
	datac => \datapath|regfile|ALT_INV_data~857_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~793_q\,
	combout => \datapath|regfile|data~1285_combout\);

-- Location: LABCELL_X19_Y22_N28
\datapath|regfile|data~1017feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1017feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~1017feeder_combout\);

-- Location: FF_X19_Y22_N29
\datapath|regfile|data~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1017feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1017_q\);

-- Location: FF_X29_Y22_N15
\datapath|regfile|data~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~921_q\);

-- Location: MLABCELL_X29_Y22_N12
\datapath|regfile|data~1289\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1289_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1285_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1285_combout\ & (((\datapath|regfile|data~921_q\)))) # 
-- (\datapath|regfile|data~1285_combout\ & (\datapath|regfile|data~953_q\)))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1285_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1285_combout\ & 
-- (\datapath|regfile|data~985_q\)) # (\datapath|regfile|data~1285_combout\ & ((\datapath|regfile|data~1017_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~953_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~985_q\,
	datad => \datapath|regfile|ALT_INV_data~1285_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1017_q\,
	datag => \datapath|regfile|ALT_INV_data~921_q\,
	combout => \datapath|regfile|data~1289_combout\);

-- Location: FF_X22_Y27_N15
\datapath|regfile|data~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~441_q\);

-- Location: FF_X22_Y27_N25
\datapath|regfile|data~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~473_q\);

-- Location: LABCELL_X22_Y27_N18
\datapath|regfile|data~505feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~505feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~505feeder_combout\);

-- Location: FF_X22_Y27_N19
\datapath|regfile|data~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~505feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~505_q\);

-- Location: LABCELL_X19_Y29_N10
\datapath|regfile|data~313feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~313feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~313feeder_combout\);

-- Location: FF_X19_Y29_N11
\datapath|regfile|data~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~313feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~313_q\);

-- Location: LABCELL_X19_Y29_N12
\datapath|regfile|data~377feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~377feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~377feeder_combout\);

-- Location: FF_X19_Y29_N13
\datapath|regfile|data~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~377feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~377_q\);

-- Location: FF_X22_Y29_N9
\datapath|regfile|data~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~345_q\);

-- Location: FF_X25_Y24_N37
\datapath|regfile|data~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~9_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~281_q\);

-- Location: LABCELL_X22_Y29_N10
\datapath|regfile|data~1269\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1269_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~281_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~313_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~345_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~377_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~313_q\,
	datab => \datapath|regfile|ALT_INV_data~377_q\,
	datac => \datapath|regfile|ALT_INV_data~345_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~281_q\,
	combout => \datapath|regfile|data~1269_combout\);

-- Location: MLABCELL_X18_Y27_N36
\datapath|regfile|data~409feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~409feeder_combout\ = ( \datapath|regfilemux|f[25]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~9_combout\,
	combout => \datapath|regfile|data~409feeder_combout\);

-- Location: FF_X18_Y27_N37
\datapath|regfile|data~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~409feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~409_q\);

-- Location: LABCELL_X22_Y27_N26
\datapath|regfile|data~1273\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1273_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1269_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1269_combout\ & ((\datapath|regfile|data~409_q\))) # 
-- (\datapath|regfile|data~1269_combout\ & (\datapath|regfile|data~441_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1269_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1269_combout\ & 
-- (\datapath|regfile|data~473_q\)) # (\datapath|regfile|data~1269_combout\ & ((\datapath|regfile|data~505_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~441_q\,
	datac => \datapath|regfile|ALT_INV_data~473_q\,
	datad => \datapath|regfile|ALT_INV_data~505_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1269_combout\,
	datag => \datapath|regfile|ALT_INV_data~409_q\,
	combout => \datapath|regfile|data~1273_combout\);

-- Location: LABCELL_X25_Y24_N16
\datapath|regfile|data~1293\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1293_combout\ = ( \datapath|regfile|data~1289_combout\ & ( \datapath|regfile|data~1273_combout\ & ( ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1265_combout\)) # (\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1281_combout\)))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1289_combout\ & ( \datapath|regfile|data~1273_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1265_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1281_combout\)))) ) ) ) # ( \datapath|regfile|data~1289_combout\ & ( !\datapath|regfile|data~1273_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & (\datapath|regfile|data~1265_combout\))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1281_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( !\datapath|regfile|data~1289_combout\ & ( 
-- !\datapath|regfile|data~1273_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & (\datapath|regfile|data~1265_combout\)) # (\datapath|ir|data\(19) & ((\datapath|regfile|data~1281_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1265_combout\,
	datad => \datapath|regfile|ALT_INV_data~1281_combout\,
	datae => \datapath|regfile|ALT_INV_data~1289_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1273_combout\,
	combout => \datapath|regfile|data~1293_combout\);

-- Location: LABCELL_X25_Y23_N12
\datapath|alu|ShiftRight1~35\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~35_combout\ = ( \datapath|regfile|data~1353_combout\ & ( \datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1263_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1203_combout\)))) ) ) ) # ( !\datapath|regfile|data~1353_combout\ & ( \datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1263_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1203_combout\)))) ) ) ) # ( \datapath|regfile|data~1353_combout\ & ( !\datapath|regfile|data~1293_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1263_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1203_combout\)))) ) ) ) # ( 
-- !\datapath|regfile|data~1353_combout\ & ( !\datapath|regfile|data~1293_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1263_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1203_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1263_combout\,
	datad => \datapath|regfile|ALT_INV_data~1203_combout\,
	datae => \datapath|regfile|ALT_INV_data~1353_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1293_combout\,
	combout => \datapath|alu|ShiftRight1~35_combout\);

-- Location: LABCELL_X30_Y27_N16
\datapath|alu|ShiftRight0~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~36_combout\ = ( !\datapath|alumux2|f[2]~6_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~36_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (((\datapath|alu|ShiftRight1~34_combout\)))))) ) ) # ( \datapath|alumux2|f[2]~6_combout\ & ( ((!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftRight1~35_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ 
-- & (\datapath|regfile|data~1113_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000000000000110000000001000111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight1~36_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~35_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~34_combout\,
	combout => \datapath|alu|ShiftRight0~36_combout\);

-- Location: LABCELL_X30_Y27_N8
\datapath|alu|ShiftLeft0~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~14_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( (!\datapath|alu|ShiftLeft0~2_combout\ & \datapath|alu|ShiftLeft0~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~14_combout\);

-- Location: LABCELL_X30_Y26_N6
\datapath|alu|ShiftLeft0~62\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~62_combout\ = ( \datapath|alu|ShiftLeft0~26_combout\ & ( \datapath|alu|ShiftLeft0~52_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\) # ((\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftLeft0~1_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~26_combout\ & ( \datapath|alu|ShiftLeft0~52_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((!\datapath|alumux1|f[0]~0_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~27_combout\ & 
-- ((!\datapath|alumux1|f[0]~0_combout\) # (\datapath|alu|ShiftLeft0~1_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~26_combout\ & ( !\datapath|alu|ShiftLeft0~52_combout\ & ( (\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux1|f[0]~0_combout\) # 
-- (\datapath|alu|ShiftLeft0~1_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~26_combout\ & ( !\datapath|alu|ShiftLeft0~52_combout\ & ( (\datapath|alu|ShiftLeft0~27_combout\ & (\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux1|f[0]~0_combout\) # 
-- (\datapath|alu|ShiftLeft0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010001001100000011001111010000110100011111000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~27_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~26_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~52_combout\,
	combout => \datapath|alu|ShiftLeft0~62_combout\);

-- Location: LABCELL_X30_Y27_N20
\datapath|alu|Selector12~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector12~0_combout\ = ( \datapath|alu|Add0~77_sumout\ & ( \datapath|alu|ShiftLeft0~61_combout\ & ( (!\datapath|alu|Selector4~0_combout\) # ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~14_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~62_combout\)))) ) ) ) # ( !\datapath|alu|Add0~77_sumout\ & ( \datapath|alu|ShiftLeft0~61_combout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~14_combout\))) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\) # ((\datapath|alu|ShiftLeft0~62_combout\)))) ) ) ) # ( \datapath|alu|Add0~77_sumout\ & ( !\datapath|alu|ShiftLeft0~61_combout\ & ( 
-- (!\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\) # ((\datapath|alu|ShiftLeft0~14_combout\)))) # (\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~62_combout\)))) ) ) ) # 
-- ( !\datapath|alu|Add0~77_sumout\ & ( !\datapath|alu|ShiftLeft0~61_combout\ & ( (\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~14_combout\)) # (\datapath|alu|Selector28~10_combout\ & 
-- ((\datapath|alu|ShiftLeft0~62_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~14_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~62_combout\,
	datae => \datapath|alu|ALT_INV_Add0~77_sumout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~61_combout\,
	combout => \datapath|alu|Selector12~0_combout\);

-- Location: LABCELL_X30_Y27_N32
\datapath|alu|Selector12~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector12~1_combout\ = ( \datapath|alu|Add1~81_sumout\ & ( \datapath|alu|Selector12~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~36_combout\))) # 
-- (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( !\datapath|alu|Add1~81_sumout\ & ( \datapath|alu|Selector12~0_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\) # 
-- (\datapath|alu|ShiftRight0~36_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\ & ((\datapath|alu|Selector4~2_combout\)))) ) ) ) # ( \datapath|alu|Add1~81_sumout\ & ( !\datapath|alu|Selector12~0_combout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (((\datapath|alu|ShiftRight0~36_combout\ & \datapath|alu|Selector4~2_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\)) # (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( 
-- !\datapath|alu|Add1~81_sumout\ & ( !\datapath|alu|Selector12~0_combout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~36_combout\))) # (\datapath|alu|Selector4~1_combout\ & 
-- (\datapath|alumux1|f[31]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~36_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alu|ALT_INV_Add1~81_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector12~0_combout\,
	combout => \datapath|alu|Selector12~1_combout\);

-- Location: LABCELL_X30_Y27_N2
\datapath|regfilemux|f[19]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[19]~15_combout\ = ( \control|aluop[2]~0_combout\ & ( \datapath|alu|Selector12~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(19)) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( 
-- \datapath|alu|Selector12~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(19))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector12~2_combout\))) ) ) ) # ( \control|aluop[2]~0_combout\ & ( 
-- !\datapath|alu|Selector12~1_combout\ & ( (\datapath|mdr|data\(19) & !\datapath|regfilemux|f[0]~0_combout\) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( !\datapath|alu|Selector12~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- (\datapath|mdr|data\(19))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000000001010101000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(19),
	datac => \datapath|alu|ALT_INV_Selector12~2_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector12~1_combout\,
	combout => \datapath|regfilemux|f[19]~15_combout\);

-- Location: MLABCELL_X29_Y26_N22
\datapath|regfile|data~1011feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1011feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~1011feeder_combout\);

-- Location: FF_X29_Y26_N23
\datapath|regfile|data~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1011feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1011_q\);

-- Location: FF_X30_Y27_N1
\datapath|regfile|data~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~947_q\);

-- Location: FF_X30_Y27_N27
\datapath|regfile|data~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~979_q\);

-- Location: MLABCELL_X29_Y26_N10
\datapath|regfile|data~883feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~883feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~883feeder_combout\);

-- Location: FF_X29_Y26_N11
\datapath|regfile|data~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~883feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~883_q\);

-- Location: FF_X30_Y27_N31
\datapath|regfile|data~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~819_q\);

-- Location: FF_X25_Y30_N25
\datapath|regfile|data~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~851_q\);

-- Location: FF_X25_Y30_N27
\datapath|regfile|data~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~787_q\);

-- Location: LABCELL_X25_Y30_N26
\datapath|regfile|data~1465\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1465_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~787_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~819_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~851_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~883_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~883_q\,
	datab => \datapath|regfile|ALT_INV_data~819_q\,
	datac => \datapath|regfile|ALT_INV_data~851_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~787_q\,
	combout => \datapath|regfile|data~1465_combout\);

-- Location: FF_X25_Y30_N39
\datapath|regfile|data~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~915_q\);

-- Location: LABCELL_X25_Y30_N36
\datapath|regfile|data~1469\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1469_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1465_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1465_combout\ & ((\datapath|regfile|data~915_q\))) # 
-- (\datapath|regfile|data~1465_combout\ & (\datapath|regfile|data~947_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1465_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1465_combout\ & 
-- ((\datapath|regfile|data~979_q\))) # (\datapath|regfile|data~1465_combout\ & (\datapath|regfile|data~1011_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1011_q\,
	datab => \datapath|regfile|ALT_INV_data~947_q\,
	datac => \datapath|regfile|ALT_INV_data~979_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1465_combout\,
	datag => \datapath|regfile|ALT_INV_data~915_q\,
	combout => \datapath|regfile|data~1469_combout\);

-- Location: FF_X35_Y27_N33
\datapath|regfile|data~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~243_q\);

-- Location: FF_X21_Y27_N21
\datapath|regfile|data~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~211_q\);

-- Location: MLABCELL_X21_Y27_N6
\datapath|regfile|data~115feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~115feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~115feeder_combout\);

-- Location: FF_X21_Y27_N7
\datapath|regfile|data~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~115feeder_combout\,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~115_q\);

-- Location: LABCELL_X30_Y29_N34
\datapath|regfile|data~83feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~83feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~83feeder_combout\);

-- Location: FF_X30_Y29_N35
\datapath|regfile|data~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~83feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~83_q\);

-- Location: LABCELL_X30_Y30_N36
\datapath|regfile|data~51feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~51feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~51feeder_combout\);

-- Location: FF_X30_Y30_N37
\datapath|regfile|data~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~51feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~51_q\);

-- Location: MLABCELL_X21_Y27_N24
\datapath|regfile|data~1444\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1444_combout\ = ( \datapath|ir|data\(16) & ( \datapath|regfile|data~51_q\ & ( (!\datapath|ir|data\(15) & (((!\datapath|ir|data\(17) & \datapath|regfile|data~83_q\)))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~115_q\))) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|regfile|data~51_q\ & ( \datapath|ir|data\(15) ) ) ) # ( \datapath|ir|data\(16) & ( !\datapath|regfile|data~51_q\ & ( (!\datapath|ir|data\(15) & (((!\datapath|ir|data\(17) & 
-- \datapath|regfile|data~83_q\)))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~115_q\))) ) ) ) # ( !\datapath|ir|data\(16) & ( !\datapath|regfile|data~51_q\ & ( (\datapath|ir|data\(15) & \datapath|ir|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000101011011010101010101010101010001010110110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~115_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|regfile|ALT_INV_data~83_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~51_q\,
	combout => \datapath|regfile|data~1444_combout\);

-- Location: LABCELL_X30_Y30_N24
\datapath|regfile|data~179feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~179feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~179feeder_combout\);

-- Location: FF_X30_Y30_N25
\datapath|regfile|data~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~179feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~179_q\);

-- Location: FF_X21_Y27_N27
\datapath|regfile|data~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~147_q\);

-- Location: MLABCELL_X21_Y27_N22
\datapath|regfile|data~1445\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1445_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1444_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1444_combout\ & (\datapath|regfile|data~147_q\)) # 
-- (\datapath|regfile|data~1444_combout\ & ((\datapath|regfile|data~179_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1444_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1444_combout\ & 
-- (((\datapath|regfile|data~211_q\)))) # (\datapath|regfile|data~1444_combout\ & (\datapath|regfile|data~243_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~243_q\,
	datac => \datapath|regfile|ALT_INV_data~211_q\,
	datad => \datapath|regfile|ALT_INV_data~1444_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~179_q\,
	datag => \datapath|regfile|ALT_INV_data~147_q\,
	combout => \datapath|regfile|data~1445_combout\);

-- Location: FF_X33_Y25_N37
\datapath|regfile|data~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~435_q\);

-- Location: LABCELL_X25_Y29_N26
\datapath|regfile|data~499feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~499feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~499feeder_combout\);

-- Location: FF_X25_Y29_N27
\datapath|regfile|data~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~499feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~499_q\);

-- Location: FF_X32_Y27_N21
\datapath|regfile|data~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~467_q\);

-- Location: MLABCELL_X24_Y27_N18
\datapath|regfile|data~371feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~371feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~371feeder_combout\);

-- Location: FF_X24_Y27_N19
\datapath|regfile|data~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~371feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~371_q\);

-- Location: FF_X35_Y24_N3
\datapath|regfile|data~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~307_q\);

-- Location: FF_X32_Y27_N9
\datapath|regfile|data~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~339_q\);

-- Location: FF_X32_Y27_N11
\datapath|regfile|data~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~275_q\);

-- Location: MLABCELL_X32_Y27_N10
\datapath|regfile|data~1449\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1449_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~275_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~307_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~339_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~371_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~371_q\,
	datab => \datapath|regfile|ALT_INV_data~307_q\,
	datac => \datapath|regfile|ALT_INV_data~339_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~275_q\,
	combout => \datapath|regfile|data~1449_combout\);

-- Location: MLABCELL_X35_Y28_N10
\datapath|regfile|data~403feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~403feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~403feeder_combout\);

-- Location: FF_X35_Y28_N11
\datapath|regfile|data~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~403feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~403_q\);

-- Location: MLABCELL_X32_Y27_N22
\datapath|regfile|data~1453\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1453_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1449_combout\ & (((\datapath|regfile|data~403_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1449_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~435_q\)))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1449_combout\ & (((\datapath|regfile|data~467_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1449_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~499_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~435_q\,
	datab => \datapath|regfile|ALT_INV_data~499_q\,
	datac => \datapath|regfile|ALT_INV_data~467_q\,
	datad => \datapath|regfile|ALT_INV_data~1449_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~403_q\,
	combout => \datapath|regfile|data~1453_combout\);

-- Location: MLABCELL_X24_Y27_N2
\datapath|regfile|data~691feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~691feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~691feeder_combout\);

-- Location: FF_X24_Y27_N3
\datapath|regfile|data~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~691feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~691_q\);

-- Location: LABCELL_X27_Y30_N12
\datapath|regfile|data~755feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~755feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~755feeder_combout\);

-- Location: FF_X27_Y30_N13
\datapath|regfile|data~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~755feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~755_q\);

-- Location: FF_X27_Y30_N33
\datapath|regfile|data~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~723_q\);

-- Location: LABCELL_X27_Y28_N12
\datapath|regfile|data~563feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~563feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~563feeder_combout\);

-- Location: FF_X27_Y28_N13
\datapath|regfile|data~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~563feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~563_q\);

-- Location: FF_X27_Y28_N25
\datapath|regfile|data~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~595_q\);

-- Location: FF_X27_Y29_N37
\datapath|regfile|data~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~15_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~627_q\);

-- Location: LABCELL_X27_Y28_N14
\datapath|regfile|data~531feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~531feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~531feeder_combout\);

-- Location: FF_X27_Y28_N15
\datapath|regfile|data~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~531feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~531_q\);

-- Location: LABCELL_X27_Y28_N26
\datapath|regfile|data~1457\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1457_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~531_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~563_q\))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~595_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~627_q\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~563_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~595_q\,
	datad => \datapath|regfile|ALT_INV_data~627_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~531_q\,
	combout => \datapath|regfile|data~1457_combout\);

-- Location: LABCELL_X27_Y31_N32
\datapath|regfile|data~659feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~659feeder_combout\ = ( \datapath|regfilemux|f[19]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~15_combout\,
	combout => \datapath|regfile|data~659feeder_combout\);

-- Location: FF_X27_Y31_N33
\datapath|regfile|data~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~659feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~659_q\);

-- Location: LABCELL_X27_Y30_N34
\datapath|regfile|data~1461\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1461_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1457_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1457_combout\ & ((\datapath|regfile|data~659_q\))) # 
-- (\datapath|regfile|data~1457_combout\ & (\datapath|regfile|data~691_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1457_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1457_combout\ & 
-- ((\datapath|regfile|data~723_q\))) # (\datapath|regfile|data~1457_combout\ & (\datapath|regfile|data~755_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~691_q\,
	datab => \datapath|regfile|ALT_INV_data~755_q\,
	datac => \datapath|regfile|ALT_INV_data~723_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1457_combout\,
	datag => \datapath|regfile|ALT_INV_data~659_q\,
	combout => \datapath|regfile|data~1461_combout\);

-- Location: LABCELL_X22_Y27_N12
\datapath|regfile|data~1473\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1473_combout\ = ( \datapath|regfile|data~1453_combout\ & ( \datapath|regfile|data~1461_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1445_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & 
-- ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1469_combout\)))) ) ) ) # ( !\datapath|regfile|data~1453_combout\ & ( \datapath|regfile|data~1461_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1445_combout\)))) # (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1469_combout\)))) ) ) ) # ( \datapath|regfile|data~1453_combout\ & ( !\datapath|regfile|data~1461_combout\ & ( 
-- (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1445_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & (\datapath|regfile|data~1469_combout\))) ) ) ) # ( !\datapath|regfile|data~1453_combout\ & ( 
-- !\datapath|regfile|data~1461_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1445_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & (\datapath|regfile|data~1469_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1469_combout\,
	datad => \datapath|regfile|ALT_INV_data~1445_combout\,
	datae => \datapath|regfile|ALT_INV_data~1453_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1461_combout\,
	combout => \datapath|regfile|data~1473_combout\);

-- Location: MLABCELL_X29_Y23_N4
\datapath|alu|ShiftRight1~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~36_combout\ = ( \datapath|regfile|data~1383_combout\ & ( \datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1473_combout\)))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (((!\datapath|alumux2|f[0]~2_combout\)) # (\datapath|regfile|data~1323_combout\))) ) ) ) # ( !\datapath|regfile|data~1383_combout\ & ( \datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & 
-- (((\datapath|regfile|data~1473_combout\ & !\datapath|alumux2|f[0]~2_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((!\datapath|alumux2|f[0]~2_combout\)) # (\datapath|regfile|data~1323_combout\))) ) ) ) # ( \datapath|regfile|data~1383_combout\ & ( 
-- !\datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1473_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1323_combout\ & 
-- ((\datapath|alumux2|f[0]~2_combout\)))) ) ) ) # ( !\datapath|regfile|data~1383_combout\ & ( !\datapath|regfile|data~1413_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1473_combout\ & !\datapath|alumux2|f[0]~2_combout\)))) # 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1323_combout\ & ((\datapath|alumux2|f[0]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|regfile|ALT_INV_data~1323_combout\,
	datac => \datapath|regfile|ALT_INV_data~1473_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|regfile|ALT_INV_data~1383_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1413_combout\,
	combout => \datapath|alu|ShiftRight1~36_combout\);

-- Location: LABCELL_X30_Y23_N20
\datapath|alu|Selector20~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector20~0_combout\ = ( \datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~35_combout\ ) ) # ( !\datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~36_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftRight1~36_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~35_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	combout => \datapath|alu|Selector20~0_combout\);

-- Location: MLABCELL_X29_Y26_N12
\datapath|alu|ShiftRight1~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~37_combout\ = ( \datapath|alu|ShiftLeft0~3_combout\ & ( \datapath|alumux2|f[2]~6_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|alu|ShiftLeft0~3_combout\ & ( \datapath|alumux2|f[2]~6_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) ) ) # ( \datapath|alu|ShiftLeft0~3_combout\ & ( !\datapath|alumux2|f[2]~6_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|alu|ShiftLeft0~3_combout\ & ( 
-- !\datapath|alumux2|f[2]~6_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101010000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	combout => \datapath|alu|ShiftRight1~37_combout\);

-- Location: LABCELL_X30_Y23_N34
\datapath|alu|ShiftRight1~38\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~38_combout\ = ( \datapath|alu|ShiftRight1~37_combout\ & ( \datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|Selector20~0_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- ((!\datapath|alumux2|f[2]~6_combout\) # ((\datapath|regfile|data~1113_combout\)))) ) ) ) # ( \datapath|alu|ShiftRight1~37_combout\ & ( !\datapath|alu|ShiftRight1~34_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & 
-- (((\datapath|alu|Selector20~0_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[2]~6_combout\ & (\datapath|regfile|data~1113_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000011010101100000000000000000100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alu|ALT_INV_Selector20~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~37_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~34_combout\,
	combout => \datapath|alu|ShiftRight1~38_combout\);

-- Location: MLABCELL_X29_Y27_N4
\datapath|alu|Selector28~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~7_combout\ = ( \datapath|alu|ShiftLeft0~0_combout\ & ( \datapath|alu|ShiftRight1~38_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux1|f[3]~7_combout\)))) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(12) 
-- & ((!\datapath|alumux1|f[3]~7_combout\) # (\datapath|ir|data\(13)))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # (\datapath|alumux1|f[3]~7_combout\))))) ) ) ) # ( !\datapath|alu|ShiftLeft0~0_combout\ & ( \datapath|alu|ShiftRight1~38_combout\ 
-- & ( (!\datapath|ir|data\(12) & (((\datapath|alumux1|f[3]~7_combout\)))) # (\datapath|ir|data\(12) & ((!\control|WideOr1~0_combout\ & ((\datapath|alumux1|f[3]~7_combout\))) # (\control|WideOr1~0_combout\ & (!\datapath|ir|data\(13))))) ) ) ) # ( 
-- \datapath|alu|ShiftLeft0~0_combout\ & ( !\datapath|alu|ShiftRight1~38_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux1|f[3]~7_combout\)))) # (\control|WideOr1~0_combout\ & ((!\datapath|alumux1|f[3]~7_combout\ & (!\datapath|ir|data\(12))) 
-- # (\datapath|alumux1|f[3]~7_combout\ & ((\datapath|ir|data\(13)))))) ) ) ) # ( !\datapath|alu|ShiftLeft0~0_combout\ & ( !\datapath|alu|ShiftRight1~38_combout\ & ( (\datapath|alumux1|f[3]~7_combout\ & ((!\datapath|ir|data\(12)) # 
-- (!\control|WideOr1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010111110100000001100000100111111101111111000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datab => \datapath|ir|ALT_INV_data\(13),
	datac => \control|ALT_INV_WideOr1~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[3]~7_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~38_combout\,
	combout => \datapath|alu|Selector28~7_combout\);

-- Location: LABCELL_X30_Y27_N10
\datapath|alu|Selector28~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~8_combout\ = ( \datapath|alu|Selector28~2_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & \datapath|alu|ShiftRight0~36_combout\) ) ) # ( !\datapath|alu|Selector28~2_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & 
-- (\datapath|alu|ShiftLeft0~14_combout\)) # (\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|Add1~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~14_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~36_combout\,
	datad => \datapath|alu|ALT_INV_Add1~17_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector28~2_combout\,
	combout => \datapath|alu|Selector28~8_combout\);

-- Location: MLABCELL_X29_Y28_N26
\datapath|alu|ShiftLeft0~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~12_combout\ = ( \datapath|regfile|data~1863_combout\ & ( \datapath|alumux1|f[6]~2_combout\ & ( !\datapath|alu|ShiftLeft0~8_combout\ ) ) ) # ( !\datapath|regfile|data~1863_combout\ & ( \datapath|alumux1|f[6]~2_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & !\datapath|alu|ShiftLeft0~8_combout\) ) ) ) # ( \datapath|regfile|data~1863_combout\ & ( !\datapath|alumux1|f[6]~2_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & !\datapath|alu|ShiftLeft0~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000001111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~8_combout\,
	datae => \datapath|regfile|ALT_INV_data~1863_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[6]~2_combout\,
	combout => \datapath|alu|ShiftLeft0~12_combout\);

-- Location: MLABCELL_X29_Y25_N28
\datapath|alu|ShiftRight0~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~14_combout\ = ( \datapath|alu|ShiftRight1~32_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~31_combout\))) ) ) # ( !\datapath|alu|ShiftRight1~32_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftRight1~31_combout\ & \datapath|alumux2|f[2]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~31_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~32_combout\,
	combout => \datapath|alu|ShiftRight0~14_combout\);

-- Location: MLABCELL_X29_Y25_N12
\datapath|alu|Selector28~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~6_combout\ = ( \datapath|alu|ShiftLeft0~12_combout\ & ( \datapath|alu|ShiftRight0~14_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & (((\datapath|alu|ShiftLeft0~9_combout\)) # (\datapath|alu|ShiftLeft0~2_combout\))) # 
-- (\datapath|alu|Selector28~0_combout\ & ((!\datapath|alu|ShiftLeft0~2_combout\) # ((\datapath|alu|ShiftRight1~33_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~12_combout\ & ( \datapath|alu|ShiftRight0~14_combout\ & ( 
-- (!\datapath|alu|Selector28~0_combout\ & (((\datapath|alu|ShiftLeft0~9_combout\)) # (\datapath|alu|ShiftLeft0~2_combout\))) # (\datapath|alu|Selector28~0_combout\ & (\datapath|alu|ShiftLeft0~2_combout\ & ((\datapath|alu|ShiftRight1~33_combout\)))) ) ) ) # 
-- ( \datapath|alu|ShiftLeft0~12_combout\ & ( !\datapath|alu|ShiftRight0~14_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & (!\datapath|alu|ShiftLeft0~2_combout\ & (\datapath|alu|ShiftLeft0~9_combout\))) # (\datapath|alu|Selector28~0_combout\ & 
-- ((!\datapath|alu|ShiftLeft0~2_combout\) # ((\datapath|alu|ShiftRight1~33_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~12_combout\ & ( !\datapath|alu|ShiftRight0~14_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & 
-- (!\datapath|alu|ShiftLeft0~2_combout\ & (\datapath|alu|ShiftLeft0~9_combout\))) # (\datapath|alu|Selector28~0_combout\ & (\datapath|alu|ShiftLeft0~2_combout\ & ((\datapath|alu|ShiftRight1~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~9_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~33_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~12_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~14_combout\,
	combout => \datapath|alu|Selector28~6_combout\);

-- Location: MLABCELL_X29_Y27_N32
\datapath|alu|Selector28~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector28~9_combout\ = ( \datapath|alu|Add0~13_sumout\ & ( \datapath|alu|Selector28~6_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\) # ((\datapath|alu|Selector28~7_combout\)))) # 
-- (\datapath|alu|Selector28~5_combout\ & (((\datapath|alu|Selector28~8_combout\)) # (\datapath|alu|Selector28~4_combout\))) ) ) ) # ( !\datapath|alu|Add0~13_sumout\ & ( \datapath|alu|Selector28~6_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & 
-- ((!\datapath|alu|Selector28~4_combout\) # ((\datapath|alu|Selector28~7_combout\)))) # (\datapath|alu|Selector28~5_combout\ & (!\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Selector28~8_combout\)))) ) ) ) # ( \datapath|alu|Add0~13_sumout\ & ( 
-- !\datapath|alu|Selector28~6_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~7_combout\))) # (\datapath|alu|Selector28~5_combout\ & (((\datapath|alu|Selector28~8_combout\)) # 
-- (\datapath|alu|Selector28~4_combout\))) ) ) ) # ( !\datapath|alu|Add0~13_sumout\ & ( !\datapath|alu|Selector28~6_combout\ & ( (!\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~7_combout\))) # 
-- (\datapath|alu|Selector28~5_combout\ & (!\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Selector28~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~7_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~8_combout\,
	datae => \datapath|alu|ALT_INV_Add0~13_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector28~6_combout\,
	combout => \datapath|alu|Selector28~9_combout\);

-- Location: MLABCELL_X29_Y27_N16
\datapath|regfilemux|f[3]~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[3]~32_combout\ = ( \datapath|regfilemux|f[0]~0_combout\ & ( \datapath|alu|Selector28~9_combout\ ) ) # ( !\datapath|regfilemux|f[0]~0_combout\ & ( \datapath|alu|Selector28~9_combout\ & ( \datapath|mdr|data\(3) ) ) ) # ( 
-- !\datapath|regfilemux|f[0]~0_combout\ & ( !\datapath|alu|Selector28~9_combout\ & ( \datapath|mdr|data\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(3),
	datae => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector28~9_combout\,
	combout => \datapath|regfilemux|f[3]~32_combout\);

-- Location: LABCELL_X33_Y30_N22
\datapath|regfile|data~163feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~163feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~163feeder_combout\);

-- Location: FF_X33_Y30_N23
\datapath|regfile|data~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~163feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~163_q\);

-- Location: LABCELL_X33_Y22_N6
\datapath|regfile|data~227feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~227feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~227feeder_combout\);

-- Location: FF_X33_Y22_N7
\datapath|regfile|data~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~227feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~227_q\);

-- Location: MLABCELL_X32_Y30_N26
\datapath|regfile|data~195feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~195feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~195feeder_combout\);

-- Location: FF_X32_Y30_N27
\datapath|regfile|data~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~195feeder_combout\,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~195_q\);

-- Location: MLABCELL_X32_Y30_N8
\datapath|regfile|data~99feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~99feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~99feeder_combout\);

-- Location: FF_X32_Y30_N9
\datapath|regfile|data~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~99feeder_combout\,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~99_q\);

-- Location: MLABCELL_X32_Y30_N14
\datapath|regfile|data~35feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~35feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~35feeder_combout\);

-- Location: FF_X32_Y30_N15
\datapath|regfile|data~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~35feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~35_q\);

-- Location: LABCELL_X30_Y29_N30
\datapath|regfile|data~67feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~67feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~67feeder_combout\);

-- Location: FF_X30_Y29_N31
\datapath|regfile|data~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~67feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~67_q\);

-- Location: MLABCELL_X32_Y30_N20
\datapath|regfile|data~1954\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1954_combout\ = ( \datapath|ir|data\(15) & ( \datapath|ir|data\(16) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~99_q\) ) ) ) # ( !\datapath|ir|data\(15) & ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & 
-- \datapath|regfile|data~67_q\) ) ) ) # ( \datapath|ir|data\(15) & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~35_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000111100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~99_q\,
	datab => \datapath|regfile|ALT_INV_data~35_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|regfile|ALT_INV_data~67_q\,
	datae => \datapath|ir|ALT_INV_data\(15),
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1954_combout\);

-- Location: LABCELL_X30_Y29_N16
\datapath|regfile|data~131feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~131feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~131feeder_combout\);

-- Location: FF_X30_Y29_N17
\datapath|regfile|data~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~131feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~131_q\);

-- Location: MLABCELL_X32_Y30_N18
\datapath|regfile|data~1955\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1955_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1954_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1954_combout\ & ((\datapath|regfile|data~131_q\))) # 
-- (\datapath|regfile|data~1954_combout\ & (\datapath|regfile|data~163_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1954_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1954_combout\ & 
-- ((\datapath|regfile|data~195_q\))) # (\datapath|regfile|data~1954_combout\ & (\datapath|regfile|data~227_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~163_q\,
	datab => \datapath|regfile|ALT_INV_data~227_q\,
	datac => \datapath|regfile|ALT_INV_data~195_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1954_combout\,
	datag => \datapath|regfile|ALT_INV_data~131_q\,
	combout => \datapath|regfile|data~1955_combout\);

-- Location: FF_X30_Y25_N13
\datapath|regfile|data~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~483_q\);

-- Location: MLABCELL_X32_Y26_N14
\datapath|regfile|data~451feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~451feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~451feeder_combout\);

-- Location: FF_X32_Y26_N15
\datapath|regfile|data~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~451feeder_combout\,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~451_q\);

-- Location: FF_X21_Y28_N11
\datapath|regfile|data~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~419_q\);

-- Location: LABCELL_X30_Y28_N0
\datapath|regfile|data~355feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~355feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~355feeder_combout\);

-- Location: FF_X30_Y28_N1
\datapath|regfile|data~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~355feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~355_q\);

-- Location: FF_X30_Y28_N9
\datapath|regfile|data~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~323_q\);

-- Location: MLABCELL_X35_Y24_N14
\datapath|regfile|data~291feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~291feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~291feeder_combout\);

-- Location: FF_X35_Y24_N15
\datapath|regfile|data~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~291feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~291_q\);

-- Location: LABCELL_X30_Y28_N14
\datapath|regfile|data~259feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~259feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~259feeder_combout\);

-- Location: FF_X30_Y28_N15
\datapath|regfile|data~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~259feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~259_q\);

-- Location: LABCELL_X30_Y28_N10
\datapath|regfile|data~1959\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1959_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~259_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~291_q\))))) ) 
-- ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~323_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~355_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~355_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~323_q\,
	datad => \datapath|regfile|ALT_INV_data~291_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~259_q\,
	combout => \datapath|regfile|data~1959_combout\);

-- Location: FF_X33_Y25_N29
\datapath|regfile|data~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~387_q\);

-- Location: MLABCELL_X32_Y26_N34
\datapath|regfile|data~1963\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1963_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1959_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1959_combout\ & (\datapath|regfile|data~387_q\)) # 
-- (\datapath|regfile|data~1959_combout\ & ((\datapath|regfile|data~419_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1959_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1959_combout\ 
-- & ((\datapath|regfile|data~451_q\))) # (\datapath|regfile|data~1959_combout\ & (\datapath|regfile|data~483_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~483_q\,
	datac => \datapath|regfile|ALT_INV_data~451_q\,
	datad => \datapath|regfile|ALT_INV_data~419_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1959_combout\,
	datag => \datapath|regfile|ALT_INV_data~387_q\,
	combout => \datapath|regfile|data~1963_combout\);

-- Location: LABCELL_X33_Y27_N26
\datapath|regfile|data~739feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~739feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~739feeder_combout\);

-- Location: FF_X33_Y27_N27
\datapath|regfile|data~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~739feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~739_q\);

-- Location: MLABCELL_X32_Y26_N0
\datapath|regfile|data~707feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~707feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~707feeder_combout\);

-- Location: FF_X32_Y26_N1
\datapath|regfile|data~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~707feeder_combout\,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~707_q\);

-- Location: MLABCELL_X24_Y29_N28
\datapath|regfile|data~675feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~675feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~675feeder_combout\);

-- Location: FF_X24_Y29_N29
\datapath|regfile|data~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~675feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~675_q\);

-- Location: FF_X26_Y28_N7
\datapath|regfile|data~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~547_q\);

-- Location: FF_X26_Y28_N17
\datapath|regfile|data~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~579_q\);

-- Location: FF_X29_Y31_N23
\datapath|regfile|data~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~611_q\);

-- Location: FF_X26_Y28_N15
\datapath|regfile|data~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~515_q\);

-- Location: MLABCELL_X26_Y28_N18
\datapath|regfile|data~1967\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1967_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~515_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~547_q\))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~579_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~611_q\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~547_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~579_q\,
	datad => \datapath|regfile|ALT_INV_data~611_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~515_q\,
	combout => \datapath|regfile|data~1967_combout\);

-- Location: FF_X29_Y27_N7
\datapath|regfile|data~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~643_q\);

-- Location: MLABCELL_X32_Y26_N22
\datapath|regfile|data~1971\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1971_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1967_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1967_combout\ & (\datapath|regfile|data~643_q\)) # 
-- (\datapath|regfile|data~1967_combout\ & ((\datapath|regfile|data~675_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1967_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1967_combout\ 
-- & ((\datapath|regfile|data~707_q\))) # (\datapath|regfile|data~1967_combout\ & (\datapath|regfile|data~739_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~739_q\,
	datac => \datapath|regfile|ALT_INV_data~707_q\,
	datad => \datapath|regfile|ALT_INV_data~675_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1967_combout\,
	datag => \datapath|regfile|ALT_INV_data~643_q\,
	combout => \datapath|regfile|data~1971_combout\);

-- Location: MLABCELL_X29_Y28_N36
\datapath|regfile|data~931feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~931feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~931feeder_combout\);

-- Location: FF_X29_Y28_N37
\datapath|regfile|data~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~931feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~931_q\);

-- Location: FF_X29_Y27_N19
\datapath|regfile|data~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~963_q\);

-- Location: FF_X21_Y28_N13
\datapath|regfile|data~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~995_q\);

-- Location: FF_X24_Y24_N39
\datapath|regfile|data~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~867_q\);

-- Location: FF_X24_Y25_N23
\datapath|regfile|data~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~803_q\);

-- Location: FF_X24_Y24_N37
\datapath|regfile|data~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~835_q\);

-- Location: FF_X24_Y24_N7
\datapath|regfile|data~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~32_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~771_q\);

-- Location: MLABCELL_X24_Y24_N38
\datapath|regfile|data~1975\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1975_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~771_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~803_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~835_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~867_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~867_q\,
	datab => \datapath|regfile|ALT_INV_data~803_q\,
	datac => \datapath|regfile|ALT_INV_data~835_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~771_q\,
	combout => \datapath|regfile|data~1975_combout\);

-- Location: MLABCELL_X32_Y26_N30
\datapath|regfile|data~899feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~899feeder_combout\ = ( \datapath|regfilemux|f[3]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~32_combout\,
	combout => \datapath|regfile|data~899feeder_combout\);

-- Location: FF_X32_Y26_N31
\datapath|regfile|data~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~899feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~899_q\);

-- Location: MLABCELL_X32_Y26_N24
\datapath|regfile|data~1979\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1979_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1975_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1975_combout\ & ((\datapath|regfile|data~899_q\))) # 
-- (\datapath|regfile|data~1975_combout\ & (\datapath|regfile|data~931_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1975_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1975_combout\ & 
-- (\datapath|regfile|data~963_q\)) # (\datapath|regfile|data~1975_combout\ & ((\datapath|regfile|data~995_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~931_q\,
	datac => \datapath|regfile|ALT_INV_data~963_q\,
	datad => \datapath|regfile|ALT_INV_data~995_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1975_combout\,
	datag => \datapath|regfile|ALT_INV_data~899_q\,
	combout => \datapath|regfile|data~1979_combout\);

-- Location: MLABCELL_X32_Y26_N8
\datapath|regfile|data~1983\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1983_combout\ = ( \datapath|regfile|data~1971_combout\ & ( \datapath|regfile|data~1979_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1955_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1963_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1971_combout\ & ( \datapath|regfile|data~1979_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1955_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1963_combout\))))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1971_combout\ & ( !\datapath|regfile|data~1979_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1955_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1963_combout\))))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1971_combout\ & ( !\datapath|regfile|data~1979_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1955_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1963_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1955_combout\,
	datad => \datapath|regfile|ALT_INV_data~1963_combout\,
	datae => \datapath|regfile|ALT_INV_data~1971_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1979_combout\,
	combout => \datapath|regfile|data~1983_combout\);

-- Location: MLABCELL_X29_Y28_N8
\datapath|alu|ShiftLeft0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~9_combout\ = ( \datapath|regfile|data~1983_combout\ & ( \datapath|alumux1|f[5]~3_combout\ & ( !\datapath|alu|ShiftLeft0~8_combout\ ) ) ) # ( !\datapath|regfile|data~1983_combout\ & ( \datapath|alumux1|f[5]~3_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~8_combout\ & \datapath|alumux2|f[1]~4_combout\) ) ) ) # ( \datapath|regfile|data~1983_combout\ & ( !\datapath|alumux1|f[5]~3_combout\ & ( (!\datapath|alu|ShiftLeft0~8_combout\ & !\datapath|alumux2|f[1]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|regfile|ALT_INV_data~1983_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[5]~3_combout\,
	combout => \datapath|alu|ShiftLeft0~9_combout\);

-- Location: MLABCELL_X32_Y28_N20
\datapath|alu|ShiftLeft0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~5_combout\ = ( \datapath|alumux2|f[1]~4_combout\ & ( (\datapath|regfile|data~1863_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) ) # ( !\datapath|alumux2|f[1]~4_combout\ & ( (\datapath|regfile|data~1923_combout\ & 
-- !\datapath|alumux1|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000000000110011000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1863_combout\,
	datab => \datapath|regfile|ALT_INV_data~1923_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	combout => \datapath|alu|ShiftLeft0~5_combout\);

-- Location: MLABCELL_X29_Y28_N0
\datapath|alu|Selector29~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector29~3_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & (((\datapath|alu|ShiftLeft0~5_combout\)))) # (\datapath|alu|Selector28~0_combout\ & (\datapath|alu|ShiftLeft0~9_combout\)) ) ) # ( 
-- \datapath|alu|ShiftLeft0~2_combout\ & ( ((!\datapath|alu|Selector28~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|Selector21~0_combout\)))) # (\datapath|alu|Selector28~0_combout\ & (((\datapath|alu|ShiftRight1~56_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000000000011001100011101000111011100000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~9_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~56_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector21~0_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~5_combout\,
	combout => \datapath|alu|Selector29~3_combout\);

-- Location: LABCELL_X22_Y28_N14
\datapath|alumux1|f[2]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[2]~6_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1923_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfile|ALT_INV_data~1923_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alumux1|f[2]~6_combout\);

-- Location: LABCELL_X22_Y28_N16
\datapath|alu|Selector29~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector29~0_combout\ = ( \control|WideOr1~0_combout\ & ( \datapath|alu|ShiftRight1~30_combout\ & ( (!\datapath|ir|data\(12) & ((!\datapath|alumux2|f[2]~6_combout\ & ((\datapath|alumux1|f[2]~6_combout\))) # (\datapath|alumux2|f[2]~6_combout\ 
-- & ((!\datapath|alumux1|f[2]~6_combout\) # (\datapath|ir|data\(13)))))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # ((\datapath|alumux2|f[2]~6_combout\ & \datapath|alumux1|f[2]~6_combout\)))) ) ) ) # ( !\control|WideOr1~0_combout\ & ( 
-- \datapath|alu|ShiftRight1~30_combout\ & ( !\datapath|alumux2|f[2]~6_combout\ $ (!\datapath|alumux1|f[2]~6_combout\) ) ) ) # ( \control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~30_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & 
-- (!\datapath|ir|data\(12) & ((\datapath|alumux1|f[2]~6_combout\)))) # (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alumux1|f[2]~6_combout\ & (!\datapath|ir|data\(12))) # (\datapath|alumux1|f[2]~6_combout\ & ((\datapath|ir|data\(13)))))) ) ) ) # ( 
-- !\control|WideOr1~0_combout\ & ( !\datapath|alu|ShiftRight1~30_combout\ & ( !\datapath|alumux2|f[2]~6_combout\ $ (!\datapath|alumux1|f[2]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000010101010001100001111111100000100111011100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datab => \datapath|ir|ALT_INV_data\(13),
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	datae => \control|ALT_INV_WideOr1~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~30_combout\,
	combout => \datapath|alu|Selector29~0_combout\);

-- Location: MLABCELL_X26_Y25_N22
\datapath|alu|ShiftLeft0~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~11_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~10_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (!\datapath|alumux2|f[0]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000010100000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~10_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	combout => \datapath|alu|ShiftLeft0~11_combout\);

-- Location: MLABCELL_X26_Y26_N4
\datapath|alu|ShiftRight0~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~11_combout\ = ( \datapath|alu|ShiftRight1~25_combout\ & ( \datapath|alu|ShiftRight1~26_combout\ ) ) # ( !\datapath|alu|ShiftRight1~25_combout\ & ( \datapath|alu|ShiftRight1~26_combout\ & ( !\datapath|alumux2|f[2]~6_combout\ ) ) ) 
-- # ( \datapath|alu|ShiftRight1~25_combout\ & ( !\datapath|alu|ShiftRight1~26_combout\ & ( \datapath|alumux2|f[2]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~25_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~26_combout\,
	combout => \datapath|alu|ShiftRight0~11_combout\);

-- Location: LABCELL_X22_Y28_N34
\datapath|alu|ShiftRight0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~13_combout\ = ( \datapath|alu|ShiftRight0~11_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftRight0~12_combout\))) ) ) # ( !\datapath|alu|ShiftRight0~11_combout\ & 
-- ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftRight0~12_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~12_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~11_combout\,
	combout => \datapath|alu|ShiftRight0~13_combout\);

-- Location: LABCELL_X30_Y28_N22
\datapath|alu|Selector29~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector29~1_combout\ = ( \datapath|alu|Add1~13_sumout\ & ( \datapath|alu|ShiftRight0~13_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|Selector28~1_combout\) # (\datapath|alu|ShiftLeft0~11_combout\))) # 
-- (\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\))) ) ) ) # ( !\datapath|alu|Add1~13_sumout\ & ( \datapath|alu|ShiftRight0~13_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|ShiftLeft0~11_combout\) # 
-- (\datapath|alu|Selector28~2_combout\))) ) ) ) # ( \datapath|alu|Add1~13_sumout\ & ( !\datapath|alu|ShiftRight0~13_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & ((\datapath|alu|Selector28~1_combout\) # (\datapath|alu|ShiftLeft0~11_combout\))) ) ) ) 
-- # ( !\datapath|alu|Add1~13_sumout\ & ( !\datapath|alu|ShiftRight0~13_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|ShiftLeft0~11_combout\ & !\datapath|alu|Selector28~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011001100110000111111000000000011111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~11_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alu|ALT_INV_Add1~13_sumout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~13_combout\,
	combout => \datapath|alu|Selector29~1_combout\);

-- Location: MLABCELL_X29_Y28_N32
\datapath|alu|Selector29~2DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector29~2DUPLICATE_combout\ = ( \datapath|alu|Selector29~0_combout\ & ( \datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector28~5_combout\) # (\datapath|alu|Selector29~3_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (((!\datapath|alu|Selector28~5_combout\)) # (\datapath|alu|Add0~9_sumout\))) ) ) ) # ( !\datapath|alu|Selector29~0_combout\ & ( \datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & 
-- (((\datapath|alu|Selector28~5_combout\) # (\datapath|alu|Selector29~3_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Add0~9_sumout\ & ((\datapath|alu|Selector28~5_combout\)))) ) ) ) # ( \datapath|alu|Selector29~0_combout\ & ( 
-- !\datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector29~3_combout\ & !\datapath|alu|Selector28~5_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (((!\datapath|alu|Selector28~5_combout\)) # 
-- (\datapath|alu|Add0~9_sumout\))) ) ) ) # ( !\datapath|alu|Selector29~0_combout\ & ( !\datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector29~3_combout\ & !\datapath|alu|Selector28~5_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Add0~9_sumout\ & ((\datapath|alu|Selector28~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datab => \datapath|alu|ALT_INV_Add0~9_sumout\,
	datac => \datapath|alu|ALT_INV_Selector29~3_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datae => \datapath|alu|ALT_INV_Selector29~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector29~1_combout\,
	combout => \datapath|alu|Selector29~2DUPLICATE_combout\);

-- Location: MLABCELL_X29_Y28_N22
\datapath|regfilemux|f[2]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[2]~30_combout\ = ( \datapath|alu|Selector29~2DUPLICATE_combout\ & ( (\datapath|mdr|data\(2)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector29~2DUPLICATE_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- \datapath|mdr|data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datac => \datapath|mdr|ALT_INV_data\(2),
	dataf => \datapath|alu|ALT_INV_Selector29~2DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[2]~30_combout\);

-- Location: FF_X32_Y28_N17
\datapath|regfile|data~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~482_q\);

-- Location: FF_X32_Y28_N9
\datapath|regfile|data~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~450_q\);

-- Location: MLABCELL_X29_Y28_N20
\datapath|regfilemux|f[2]~30DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[2]~30DUPLICATE_combout\ = ( \datapath|alu|Selector29~2DUPLICATE_combout\ & ( (\datapath|mdr|data\(2)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector29~2DUPLICATE_combout\ & ( 
-- (!\datapath|regfilemux|f[0]~0_combout\ & \datapath|mdr|data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|mdr|ALT_INV_data\(2),
	dataf => \datapath|alu|ALT_INV_Selector29~2DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[2]~30DUPLICATE_combout\);

-- Location: LABCELL_X27_Y21_N16
\datapath|regfile|data~418feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~418feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~418feeder_combout\);

-- Location: FF_X27_Y21_N17
\datapath|regfile|data~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~418feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~418_q\);

-- Location: FF_X30_Y28_N19
\datapath|regfile|data~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~354_q\);

-- Location: LABCELL_X27_Y31_N18
\datapath|regfile|data~290feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~290feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~290feeder_combout\);

-- Location: FF_X27_Y31_N19
\datapath|regfile|data~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~290feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~290_q\);

-- Location: FF_X30_Y28_N5
\datapath|regfile|data~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~322_q\);

-- Location: FF_X30_Y28_N21
\datapath|regfile|data~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~258_q\);

-- Location: LABCELL_X30_Y28_N6
\datapath|regfile|data~1899\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1899_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~258_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~290_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~322_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~354_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~354_q\,
	datab => \datapath|regfile|ALT_INV_data~290_q\,
	datac => \datapath|regfile|ALT_INV_data~322_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~258_q\,
	combout => \datapath|regfile|data~1899_combout\);

-- Location: LABCELL_X30_Y29_N12
\datapath|regfile|data~386feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~386feeder_combout\ = ( \datapath|regfilemux|f[2]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30_combout\,
	combout => \datapath|regfile|data~386feeder_combout\);

-- Location: FF_X30_Y29_N13
\datapath|regfile|data~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~386feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~386_q\);

-- Location: MLABCELL_X32_Y28_N10
\datapath|regfile|data~1903\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1903_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1899_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1899_combout\ & (\datapath|regfile|data~386_q\)) # 
-- (\datapath|regfile|data~1899_combout\ & ((\datapath|regfile|data~418_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1899_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1899_combout\ 
-- & ((\datapath|regfile|data~450_q\))) # (\datapath|regfile|data~1899_combout\ & (\datapath|regfile|data~482_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~482_q\,
	datac => \datapath|regfile|ALT_INV_data~450_q\,
	datad => \datapath|regfile|ALT_INV_data~418_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1899_combout\,
	datag => \datapath|regfile|ALT_INV_data~386_q\,
	combout => \datapath|regfile|data~1903_combout\);

-- Location: MLABCELL_X21_Y29_N36
\datapath|regfile|data~226feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~226feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~226feeder_combout\);

-- Location: FF_X21_Y29_N37
\datapath|regfile|data~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~226feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~226_q\);

-- Location: FF_X25_Y31_N21
\datapath|regfile|data~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~162_q\);

-- Location: FF_X24_Y28_N13
\datapath|regfile|data~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~194_q\);

-- Location: FF_X24_Y28_N19
\datapath|regfile|data~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~98_q\);

-- Location: FF_X24_Y28_N31
\datapath|regfile|data~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~34_q\);

-- Location: MLABCELL_X18_Y28_N12
\datapath|regfile|data~66feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~66feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~66feeder_combout\);

-- Location: FF_X18_Y28_N13
\datapath|regfile|data~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~66feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~66_q\);

-- Location: MLABCELL_X24_Y28_N8
\datapath|regfile|data~1894\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1894_combout\ = ( \datapath|ir|data\(16) & ( \datapath|ir|data\(15) & ( (\datapath|ir|data\(17)) # (\datapath|regfile|data~98_q\) ) ) ) # ( !\datapath|ir|data\(16) & ( \datapath|ir|data\(15) & ( (\datapath|ir|data\(17)) # 
-- (\datapath|regfile|data~34_q\) ) ) ) # ( \datapath|ir|data\(16) & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~66_q\ & !\datapath|ir|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~98_q\,
	datab => \datapath|regfile|ALT_INV_data~34_q\,
	datac => \datapath|regfile|ALT_INV_data~66_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1894_combout\);

-- Location: MLABCELL_X29_Y31_N10
\datapath|regfile|data~130feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~130feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~130feeder_combout\);

-- Location: FF_X29_Y31_N11
\datapath|regfile|data~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~130feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~130_q\);

-- Location: MLABCELL_X24_Y28_N14
\datapath|regfile|data~1895\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1895_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1894_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1894_combout\ & ((\datapath|regfile|data~130_q\))) # 
-- (\datapath|regfile|data~1894_combout\ & (\datapath|regfile|data~162_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1894_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1894_combout\ & 
-- ((\datapath|regfile|data~194_q\))) # (\datapath|regfile|data~1894_combout\ & (\datapath|regfile|data~226_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~226_q\,
	datab => \datapath|regfile|ALT_INV_data~162_q\,
	datac => \datapath|regfile|ALT_INV_data~194_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1894_combout\,
	datag => \datapath|regfile|ALT_INV_data~130_q\,
	combout => \datapath|regfile|data~1895_combout\);

-- Location: FF_X24_Y27_N7
\datapath|regfile|data~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~674_q\);

-- Location: FF_X32_Y28_N29
\datapath|regfile|data~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~706_q\);

-- Location: LABCELL_X33_Y27_N16
\datapath|regfile|data~738feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~738feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~738feeder_combout\);

-- Location: FF_X33_Y27_N17
\datapath|regfile|data~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~738feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~738_q\);

-- Location: LABCELL_X33_Y27_N36
\datapath|regfile|data~546feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~546feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~546feeder_combout\);

-- Location: FF_X33_Y27_N37
\datapath|regfile|data~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~546feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~546_q\);

-- Location: MLABCELL_X29_Y29_N10
\datapath|regfile|data~610feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~610feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~610feeder_combout\);

-- Location: FF_X29_Y29_N11
\datapath|regfile|data~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~610feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~610_q\);

-- Location: MLABCELL_X29_Y29_N12
\datapath|regfile|data~578feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~578feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~578feeder_combout\);

-- Location: FF_X29_Y29_N13
\datapath|regfile|data~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~578feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~578_q\);

-- Location: MLABCELL_X29_Y29_N36
\datapath|regfile|data~514feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~514feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~514feeder_combout\);

-- Location: FF_X29_Y29_N37
\datapath|regfile|data~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~514feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~514_q\);

-- Location: MLABCELL_X29_Y29_N20
\datapath|regfile|data~1907\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1907_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~514_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~546_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~578_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~610_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~546_q\,
	datab => \datapath|regfile|ALT_INV_data~610_q\,
	datac => \datapath|regfile|ALT_INV_data~578_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~514_q\,
	combout => \datapath|regfile|data~1907_combout\);

-- Location: LABCELL_X30_Y24_N24
\datapath|regfile|data~642feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~642feeder_combout\ = ( \datapath|regfilemux|f[2]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30_combout\,
	combout => \datapath|regfile|data~642feeder_combout\);

-- Location: FF_X30_Y24_N25
\datapath|regfile|data~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~642feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~642_q\);

-- Location: MLABCELL_X32_Y28_N30
\datapath|regfile|data~1911\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1911_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1907_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1907_combout\ & ((\datapath|regfile|data~642_q\))) # 
-- (\datapath|regfile|data~1907_combout\ & (\datapath|regfile|data~674_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1907_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1907_combout\ & 
-- (\datapath|regfile|data~706_q\)) # (\datapath|regfile|data~1907_combout\ & ((\datapath|regfile|data~738_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~674_q\,
	datac => \datapath|regfile|ALT_INV_data~706_q\,
	datad => \datapath|regfile|ALT_INV_data~738_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1907_combout\,
	datag => \datapath|regfile|ALT_INV_data~642_q\,
	combout => \datapath|regfile|data~1911_combout\);

-- Location: MLABCELL_X29_Y26_N20
\datapath|regfile|data~994feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~994feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~994feeder_combout\);

-- Location: FF_X29_Y26_N21
\datapath|regfile|data~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~994feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~994_q\);

-- Location: MLABCELL_X29_Y28_N18
\datapath|regfile|data~930feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~930feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~930feeder_combout\);

-- Location: FF_X29_Y28_N19
\datapath|regfile|data~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~930feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~930_q\);

-- Location: MLABCELL_X29_Y28_N16
\datapath|regfile|data~962feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~962feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~962feeder_combout\);

-- Location: FF_X29_Y28_N17
\datapath|regfile|data~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~962feeder_combout\,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~962_q\);

-- Location: FF_X33_Y26_N15
\datapath|regfile|data~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~802_q\);

-- Location: FF_X33_Y26_N29
\datapath|regfile|data~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~834_q\);

-- Location: FF_X24_Y21_N1
\datapath|regfile|data~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~866_q\);

-- Location: FF_X33_Y26_N31
\datapath|regfile|data~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~30DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~770_q\);

-- Location: LABCELL_X33_Y26_N30
\datapath|regfile|data~1915\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1915_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~770_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~802_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~834_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~866_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~802_q\,
	datac => \datapath|regfile|ALT_INV_data~834_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~866_q\,
	datag => \datapath|regfile|ALT_INV_data~770_q\,
	combout => \datapath|regfile|data~1915_combout\);

-- Location: LABCELL_X33_Y28_N14
\datapath|regfile|data~898feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~898feeder_combout\ = ( \datapath|regfilemux|f[2]~30DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~30DUPLICATE_combout\,
	combout => \datapath|regfile|data~898feeder_combout\);

-- Location: FF_X33_Y28_N15
\datapath|regfile|data~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~898feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~898_q\);

-- Location: MLABCELL_X32_Y28_N32
\datapath|regfile|data~1919\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1919_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1915_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1915_combout\ & ((\datapath|regfile|data~898_q\))) # 
-- (\datapath|regfile|data~1915_combout\ & (\datapath|regfile|data~930_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1915_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1915_combout\ & 
-- ((\datapath|regfile|data~962_q\))) # (\datapath|regfile|data~1915_combout\ & (\datapath|regfile|data~994_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~994_q\,
	datab => \datapath|regfile|ALT_INV_data~930_q\,
	datac => \datapath|regfile|ALT_INV_data~962_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1915_combout\,
	datag => \datapath|regfile|ALT_INV_data~898_q\,
	combout => \datapath|regfile|data~1919_combout\);

-- Location: MLABCELL_X32_Y28_N2
\datapath|regfile|data~1923\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1923_combout\ = ( \datapath|regfile|data~1911_combout\ & ( \datapath|regfile|data~1919_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1895_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1903_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1911_combout\ & ( \datapath|regfile|data~1919_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1895_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1903_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1911_combout\ & ( !\datapath|regfile|data~1919_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1895_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1903_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1911_combout\ & ( !\datapath|regfile|data~1919_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1895_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1903_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1903_combout\,
	datad => \datapath|regfile|ALT_INV_data~1895_combout\,
	datae => \datapath|regfile|ALT_INV_data~1911_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1919_combout\,
	combout => \datapath|regfile|data~1923_combout\);

-- Location: LABCELL_X30_Y25_N36
\datapath|alu|ShiftLeft0~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~10_combout\ = ( \datapath|regfile|data~1053_combout\ & ( \datapath|regfile|data~1953_combout\ & ( ((\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1923_combout\)) # (\datapath|alumux2|f[1]~4_combout\) ) ) ) # ( 
-- !\datapath|regfile|data~1053_combout\ & ( \datapath|regfile|data~1953_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1923_combout\)) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( \datapath|regfile|data~1053_combout\ & ( 
-- !\datapath|regfile|data~1953_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1923_combout\) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1053_combout\ & ( !\datapath|regfile|data~1953_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1923_combout\ & !\datapath|alumux2|f[0]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111110000000000001100111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1923_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datae => \datapath|regfile|ALT_INV_data~1053_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1953_combout\,
	combout => \datapath|alu|ShiftLeft0~10_combout\);

-- Location: LABCELL_X25_Y25_N0
\datapath|alu|ShiftLeft0~103\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~103_combout\ = ( !\datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftRight1~41_combout\ & (((\datapath|alu|ShiftLeft0~37_combout\))))) # (\datapath|alumux2|f[2]~6_combout\ & 
-- (((\datapath|alu|ShiftRight1~15_combout\ & ((\datapath|alu|ShiftLeft0~36_combout\)))))) ) ) # ( \datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftRight1~41_combout\ & 
-- (\datapath|alu|ShiftLeft0~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000010001000000010000000100000000101100011010000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftRight1~41_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~10_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~37_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~36_combout\,
	datag => \datapath|alu|ALT_INV_ShiftRight1~15_combout\,
	combout => \datapath|alu|ShiftLeft0~103_combout\);

-- Location: MLABCELL_X29_Y23_N10
\datapath|alu|ShiftLeft0~67\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~67_combout\ = ( \datapath|regfile|data~1383_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1413_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1473_combout\)))) ) ) ) # ( !\datapath|regfile|data~1383_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # 
-- ((\datapath|regfile|data~1413_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1473_combout\)))) ) ) ) # ( \datapath|regfile|data~1383_combout\ & ( !\datapath|regfile|data~1323_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1413_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1473_combout\)))) ) ) ) # ( 
-- !\datapath|regfile|data~1383_combout\ & ( !\datapath|regfile|data~1323_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1413_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1473_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1413_combout\,
	datad => \datapath|regfile|ALT_INV_data~1473_combout\,
	datae => \datapath|regfile|ALT_INV_data~1383_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1323_combout\,
	combout => \datapath|alu|ShiftLeft0~67_combout\);

-- Location: LABCELL_X25_Y25_N14
\datapath|alu|ShiftLeft0~68\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~68_combout\ = ( \datapath|alu|ShiftLeft0~49_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alu|ShiftLeft0~67_combout\) # (\datapath|alu|ShiftLeft0~0_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~49_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~67_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~67_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~49_combout\,
	combout => \datapath|alu|ShiftLeft0~68_combout\);

-- Location: LABCELL_X27_Y23_N12
\datapath|alu|Add0~105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~105_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1203_combout\))) ) + ( \datapath|alumux2|f[26]~30_combout\ ) + ( \datapath|alu|Add0~102\ ))
-- \datapath|alu|Add0~106\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1203_combout\))) ) + ( \datapath|alumux2|f[26]~30_combout\ ) + ( \datapath|alu|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1203_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[26]~30_combout\,
	cin => \datapath|alu|Add0~102\,
	sumout => \datapath|alu|Add0~105_sumout\,
	cout => \datapath|alu|Add0~106\);

-- Location: LABCELL_X25_Y25_N8
\datapath|alu|Selector5~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector5~0_combout\ = ( \datapath|alu|ShiftLeft0~81_combout\ & ( \datapath|alu|Add0~105_sumout\ & ( (!\datapath|alu|Selector4~0_combout\) # ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~103_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~68_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~81_combout\ & ( \datapath|alu|Add0~105_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\) # 
-- ((\datapath|alu|ShiftLeft0~103_combout\)))) # (\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~68_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~81_combout\ & ( !\datapath|alu|Add0~105_sumout\ & ( 
-- (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~103_combout\))) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\) # ((\datapath|alu|ShiftLeft0~68_combout\)))) ) ) ) # 
-- ( !\datapath|alu|ShiftLeft0~81_combout\ & ( !\datapath|alu|Add0~105_sumout\ & ( (\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~103_combout\)) # (\datapath|alu|Selector28~10_combout\ & 
-- ((\datapath|alu|ShiftLeft0~68_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~103_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~68_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~81_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~105_sumout\,
	combout => \datapath|alu|Selector5~0_combout\);

-- Location: MLABCELL_X26_Y22_N22
\datapath|alu|Add1~109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~109_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1203_combout\))) ) + ( !\datapath|alumux2|f[26]~30_combout\ ) + ( \datapath|alu|Add1~106\ ))
-- \datapath|alu|Add1~110\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1203_combout\))) ) + ( !\datapath|alumux2|f[26]~30_combout\ ) + ( \datapath|alu|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1203_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[26]~30_combout\,
	cin => \datapath|alu|Add1~106\,
	sumout => \datapath|alu|Add1~109_sumout\,
	cout => \datapath|alu|Add1~110\);

-- Location: LABCELL_X25_Y25_N6
\datapath|alu|Selector5~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector5~1_combout\ = ( \datapath|alu|Selector5~0_combout\ & ( \datapath|alu|Add1~109_sumout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~21_combout\))) # 
-- (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( !\datapath|alu|Selector5~0_combout\ & ( \datapath|alu|Add1~109_sumout\ & ( (!\datapath|alu|Selector4~1_combout\ & (((\datapath|alu|Selector4~2_combout\ & 
-- \datapath|alu|ShiftRight0~21_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\)) # (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( \datapath|alu|Selector5~0_combout\ & ( !\datapath|alu|Add1~109_sumout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|ShiftRight0~21_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\ & (\datapath|alu|Selector4~2_combout\))) ) ) ) # ( 
-- !\datapath|alu|Selector5~0_combout\ & ( !\datapath|alu|Add1~109_sumout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~21_combout\))) # (\datapath|alu|Selector4~1_combout\ & 
-- (\datapath|alumux1|f[31]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~21_combout\,
	datae => \datapath|alu|ALT_INV_Selector5~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~109_sumout\,
	combout => \datapath|alu|Selector5~1_combout\);

-- Location: LABCELL_X25_Y25_N28
\datapath|regfilemux|f[26]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[26]~6_combout\ = ( \datapath|alu|Selector5~2_combout\ & ( \datapath|alu|Selector5~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(26)) ) ) ) # ( !\datapath|alu|Selector5~2_combout\ & ( 
-- \datapath|alu|Selector5~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|mdr|data\(26)))) # (\datapath|regfilemux|f[0]~0_combout\ & (\control|aluop[2]~0_combout\)) ) ) ) # ( \datapath|alu|Selector5~2_combout\ & ( 
-- !\datapath|alu|Selector5~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|mdr|data\(26)))) # (\datapath|regfilemux|f[0]~0_combout\ & (!\control|aluop[2]~0_combout\)) ) ) ) # ( !\datapath|alu|Selector5~2_combout\ & ( 
-- !\datapath|alu|Selector5~1_combout\ & ( (\datapath|mdr|data\(26) & !\datapath|regfilemux|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111100110000001111001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|mdr|ALT_INV_data\(26),
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector5~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector5~1_combout\,
	combout => \datapath|regfilemux|f[26]~6_combout\);

-- Location: LABCELL_X30_Y23_N4
\datapath|regfile|data~506feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~506feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~506feeder_combout\);

-- Location: FF_X30_Y23_N5
\datapath|regfile|data~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~506feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~506_q\);

-- Location: FF_X24_Y25_N15
\datapath|regfile|data~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~442_q\);

-- Location: FF_X25_Y23_N29
\datapath|regfile|data~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~474_q\);

-- Location: FF_X25_Y23_N25
\datapath|regfile|data~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~346_q\);

-- Location: LABCELL_X27_Y21_N32
\datapath|regfile|data~314feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~314feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~314feeder_combout\);

-- Location: FF_X27_Y21_N33
\datapath|regfile|data~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~314feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~314_q\);

-- Location: MLABCELL_X18_Y25_N10
\datapath|regfile|data~378feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~378feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~378feeder_combout\);

-- Location: FF_X18_Y25_N11
\datapath|regfile|data~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~378feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~378_q\);

-- Location: FF_X25_Y23_N19
\datapath|regfile|data~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~282_q\);

-- Location: LABCELL_X25_Y23_N16
\datapath|regfile|data~1179\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1179_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~282_q\)) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~314_q\)))))) # (\datapath|ir|data\(17) & 
-- (\datapath|ir|data\(15))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~346_q\)) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~378_q\)))))) # (\datapath|ir|data\(17) & 
-- (\datapath|ir|data\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~346_q\,
	datad => \datapath|regfile|ALT_INV_data~314_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~378_q\,
	datag => \datapath|regfile|ALT_INV_data~282_q\,
	combout => \datapath|regfile|data~1179_combout\);

-- Location: MLABCELL_X18_Y27_N28
\datapath|regfile|data~410feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~410feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~410feeder_combout\);

-- Location: FF_X18_Y27_N29
\datapath|regfile|data~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~410feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~410_q\);

-- Location: LABCELL_X25_Y23_N30
\datapath|regfile|data~1183\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1183_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1179_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1179_combout\ & ((\datapath|regfile|data~410_q\))) # 
-- (\datapath|regfile|data~1179_combout\ & (\datapath|regfile|data~442_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1179_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1179_combout\ & 
-- ((\datapath|regfile|data~474_q\))) # (\datapath|regfile|data~1179_combout\ & (\datapath|regfile|data~506_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~506_q\,
	datab => \datapath|regfile|ALT_INV_data~442_q\,
	datac => \datapath|regfile|ALT_INV_data~474_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1179_combout\,
	datag => \datapath|regfile|ALT_INV_data~410_q\,
	combout => \datapath|regfile|data~1183_combout\);

-- Location: FF_X21_Y23_N5
\datapath|regfile|data~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~250_q\);

-- Location: FF_X25_Y25_N31
\datapath|regfile|data~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~186_q\);

-- Location: FF_X21_Y23_N1
\datapath|regfile|data~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~218_q\);

-- Location: MLABCELL_X21_Y21_N26
\datapath|regfile|data~58feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~58feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~58feeder_combout\);

-- Location: FF_X21_Y21_N27
\datapath|regfile|data~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~58feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~58_q\);

-- Location: MLABCELL_X21_Y21_N14
\datapath|regfile|data~90feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~90feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~90feeder_combout\);

-- Location: FF_X21_Y21_N15
\datapath|regfile|data~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~90feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~90_q\);

-- Location: FF_X21_Y23_N7
\datapath|regfile|data~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~122_q\);

-- Location: MLABCELL_X21_Y23_N6
\datapath|regfile|data~1174\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1174_combout\ = ( \datapath|regfile|data~122_q\ & ( \datapath|ir|data\(16) & ( ((\datapath|regfile|data~90_q\ & !\datapath|ir|data\(17))) # (\datapath|ir|data\(15)) ) ) ) # ( !\datapath|regfile|data~122_q\ & ( \datapath|ir|data\(16) 
-- & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~90_q\ & !\datapath|ir|data\(17))) # (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)))) ) ) ) # ( \datapath|regfile|data~122_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & 
-- ((\datapath|ir|data\(17)) # (\datapath|regfile|data~58_q\))) ) ) ) # ( !\datapath|regfile|data~122_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~58_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100110000000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~58_q\,
	datab => \datapath|regfile|ALT_INV_data~90_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|regfile|ALT_INV_data~122_q\,
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1174_combout\);

-- Location: FF_X22_Y23_N21
\datapath|regfile|data~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~154_q\);

-- Location: MLABCELL_X21_Y23_N2
\datapath|regfile|data~1175\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1175_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1174_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1174_combout\ & ((\datapath|regfile|data~154_q\))) # 
-- (\datapath|regfile|data~1174_combout\ & (\datapath|regfile|data~186_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1174_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1174_combout\ & 
-- ((\datapath|regfile|data~218_q\))) # (\datapath|regfile|data~1174_combout\ & (\datapath|regfile|data~250_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~250_q\,
	datab => \datapath|regfile|ALT_INV_data~186_q\,
	datac => \datapath|regfile|ALT_INV_data~218_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1174_combout\,
	datag => \datapath|regfile|ALT_INV_data~154_q\,
	combout => \datapath|regfile|data~1175_combout\);

-- Location: LABCELL_X19_Y22_N6
\datapath|regfile|data~1018feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1018feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~1018feeder_combout\);

-- Location: FF_X19_Y22_N7
\datapath|regfile|data~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1018feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1018_q\);

-- Location: MLABCELL_X29_Y22_N6
\datapath|regfile|data~954feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~954feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~954feeder_combout\);

-- Location: FF_X29_Y22_N7
\datapath|regfile|data~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~954feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~954_q\);

-- Location: FF_X25_Y25_N21
\datapath|regfile|data~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~986_q\);

-- Location: FF_X24_Y25_N33
\datapath|regfile|data~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~826_q\);

-- Location: FF_X24_Y24_N9
\datapath|regfile|data~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~890_q\);

-- Location: FF_X32_Y22_N25
\datapath|regfile|data~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~858_q\);

-- Location: FF_X32_Y22_N7
\datapath|regfile|data~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~794_q\);

-- Location: MLABCELL_X32_Y22_N26
\datapath|regfile|data~1195\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1195_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~794_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~826_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~858_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~890_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~826_q\,
	datab => \datapath|regfile|ALT_INV_data~890_q\,
	datac => \datapath|regfile|ALT_INV_data~858_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~794_q\,
	combout => \datapath|regfile|data~1195_combout\);

-- Location: FF_X29_Y22_N19
\datapath|regfile|data~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~922_q\);

-- Location: MLABCELL_X29_Y22_N16
\datapath|regfile|data~1199\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1199_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1195_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1195_combout\ & ((\datapath|regfile|data~922_q\))) # 
-- (\datapath|regfile|data~1195_combout\ & (\datapath|regfile|data~954_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1195_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1195_combout\ & 
-- ((\datapath|regfile|data~986_q\))) # (\datapath|regfile|data~1195_combout\ & (\datapath|regfile|data~1018_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1018_q\,
	datab => \datapath|regfile|ALT_INV_data~954_q\,
	datac => \datapath|regfile|ALT_INV_data~986_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1195_combout\,
	datag => \datapath|regfile|ALT_INV_data~922_q\,
	combout => \datapath|regfile|data~1199_combout\);

-- Location: FF_X22_Y23_N33
\datapath|regfile|data~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~698_q\);

-- Location: LABCELL_X19_Y25_N2
\datapath|regfile|data~762feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~762feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~762feeder_combout\);

-- Location: FF_X19_Y25_N3
\datapath|regfile|data~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~762feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~762_q\);

-- Location: FF_X22_Y23_N1
\datapath|regfile|data~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~730_q\);

-- Location: FF_X26_Y28_N29
\datapath|regfile|data~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~570_q\);

-- Location: MLABCELL_X26_Y28_N0
\datapath|regfile|data~602feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~602feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~602feeder_combout\);

-- Location: FF_X26_Y28_N1
\datapath|regfile|data~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~602feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~602_q\);

-- Location: MLABCELL_X29_Y22_N4
\datapath|regfile|data~634feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~634feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~634feeder_combout\);

-- Location: FF_X29_Y22_N5
\datapath|regfile|data~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~634feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~634_q\);

-- Location: FF_X26_Y28_N27
\datapath|regfile|data~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~6_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~538_q\);

-- Location: MLABCELL_X26_Y28_N24
\datapath|regfile|data~1187\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1187_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~538_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~570_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~602_q\ & (!\datapath|ir|data\(17)))) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~634_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~570_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~602_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~634_q\,
	datag => \datapath|regfile|ALT_INV_data~538_q\,
	combout => \datapath|regfile|data~1187_combout\);

-- Location: LABCELL_X19_Y25_N28
\datapath|regfile|data~666feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~666feeder_combout\ = ( \datapath|regfilemux|f[26]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~6_combout\,
	combout => \datapath|regfile|data~666feeder_combout\);

-- Location: FF_X19_Y25_N29
\datapath|regfile|data~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~666feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~666_q\);

-- Location: LABCELL_X22_Y23_N2
\datapath|regfile|data~1191\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1191_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1187_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1187_combout\ & ((\datapath|regfile|data~666_q\))) # 
-- (\datapath|regfile|data~1187_combout\ & (\datapath|regfile|data~698_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1187_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1187_combout\ & 
-- ((\datapath|regfile|data~730_q\))) # (\datapath|regfile|data~1187_combout\ & (\datapath|regfile|data~762_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~698_q\,
	datab => \datapath|regfile|ALT_INV_data~762_q\,
	datac => \datapath|regfile|ALT_INV_data~730_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1187_combout\,
	datag => \datapath|regfile|ALT_INV_data~666_q\,
	combout => \datapath|regfile|data~1191_combout\);

-- Location: LABCELL_X25_Y23_N10
\datapath|regfile|data~1203\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1203_combout\ = ( \datapath|regfile|data~1199_combout\ & ( \datapath|regfile|data~1191_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1175_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1183_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1199_combout\ & ( \datapath|regfile|data~1191_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1175_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1183_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1199_combout\ & ( !\datapath|regfile|data~1191_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1175_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1183_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1199_combout\ & ( !\datapath|regfile|data~1191_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1175_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1183_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1183_combout\,
	datad => \datapath|regfile|ALT_INV_data~1175_combout\,
	datae => \datapath|regfile|ALT_INV_data~1199_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1191_combout\,
	combout => \datapath|regfile|data~1203_combout\);

-- Location: LABCELL_X22_Y26_N14
\datapath|alu|ShiftRight1~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~1_combout\ = ( \datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1263_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1233_combout\)))) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1263_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1233_combout\)))) ) ) ) # ( \datapath|regfile|data~1203_combout\ & ( 
-- !\datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1263_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1233_combout\)))) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( !\datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1263_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1233_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1263_combout\,
	datad => \datapath|regfile|ALT_INV_data~1233_combout\,
	datae => \datapath|regfile|ALT_INV_data~1203_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1293_combout\,
	combout => \datapath|alu|ShiftRight1~1_combout\);

-- Location: LABCELL_X22_Y26_N6
\datapath|alu|ShiftRight0~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~18_combout\ = ( \datapath|alu|ShiftRight1~1_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~0_combout\) ) ) # ( !\datapath|alu|ShiftRight1~1_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & 
-- \datapath|alu|ShiftRight1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~1_combout\,
	combout => \datapath|alu|ShiftRight0~18_combout\);

-- Location: LABCELL_X22_Y26_N8
\datapath|alu|ShiftRight1~46\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~46_combout\ = ( \datapath|alu|ShiftRight1~45_combout\ & ( \datapath|alu|ShiftRight0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|alu|ALT_INV_ShiftRight1~45_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~18_combout\,
	combout => \datapath|alu|ShiftRight1~46_combout\);

-- Location: MLABCELL_X21_Y22_N4
\datapath|alu|Selector7~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector7~2_combout\ = ( \datapath|alu|ShiftRight1~46_combout\ & ( \datapath|alu|Selector16~0_combout\ & ( (!\datapath|alumux2|f[24]~28_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # 
-- (\datapath|alumux1|f[24]~28_combout\)))) # (\datapath|alumux2|f[24]~28_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((!\datapath|alu|Selector28~2_combout\ & \datapath|alumux1|f[24]~28_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~46_combout\ & 
-- ( \datapath|alu|Selector16~0_combout\ & ( (!\datapath|alu|Selector28~1_combout\ & (\datapath|alu|Selector28~2_combout\ & ((\datapath|alumux1|f[24]~28_combout\) # (\datapath|alumux2|f[24]~28_combout\)))) # (\datapath|alu|Selector28~1_combout\ & 
-- (\datapath|alumux2|f[24]~28_combout\ & (!\datapath|alu|Selector28~2_combout\ & \datapath|alumux1|f[24]~28_combout\))) ) ) ) # ( \datapath|alu|ShiftRight1~46_combout\ & ( !\datapath|alu|Selector16~0_combout\ & ( !\datapath|alumux2|f[24]~28_combout\ $ 
-- (!\datapath|alumux1|f[24]~28_combout\) ) ) ) # ( !\datapath|alu|ShiftRight1~46_combout\ & ( !\datapath|alu|Selector16~0_combout\ & ( !\datapath|alumux2|f[24]~28_combout\ $ (!\datapath|alumux1|f[24]~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000000100000111001100010011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[24]~28_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datad => \datapath|alumux1|ALT_INV_f[24]~28_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~46_combout\,
	dataf => \datapath|alu|ALT_INV_Selector16~0_combout\,
	combout => \datapath|alu|Selector7~2_combout\);

-- Location: MLABCELL_X24_Y26_N32
\datapath|alu|ShiftLeft0~63\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~63_combout\ = ( \datapath|regfile|data~1533_combout\ & ( \datapath|regfile|data~1473_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1443_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1533_combout\ & ( \datapath|regfile|data~1473_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1383_combout\) # 
-- (\datapath|alumux2|f[0]~2_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1443_combout\ & (!\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( \datapath|regfile|data~1533_combout\ & ( !\datapath|regfile|data~1473_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (((!\datapath|alumux2|f[0]~2_combout\ & \datapath|regfile|data~1383_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|alumux2|f[0]~2_combout\)) # (\datapath|regfile|data~1443_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1533_combout\ & ( !\datapath|regfile|data~1473_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1443_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1443_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datad => \datapath|regfile|ALT_INV_data~1383_combout\,
	datae => \datapath|regfile|ALT_INV_data~1533_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1473_combout\,
	combout => \datapath|alu|ShiftLeft0~63_combout\);

-- Location: MLABCELL_X21_Y22_N0
\datapath|alu|ShiftLeft0~64\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~64_combout\ = ( \datapath|alu|ShiftLeft0~63_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftLeft0~42_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~63_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~42_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~42_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~63_combout\,
	combout => \datapath|alu|ShiftLeft0~64_combout\);

-- Location: MLABCELL_X24_Y23_N8
\datapath|alu|ShiftLeft0~73\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~73_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( \datapath|regfile|data~1653_combout\ & ( (\datapath|regfile|data~1593DUPLICATE_combout\) # (\datapath|alumux2|f[1]~4_combout\) ) ) ) # ( !\datapath|alumux1|f[0]~0_combout\ & ( 
-- !\datapath|regfile|data~1653_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1593DUPLICATE_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000001011111010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1593DUPLICATE_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1653_combout\,
	combout => \datapath|alu|ShiftLeft0~73_combout\);

-- Location: MLABCELL_X24_Y23_N24
\datapath|alu|ShiftLeft0~74\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~74_combout\ = ( \datapath|regfile|data~1413_combout\ & ( \datapath|regfile|data~1353_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|regfile|data~1413_combout\ & ( \datapath|regfile|data~1353_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alumux2|f[1]~4_combout\) ) ) ) # ( \datapath|regfile|data~1413_combout\ & ( !\datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alumux2|f[1]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010100000101000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datae => \datapath|regfile|ALT_INV_data~1413_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|alu|ShiftLeft0~74_combout\);

-- Location: MLABCELL_X24_Y23_N14
\datapath|alu|ShiftLeft0~75\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~75_combout\ = ( \datapath|alu|ShiftLeft0~73_combout\ & ( \datapath|alu|ShiftLeft0~74_combout\ & ( ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~72_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~71_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|alu|ShiftLeft0~73_combout\ & ( \datapath|alu|ShiftLeft0~74_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~72_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alu|ShiftLeft0~71_combout\))) ) ) ) # ( \datapath|alu|ShiftLeft0~73_combout\ & ( !\datapath|alu|ShiftLeft0~74_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|alu|ShiftLeft0~72_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~71_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~73_combout\ & ( !\datapath|alu|ShiftLeft0~74_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~72_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~71_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~71_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~72_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~73_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~74_combout\,
	combout => \datapath|alu|ShiftLeft0~75_combout\);

-- Location: MLABCELL_X21_Y22_N32
\datapath|alu|Selector7~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector7~0_combout\ = ( \datapath|alu|Selector4~0_combout\ & ( \datapath|alu|Add0~97_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~107_combout\))) # (\datapath|alu|Selector28~10_combout\ & 
-- (\datapath|alu|ShiftLeft0~64_combout\)) ) ) ) # ( !\datapath|alu|Selector4~0_combout\ & ( \datapath|alu|Add0~97_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # (\datapath|alu|ShiftLeft0~75_combout\) ) ) ) # ( \datapath|alu|Selector4~0_combout\ & ( 
-- !\datapath|alu|Add0~97_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~107_combout\))) # (\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~64_combout\)) ) ) ) # ( !\datapath|alu|Selector4~0_combout\ & ( 
-- !\datapath|alu|Add0~97_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & \datapath|alu|ShiftLeft0~75_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~64_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~75_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~107_combout\,
	datae => \datapath|alu|ALT_INV_Selector4~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~97_sumout\,
	combout => \datapath|alu|Selector7~0_combout\);

-- Location: MLABCELL_X21_Y22_N16
\datapath|alu|Selector7~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector7~1_combout\ = ( \datapath|alu|ShiftRight0~19_combout\ & ( \datapath|alu|Selector7~0_combout\ & ( (!\datapath|alu|Selector4~1_combout\) # ((!\datapath|alu|Selector4~2_combout\ & ((\datapath|alu|Add1~101_sumout\))) # 
-- (\datapath|alu|Selector4~2_combout\ & (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( !\datapath|alu|ShiftRight0~19_combout\ & ( \datapath|alu|Selector7~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\) # 
-- ((\datapath|alu|Add1~101_sumout\)))) # (\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( \datapath|alu|ShiftRight0~19_combout\ & ( !\datapath|alu|Selector7~0_combout\ & ( 
-- (!\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|Add1~101_sumout\)))) # (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\) # ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|ShiftRight0~19_combout\ & ( !\datapath|alu|Selector7~0_combout\ & ( (\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\ & ((\datapath|alu|Add1~101_sumout\))) # (\datapath|alu|Selector4~2_combout\ & 
-- (\datapath|alumux1|f[31]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \datapath|alu|ALT_INV_Add1~101_sumout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~19_combout\,
	dataf => \datapath|alu|ALT_INV_Selector7~0_combout\,
	combout => \datapath|alu|Selector7~1_combout\);

-- Location: MLABCELL_X21_Y22_N20
\datapath|regfilemux|f[24]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[24]~8_combout\ = ( \datapath|alu|Selector7~2_combout\ & ( \datapath|alu|Selector7~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(24)) ) ) ) # ( !\datapath|alu|Selector7~2_combout\ & ( 
-- \datapath|alu|Selector7~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(24))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector7~2_combout\ & ( 
-- !\datapath|alu|Selector7~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(24))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector7~2_combout\ & ( 
-- !\datapath|alu|Selector7~1_combout\ & ( (\datapath|mdr|data\(24) & !\datapath|regfilemux|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111000000110011000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdr|ALT_INV_data\(24),
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector7~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector7~1_combout\,
	combout => \datapath|regfilemux|f[24]~8_combout\);

-- Location: FF_X24_Y23_N29
\datapath|regfile|data~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~504_q\);

-- Location: FF_X24_Y23_N5
\datapath|regfile|data~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~472_q\);

-- Location: MLABCELL_X21_Y21_N2
\datapath|regfile|data~440feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~440feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~440feeder_combout\);

-- Location: FF_X21_Y21_N3
\datapath|regfile|data~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~440feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~440_q\);

-- Location: MLABCELL_X18_Y27_N6
\datapath|regfile|data~312feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~312feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~312feeder_combout\);

-- Location: FF_X18_Y27_N7
\datapath|regfile|data~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~312feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~312_q\);

-- Location: FF_X24_Y23_N1
\datapath|regfile|data~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~344_q\);

-- Location: MLABCELL_X18_Y27_N24
\datapath|regfile|data~376feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~376feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~376feeder_combout\);

-- Location: FF_X18_Y27_N25
\datapath|regfile|data~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~376feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~376_q\);

-- Location: FF_X25_Y24_N3
\datapath|regfile|data~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~280_q\);

-- Location: MLABCELL_X24_Y23_N2
\datapath|regfile|data~1239\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1239_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~280_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~312_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~344_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~376_q\))))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~312_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~344_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~376_q\,
	datag => \datapath|regfile|ALT_INV_data~280_q\,
	combout => \datapath|regfile|data~1239_combout\);

-- Location: MLABCELL_X18_Y27_N18
\datapath|regfile|data~408feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~408feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~408feeder_combout\);

-- Location: FF_X18_Y27_N19
\datapath|regfile|data~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~408feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~408_q\);

-- Location: MLABCELL_X24_Y23_N6
\datapath|regfile|data~1243\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1243_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1239_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1239_combout\ & (\datapath|regfile|data~408_q\)) # 
-- (\datapath|regfile|data~1239_combout\ & ((\datapath|regfile|data~440_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1239_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1239_combout\ 
-- & ((\datapath|regfile|data~472_q\))) # (\datapath|regfile|data~1239_combout\ & (\datapath|regfile|data~504_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~504_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~472_q\,
	datad => \datapath|regfile|ALT_INV_data~440_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1239_combout\,
	datag => \datapath|regfile|ALT_INV_data~408_q\,
	combout => \datapath|regfile|data~1243_combout\);

-- Location: FF_X19_Y24_N7
\datapath|regfile|data~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~184_q\);

-- Location: FF_X21_Y23_N11
\datapath|regfile|data~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~248_q\);

-- Location: FF_X21_Y23_N29
\datapath|regfile|data~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~216_q\);

-- Location: MLABCELL_X21_Y21_N20
\datapath|regfile|data~56feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~56feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~56feeder_combout\);

-- Location: FF_X21_Y21_N21
\datapath|regfile|data~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~56feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~56_q\);

-- Location: MLABCELL_X21_Y21_N16
\datapath|regfile|data~88feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~88feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~88feeder_combout\);

-- Location: FF_X21_Y21_N17
\datapath|regfile|data~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~88feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~88_q\);

-- Location: FF_X21_Y23_N9
\datapath|regfile|data~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~120_q\);

-- Location: MLABCELL_X21_Y23_N8
\datapath|regfile|data~1234\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1234_combout\ = ( \datapath|regfile|data~120_q\ & ( \datapath|ir|data\(16) & ( ((\datapath|regfile|data~88_q\ & !\datapath|ir|data\(17))) # (\datapath|ir|data\(15)) ) ) ) # ( !\datapath|regfile|data~120_q\ & ( \datapath|ir|data\(16) 
-- & ( (!\datapath|ir|data\(17) & (\datapath|regfile|data~88_q\ & !\datapath|ir|data\(15))) # (\datapath|ir|data\(17) & ((\datapath|ir|data\(15)))) ) ) ) # ( \datapath|regfile|data~120_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & 
-- ((\datapath|ir|data\(17)) # (\datapath|regfile|data~56_q\))) ) ) ) # ( !\datapath|regfile|data~120_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~56_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100110000000011110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~56_q\,
	datab => \datapath|regfile|ALT_INV_data~88_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|regfile|ALT_INV_data~120_q\,
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1234_combout\);

-- Location: LABCELL_X22_Y23_N4
\datapath|regfile|data~152feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~152feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~152feeder_combout\);

-- Location: FF_X22_Y23_N5
\datapath|regfile|data~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~152feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~152_q\);

-- Location: MLABCELL_X21_Y23_N30
\datapath|regfile|data~1235\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1235_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1234_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1234_combout\ & ((\datapath|regfile|data~152_q\))) # 
-- (\datapath|regfile|data~1234_combout\ & (\datapath|regfile|data~184_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1234_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1234_combout\ & 
-- ((\datapath|regfile|data~216_q\))) # (\datapath|regfile|data~1234_combout\ & (\datapath|regfile|data~248_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~184_q\,
	datab => \datapath|regfile|ALT_INV_data~248_q\,
	datac => \datapath|regfile|ALT_INV_data~216_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1234_combout\,
	datag => \datapath|regfile|ALT_INV_data~152_q\,
	combout => \datapath|regfile|data~1235_combout\);

-- Location: FF_X29_Y22_N3
\datapath|regfile|data~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~952_q\);

-- Location: FF_X21_Y22_N37
\datapath|regfile|data~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1016_q\);

-- Location: FF_X21_Y22_N23
\datapath|regfile|data~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~984_q\);

-- Location: FF_X32_Y22_N39
\datapath|regfile|data~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~888_q\);

-- Location: FF_X21_Y22_N19
\datapath|regfile|data~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~824_q\);

-- Location: FF_X32_Y22_N17
\datapath|regfile|data~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~856_q\);

-- Location: FF_X32_Y22_N35
\datapath|regfile|data~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~792_q\);

-- Location: MLABCELL_X32_Y22_N18
\datapath|regfile|data~1255\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1255_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~792_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~824_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~856_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~888_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~888_q\,
	datab => \datapath|regfile|ALT_INV_data~824_q\,
	datac => \datapath|regfile|ALT_INV_data~856_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~792_q\,
	combout => \datapath|regfile|data~1255_combout\);

-- Location: FF_X29_Y22_N27
\datapath|regfile|data~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~920_q\);

-- Location: MLABCELL_X29_Y22_N24
\datapath|regfile|data~1259\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1259_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1255_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1255_combout\ & ((\datapath|regfile|data~920_q\))) # 
-- (\datapath|regfile|data~1255_combout\ & (\datapath|regfile|data~952_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1255_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1255_combout\ & 
-- ((\datapath|regfile|data~984_q\))) # (\datapath|regfile|data~1255_combout\ & (\datapath|regfile|data~1016_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~952_q\,
	datab => \datapath|regfile|ALT_INV_data~1016_q\,
	datac => \datapath|regfile|ALT_INV_data~984_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1255_combout\,
	datag => \datapath|regfile|ALT_INV_data~920_q\,
	combout => \datapath|regfile|data~1259_combout\);

-- Location: FF_X26_Y24_N9
\datapath|regfile|data~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~760_q\);

-- Location: FF_X25_Y24_N5
\datapath|regfile|data~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~728_q\);

-- Location: LABCELL_X25_Y24_N38
\datapath|regfile|data~696feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~696feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~696feeder_combout\);

-- Location: FF_X25_Y24_N39
\datapath|regfile|data~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~696feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~696_q\);

-- Location: LABCELL_X30_Y26_N22
\datapath|regfile|data~568feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~568feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~568feeder_combout\);

-- Location: FF_X30_Y26_N23
\datapath|regfile|data~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~568feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~568_q\);

-- Location: FF_X30_Y26_N29
\datapath|regfile|data~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~600_q\);

-- Location: FF_X29_Y22_N1
\datapath|regfile|data~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~632_q\);

-- Location: LABCELL_X30_Y26_N20
\datapath|regfile|data~536feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~536feeder_combout\ = ( \datapath|regfilemux|f[24]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~8_combout\,
	combout => \datapath|regfile|data~536feeder_combout\);

-- Location: FF_X30_Y26_N21
\datapath|regfile|data~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~536feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~536_q\);

-- Location: LABCELL_X30_Y26_N30
\datapath|regfile|data~1247\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1247_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~536_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~568_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~600_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~632_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~568_q\,
	datac => \datapath|regfile|ALT_INV_data~600_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~632_q\,
	datag => \datapath|regfile|ALT_INV_data~536_q\,
	combout => \datapath|regfile|data~1247_combout\);

-- Location: FF_X26_Y21_N5
\datapath|regfile|data~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~8_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~664_q\);

-- Location: LABCELL_X25_Y24_N6
\datapath|regfile|data~1251\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1251_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1247_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1247_combout\ & (\datapath|regfile|data~664_q\)) # 
-- (\datapath|regfile|data~1247_combout\ & ((\datapath|regfile|data~696_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1247_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1247_combout\ 
-- & ((\datapath|regfile|data~728_q\))) # (\datapath|regfile|data~1247_combout\ & (\datapath|regfile|data~760_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~760_q\,
	datac => \datapath|regfile|ALT_INV_data~728_q\,
	datad => \datapath|regfile|ALT_INV_data~696_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1247_combout\,
	datag => \datapath|regfile|ALT_INV_data~664_q\,
	combout => \datapath|regfile|data~1251_combout\);

-- Location: MLABCELL_X24_Y23_N30
\datapath|regfile|data~1263\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1263_combout\ = ( \datapath|regfile|data~1259_combout\ & ( \datapath|regfile|data~1251_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1235_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1243_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1259_combout\ & ( \datapath|regfile|data~1251_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1235_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1243_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1259_combout\ & ( !\datapath|regfile|data~1251_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1235_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1243_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1259_combout\ & ( !\datapath|regfile|data~1251_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1235_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1243_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1243_combout\,
	datad => \datapath|regfile|ALT_INV_data~1235_combout\,
	datae => \datapath|regfile|ALT_INV_data~1259_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1251_combout\,
	combout => \datapath|regfile|data~1263_combout\);

-- Location: MLABCELL_X26_Y26_N30
\datapath|alu|ShiftRight1~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~25_combout\ = ( \datapath|regfile|data~1293_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1263_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1353_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1293_combout\ & ( \datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1263_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1353_combout\)))) ) ) ) # ( \datapath|regfile|data~1293_combout\ & ( 
-- !\datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1263_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1353_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1293_combout\ & ( !\datapath|regfile|data~1323_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1263_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1353_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1263_combout\,
	datad => \datapath|regfile|ALT_INV_data~1353_combout\,
	datae => \datapath|regfile|ALT_INV_data~1293_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1323_combout\,
	combout => \datapath|alu|ShiftRight1~25_combout\);

-- Location: MLABCELL_X26_Y26_N12
\datapath|alu|Selector17~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector17~0_combout\ = ( \datapath|alu|ShiftRight1~25_combout\ & ( \datapath|alu|ShiftRight1~28DUPLICATE_combout\ ) ) # ( !\datapath|alu|ShiftRight1~25_combout\ & ( \datapath|alu|ShiftRight1~28DUPLICATE_combout\ & ( 
-- \datapath|alumux2|f[2]~6_combout\ ) ) ) # ( \datapath|alu|ShiftRight1~25_combout\ & ( !\datapath|alu|ShiftRight1~28DUPLICATE_combout\ & ( !\datapath|alumux2|f[2]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~25_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~28DUPLICATE_combout\,
	combout => \datapath|alu|Selector17~0_combout\);

-- Location: MLABCELL_X26_Y26_N22
\datapath|alu|ShiftRight1~43\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~43_combout\ = ( \datapath|alu|Selector17~0_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((!\datapath|alumux1|f[0]~0_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftRight1~27_combout\ & 
-- ((!\datapath|alumux2|f[2]~6_combout\)))) ) ) # ( !\datapath|alu|Selector17~0_combout\ & ( (\datapath|alu|ShiftRight1~27_combout\ & (\datapath|alu|ShiftLeft0~0_combout\ & !\datapath|alumux2|f[2]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011000101110000001100010111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight1~27_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_Selector17~0_combout\,
	combout => \datapath|alu|ShiftRight1~43_combout\);

-- Location: MLABCELL_X26_Y27_N32
\datapath|alumux1|f[22]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[22]~26_combout\ = (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1323_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1323_combout\,
	combout => \datapath|alumux1|f[22]~26_combout\);

-- Location: MLABCELL_X26_Y27_N22
\datapath|alu|Selector9~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector9~2_combout\ = ( \datapath|alu|ShiftRight1~43_combout\ & ( \datapath|alumux1|f[22]~26_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[22]~26_combout\)) # (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux2|f[22]~26_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~43_combout\ & ( \datapath|alumux1|f[22]~26_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & 
-- (!\datapath|alumux2|f[22]~26_combout\)) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux2|f[22]~26_combout\ & \datapath|alu|Selector28~1_combout\)) # (\datapath|alu|Selector28~2_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\))))) ) ) ) # ( \datapath|alu|ShiftRight1~43_combout\ & ( !\datapath|alumux1|f[22]~26_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (\datapath|alumux2|f[22]~26_combout\)) # (\datapath|alu|Selector16~0_combout\ 
-- & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux2|f[22]~26_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~43_combout\ & ( !\datapath|alumux1|f[22]~26_combout\ & ( (\datapath|alumux2|f[22]~26_combout\ 
-- & ((!\datapath|alu|Selector16~0_combout\) # ((\datapath|alu|Selector28~2_combout\ & !\datapath|alu|Selector28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010000010111010101000010100011101001001010111110100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[22]~26_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~43_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[22]~26_combout\,
	combout => \datapath|alu|Selector9~2_combout\);

-- Location: MLABCELL_X24_Y27_N14
\datapath|alu|ShiftLeft0~58\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~58_combout\ = ( \datapath|regfile|data~1593_combout\ & ( \datapath|regfile|data~1533_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1443_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1503_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1593_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1443_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1503_combout\))) ) ) ) # ( \datapath|regfile|data~1593_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1443_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1503_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1593_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1443_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1503_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1503_combout\,
	datad => \datapath|regfile|ALT_INV_data~1443_combout\,
	datae => \datapath|regfile|ALT_INV_data~1593_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1533_combout\,
	combout => \datapath|alu|ShiftLeft0~58_combout\);

-- Location: MLABCELL_X26_Y27_N18
\datapath|alu|ShiftLeft0~59\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~59_combout\ = ( \datapath|alu|ShiftLeft0~58_combout\ & ( \datapath|alu|ShiftLeft0~37_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|alu|ShiftLeft0~58_combout\ & ( \datapath|alu|ShiftLeft0~37_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~0_combout\) ) ) ) # ( \datapath|alu|ShiftLeft0~58_combout\ & ( !\datapath|alu|ShiftLeft0~37_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|ShiftLeft0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~58_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~37_combout\,
	combout => \datapath|alu|ShiftLeft0~59_combout\);

-- Location: MLABCELL_X26_Y27_N10
\datapath|alu|Selector9~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector9~0_combout\ = ( \datapath|alu|ShiftLeft0~68_combout\ & ( \datapath|alu|Add0~89_sumout\ & ( (!\datapath|alu|Selector4~0_combout\) # ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~25_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~68_combout\ & ( \datapath|alu|Add0~89_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ & (!\datapath|alu|Selector28~10_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~25_combout\)) # (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\))))) ) ) ) # ( \datapath|alu|ShiftLeft0~68_combout\ & 
-- ( !\datapath|alu|Add0~89_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector28~10_combout\)) # (\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~25_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\))))) ) ) ) # ( !\datapath|alu|ShiftLeft0~68_combout\ & ( !\datapath|alu|Add0~89_sumout\ & ( (\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\ & 
-- (\datapath|alu|ShiftLeft0~25_combout\)) # (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~25_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~59_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~68_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~89_sumout\,
	combout => \datapath|alu|Selector9~0_combout\);

-- Location: MLABCELL_X26_Y27_N6
\datapath|alu|Selector9~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector9~1_combout\ = ( \datapath|alu|Add1~93_sumout\ & ( \datapath|alu|Selector9~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~24_combout\)) # 
-- (\datapath|alu|Selector4~1_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Add1~93_sumout\ & ( \datapath|alu|Selector9~0_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\)) # 
-- (\datapath|alu|ShiftRight0~24_combout\))) # (\datapath|alu|Selector4~1_combout\ & (((\datapath|alumux1|f[31]~8_combout\ & \datapath|alu|Selector4~2_combout\)))) ) ) ) # ( \datapath|alu|Add1~93_sumout\ & ( !\datapath|alu|Selector9~0_combout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~24_combout\ & ((\datapath|alu|Selector4~2_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\) # (\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Add1~93_sumout\ & ( !\datapath|alu|Selector9~0_combout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~24_combout\)) # (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alumux1|f[31]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight0~24_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alu|ALT_INV_Add1~93_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector9~0_combout\,
	combout => \datapath|alu|Selector9~1_combout\);

-- Location: MLABCELL_X26_Y27_N28
\datapath|regfilemux|f[22]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[22]~10_combout\ = ( \control|aluop[2]~0_combout\ & ( \datapath|alu|Selector9~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(22)) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( 
-- \datapath|alu|Selector9~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(22))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector9~2_combout\))) ) ) ) # ( \control|aluop[2]~0_combout\ & ( 
-- !\datapath|alu|Selector9~1_combout\ & ( (\datapath|mdr|data\(22) & !\datapath|regfilemux|f[0]~0_combout\) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( !\datapath|alu|Selector9~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- (\datapath|mdr|data\(22))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector9~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000100010001000100011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(22),
	datab => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector9~2_combout\,
	datae => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector9~1_combout\,
	combout => \datapath|regfilemux|f[22]~10_combout\);

-- Location: FF_X26_Y21_N21
\datapath|regfile|data~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~758_q\);

-- Location: FF_X22_Y23_N27
\datapath|regfile|data~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~694_q\);

-- Location: FF_X22_Y23_N13
\datapath|regfile|data~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~726_q\);

-- Location: FF_X30_Y26_N5
\datapath|regfile|data~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~566_q\);

-- Location: FF_X30_Y26_N13
\datapath|regfile|data~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~598_q\);

-- Location: MLABCELL_X29_Y29_N24
\datapath|regfile|data~630feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~630feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~630feeder_combout\);

-- Location: FF_X29_Y29_N25
\datapath|regfile|data~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~630feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~630_q\);

-- Location: FF_X30_Y26_N33
\datapath|regfile|data~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~534_q\);

-- Location: LABCELL_X30_Y26_N14
\datapath|regfile|data~1307\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1307_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~534_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~566_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~598_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~630_q\))))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~566_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~598_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~630_q\,
	datag => \datapath|regfile|ALT_INV_data~534_q\,
	combout => \datapath|regfile|data~1307_combout\);

-- Location: FF_X26_Y21_N27
\datapath|regfile|data~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~662_q\);

-- Location: LABCELL_X22_Y23_N14
\datapath|regfile|data~1311\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1311_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1307_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1307_combout\ & ((\datapath|regfile|data~662_q\))) # 
-- (\datapath|regfile|data~1307_combout\ & (\datapath|regfile|data~694_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1307_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1307_combout\ & 
-- ((\datapath|regfile|data~726_q\))) # (\datapath|regfile|data~1307_combout\ & (\datapath|regfile|data~758_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~758_q\,
	datab => \datapath|regfile|ALT_INV_data~694_q\,
	datac => \datapath|regfile|ALT_INV_data~726_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1307_combout\,
	datag => \datapath|regfile|ALT_INV_data~662_q\,
	combout => \datapath|regfile|data~1311_combout\);

-- Location: FF_X26_Y24_N5
\datapath|regfile|data~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~182_q\);

-- Location: FF_X21_Y23_N15
\datapath|regfile|data~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~246_q\);

-- Location: FF_X21_Y23_N21
\datapath|regfile|data~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~214_q\);

-- Location: FF_X26_Y27_N27
\datapath|regfile|data~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~86_q\);

-- Location: FF_X25_Y28_N33
\datapath|regfile|data~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~54_q\);

-- Location: FF_X25_Y28_N29
\datapath|regfile|data~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~118_q\);

-- Location: MLABCELL_X21_Y26_N10
\datapath|regfile|data~1294\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1294_combout\ = ( \datapath|regfile|data~54_q\ & ( \datapath|regfile|data~118_q\ & ( ((\datapath|ir|data\(16) & (\datapath|regfile|data~86_q\ & !\datapath|ir|data\(17)))) # (\datapath|ir|data\(15)) ) ) ) # ( 
-- !\datapath|regfile|data~54_q\ & ( \datapath|regfile|data~118_q\ & ( (!\datapath|ir|data\(17) & (\datapath|ir|data\(16) & ((\datapath|regfile|data~86_q\) # (\datapath|ir|data\(15))))) # (\datapath|ir|data\(17) & (((\datapath|ir|data\(15))))) ) ) ) # ( 
-- \datapath|regfile|data~54_q\ & ( !\datapath|regfile|data~118_q\ & ( (!\datapath|ir|data\(16) & (\datapath|ir|data\(15))) # (\datapath|ir|data\(16) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~86_q\ & !\datapath|ir|data\(17))) # 
-- (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)))))) ) ) ) # ( !\datapath|regfile|data~54_q\ & ( !\datapath|regfile|data~118_q\ & ( (!\datapath|ir|data\(15) & (\datapath|ir|data\(16) & (\datapath|regfile|data~86_q\ & !\datapath|ir|data\(17)))) # 
-- (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110011001001100011001100010101001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(16),
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~86_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|regfile|ALT_INV_data~54_q\,
	dataf => \datapath|regfile|ALT_INV_data~118_q\,
	combout => \datapath|regfile|data~1294_combout\);

-- Location: LABCELL_X22_Y23_N30
\datapath|regfile|data~150feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~150feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~150feeder_combout\);

-- Location: FF_X22_Y23_N31
\datapath|regfile|data~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~150feeder_combout\,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~150_q\);

-- Location: MLABCELL_X21_Y23_N22
\datapath|regfile|data~1295\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1295_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1294_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1294_combout\ & ((\datapath|regfile|data~150_q\))) # 
-- (\datapath|regfile|data~1294_combout\ & (\datapath|regfile|data~182_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1294_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1294_combout\ & 
-- ((\datapath|regfile|data~214_q\))) # (\datapath|regfile|data~1294_combout\ & (\datapath|regfile|data~246_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~182_q\,
	datab => \datapath|regfile|ALT_INV_data~246_q\,
	datac => \datapath|regfile|ALT_INV_data~214_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1294_combout\,
	datag => \datapath|regfile|ALT_INV_data~150_q\,
	combout => \datapath|regfile|data~1295_combout\);

-- Location: MLABCELL_X29_Y22_N36
\datapath|regfile|data~950feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~950feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~950feeder_combout\);

-- Location: FF_X29_Y22_N37
\datapath|regfile|data~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~950feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~950_q\);

-- Location: FF_X26_Y27_N33
\datapath|regfile|data~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~982_q\);

-- Location: FF_X26_Y27_N31
\datapath|regfile|data~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1014_q\);

-- Location: MLABCELL_X32_Y22_N32
\datapath|regfile|data~886feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~886feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~886feeder_combout\);

-- Location: FF_X32_Y22_N33
\datapath|regfile|data~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~886feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~886_q\);

-- Location: LABCELL_X30_Y27_N36
\datapath|regfile|data~822feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~822feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~822feeder_combout\);

-- Location: FF_X30_Y27_N37
\datapath|regfile|data~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~822feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~822_q\);

-- Location: FF_X32_Y22_N1
\datapath|regfile|data~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~854_q\);

-- Location: MLABCELL_X32_Y22_N36
\datapath|regfile|data~790feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~790feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~790feeder_combout\);

-- Location: FF_X32_Y22_N37
\datapath|regfile|data~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~790feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~790_q\);

-- Location: MLABCELL_X32_Y22_N2
\datapath|regfile|data~1315\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1315_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~790_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~822_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~854_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~886_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~886_q\,
	datab => \datapath|regfile|ALT_INV_data~822_q\,
	datac => \datapath|regfile|ALT_INV_data~854_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~790_q\,
	combout => \datapath|regfile|data~1315_combout\);

-- Location: FF_X29_Y22_N11
\datapath|regfile|data~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~918_q\);

-- Location: MLABCELL_X29_Y22_N8
\datapath|regfile|data~1319\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1319_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1315_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1315_combout\ & ((\datapath|regfile|data~918_q\))) # 
-- (\datapath|regfile|data~1315_combout\ & (\datapath|regfile|data~950_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1315_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1315_combout\ & 
-- (\datapath|regfile|data~982_q\)) # (\datapath|regfile|data~1315_combout\ & ((\datapath|regfile|data~1014_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~950_q\,
	datac => \datapath|regfile|ALT_INV_data~982_q\,
	datad => \datapath|regfile|ALT_INV_data~1014_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1315_combout\,
	datag => \datapath|regfile|ALT_INV_data~918_q\,
	combout => \datapath|regfile|data~1319_combout\);

-- Location: FF_X22_Y27_N9
\datapath|regfile|data~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~438_q\);

-- Location: FF_X22_Y27_N7
\datapath|regfile|data~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~502_q\);

-- Location: FF_X22_Y27_N21
\datapath|regfile|data~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~470_q\);

-- Location: FF_X22_Y29_N33
\datapath|regfile|data~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~310_q\);

-- Location: FF_X18_Y27_N21
\datapath|regfile|data~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~374_q\);

-- Location: FF_X22_Y29_N13
\datapath|regfile|data~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~342_q\);

-- Location: LABCELL_X25_Y24_N8
\datapath|regfile|data~278feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~278feeder_combout\ = ( \datapath|regfilemux|f[22]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~10_combout\,
	combout => \datapath|regfile|data~278feeder_combout\);

-- Location: FF_X25_Y24_N9
\datapath|regfile|data~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~278feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~278_q\);

-- Location: LABCELL_X22_Y29_N14
\datapath|regfile|data~1299\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1299_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~278_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~310_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~342_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~374_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~310_q\,
	datab => \datapath|regfile|ALT_INV_data~374_q\,
	datac => \datapath|regfile|ALT_INV_data~342_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~278_q\,
	combout => \datapath|regfile|data~1299_combout\);

-- Location: FF_X18_Y27_N11
\datapath|regfile|data~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~10_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~406_q\);

-- Location: LABCELL_X22_Y27_N22
\datapath|regfile|data~1303\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1303_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1299_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1299_combout\ & ((\datapath|regfile|data~406_q\))) # 
-- (\datapath|regfile|data~1299_combout\ & (\datapath|regfile|data~438_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1299_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1299_combout\ & 
-- ((\datapath|regfile|data~470_q\))) # (\datapath|regfile|data~1299_combout\ & (\datapath|regfile|data~502_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~438_q\,
	datab => \datapath|regfile|ALT_INV_data~502_q\,
	datac => \datapath|regfile|ALT_INV_data~470_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1299_combout\,
	datag => \datapath|regfile|ALT_INV_data~406_q\,
	combout => \datapath|regfile|data~1303_combout\);

-- Location: MLABCELL_X21_Y23_N12
\datapath|regfile|data~1323\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1323_combout\ = ( \datapath|regfile|data~1319_combout\ & ( \datapath|regfile|data~1303_combout\ & ( ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1295_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1311_combout\))) # (\datapath|ir|data\(18)) ) ) ) # ( !\datapath|regfile|data~1319_combout\ & ( \datapath|regfile|data~1303_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1295_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1311_combout\))) ) ) ) # ( \datapath|regfile|data~1319_combout\ & ( !\datapath|regfile|data~1303_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1295_combout\)))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1311_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( !\datapath|regfile|data~1319_combout\ & ( 
-- !\datapath|regfile|data~1303_combout\ & ( (!\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1295_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1311_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1311_combout\,
	datad => \datapath|regfile|ALT_INV_data~1295_combout\,
	datae => \datapath|regfile|ALT_INV_data~1319_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1303_combout\,
	combout => \datapath|regfile|data~1323_combout\);

-- Location: LABCELL_X22_Y23_N8
\datapath|alu|ShiftRight1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~2_combout\ = ( \datapath|regfile|data~1413_combout\ & ( \datapath|regfile|data~1353_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1323_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1413_combout\ & ( \datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & 
-- ((\datapath|regfile|data~1383_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1323_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( \datapath|regfile|data~1413_combout\ & ( !\datapath|regfile|data~1353_combout\ & 
-- ( (!\datapath|alumux2|f[1]~4_combout\ & (((\datapath|regfile|data~1383_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1323_combout\))) ) ) ) # ( 
-- !\datapath|regfile|data~1413_combout\ & ( !\datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1323_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1323_combout\,
	datad => \datapath|regfile|ALT_INV_data~1383_combout\,
	datae => \datapath|regfile|ALT_INV_data~1413_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|alu|ShiftRight1~2_combout\);

-- Location: LABCELL_X22_Y23_N38
\datapath|alu|Selector19~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector19~0_combout\ = ( \datapath|alu|ShiftRight1~2_combout\ & ( \datapath|alu|ShiftRight1~1_combout\ ) ) # ( !\datapath|alu|ShiftRight1~2_combout\ & ( \datapath|alu|ShiftRight1~1_combout\ & ( \datapath|alumux2|f[2]~6_combout\ ) ) ) # ( 
-- \datapath|alu|ShiftRight1~2_combout\ & ( !\datapath|alu|ShiftRight1~1_combout\ & ( !\datapath|alumux2|f[2]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~1_combout\,
	combout => \datapath|alu|Selector19~0_combout\);

-- Location: LABCELL_X22_Y23_N34
\datapath|alu|ShiftRight1~40\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~40_combout\ = ( \datapath|alu|ShiftRight1~0_combout\ & ( \datapath|alu|Selector19~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (!\datapath|alu|ShiftLeft0~0_combout\))) ) ) ) # ( 
-- !\datapath|alu|ShiftRight1~0_combout\ & ( \datapath|alu|Selector19~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|ShiftLeft0~0_combout\) ) ) ) # ( \datapath|alu|ShiftRight1~0_combout\ & ( !\datapath|alu|Selector19~0_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000011001100000000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector19~0_combout\,
	combout => \datapath|alu|ShiftRight1~40_combout\);

-- Location: MLABCELL_X21_Y23_N18
\datapath|alu|Selector11~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector11~2_combout\ = ( \datapath|alu|Selector28~1_combout\ & ( \datapath|alu|ShiftRight1~40_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux1|f[20]~24_combout\ $ (!\datapath|alumux2|f[20]~24_combout\)))) # 
-- (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux1|f[20]~24_combout\ & \datapath|alumux2|f[20]~24_combout\))) ) ) ) # ( !\datapath|alu|Selector28~1_combout\ & ( \datapath|alu|ShiftRight1~40_combout\ & ( 
-- (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux1|f[20]~24_combout\ $ (!\datapath|alumux2|f[20]~24_combout\)))) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\) # ((\datapath|alumux2|f[20]~24_combout\) # 
-- (\datapath|alumux1|f[20]~24_combout\)))) ) ) ) # ( \datapath|alu|Selector28~1_combout\ & ( !\datapath|alu|ShiftRight1~40_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux1|f[20]~24_combout\ $ 
-- (!\datapath|alumux2|f[20]~24_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux1|f[20]~24_combout\ & \datapath|alumux2|f[20]~24_combout\))) ) ) ) # ( !\datapath|alu|Selector28~1_combout\ & ( 
-- !\datapath|alu|ShiftRight1~40_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & ((!\datapath|alumux1|f[20]~24_combout\ $ (!\datapath|alumux2|f[20]~24_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|Selector28~2_combout\ & 
-- ((\datapath|alumux2|f[20]~24_combout\) # (\datapath|alumux1|f[20]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111010001000011001100001000101111111100110000110011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[20]~24_combout\,
	datad => \datapath|alumux2|ALT_INV_f[20]~24_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~1_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~40_combout\,
	combout => \datapath|alu|Selector11~2_combout\);

-- Location: MLABCELL_X21_Y22_N14
\datapath|alu|Selector11~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector11~0_combout\ = ( \datapath|alu|ShiftLeft0~115_combout\ & ( \datapath|alu|Add0~81_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~64_combout\))) # 
-- (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~95_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~115_combout\ & ( \datapath|alu|Add0~81_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (((!\datapath|alu|Selector4~0_combout\)))) # 
-- (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~64_combout\))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~95_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~115_combout\ & ( 
-- !\datapath|alu|Add0~81_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (((\datapath|alu|Selector4~0_combout\)))) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~64_combout\))) # 
-- (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~95_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~115_combout\ & ( !\datapath|alu|Add0~81_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & 
-- ((\datapath|alu|ShiftLeft0~64_combout\))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~95_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~95_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~64_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~115_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~81_sumout\,
	combout => \datapath|alu|Selector11~0_combout\);

-- Location: MLABCELL_X21_Y22_N24
\datapath|alu|Selector11~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector11~1_combout\ = ( \datapath|alu|Add1~85_sumout\ & ( \datapath|alu|Selector11~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~32_combout\))) # 
-- (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( !\datapath|alu|Add1~85_sumout\ & ( \datapath|alu|Selector11~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & (!\datapath|alu|Selector4~1_combout\)) # 
-- (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~32_combout\))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( \datapath|alu|Add1~85_sumout\ & ( 
-- !\datapath|alu|Selector11~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Selector4~1_combout\)) # (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~32_combout\))) # 
-- (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Add1~85_sumout\ & ( !\datapath|alu|Selector11~0_combout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alu|ShiftRight0~32_combout\))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~32_combout\,
	datae => \datapath|alu|ALT_INV_Add1~85_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector11~0_combout\,
	combout => \datapath|alu|Selector11~1_combout\);

-- Location: MLABCELL_X21_Y22_N28
\datapath|regfilemux|f[20]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[20]~12_combout\ = ( \datapath|alu|Selector11~2_combout\ & ( \datapath|alu|Selector11~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(20)) ) ) ) # ( !\datapath|alu|Selector11~2_combout\ & ( 
-- \datapath|alu|Selector11~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(20))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector11~2_combout\ & ( 
-- !\datapath|alu|Selector11~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(20))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector11~2_combout\ & ( 
-- !\datapath|alu|Selector11~1_combout\ & ( (\datapath|mdr|data\(20) & !\datapath|regfilemux|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111000001010101000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(20),
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector11~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector11~1_combout\,
	combout => \datapath|regfilemux|f[20]~12_combout\);

-- Location: FF_X22_Y28_N11
\datapath|regfile|data~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~244_q\);

-- Location: FF_X26_Y24_N33
\datapath|regfile|data~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~180_q\);

-- Location: FF_X25_Y28_N21
\datapath|regfile|data~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~212_q\);

-- Location: LABCELL_X25_Y29_N0
\datapath|regfile|data~84feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~84feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~84feeder_combout\);

-- Location: FF_X25_Y29_N1
\datapath|regfile|data~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~84feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~84_q\);

-- Location: FF_X25_Y28_N31
\datapath|regfile|data~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~52_q\);

-- Location: FF_X24_Y28_N29
\datapath|regfile|data~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~116_q\);

-- Location: LABCELL_X25_Y28_N10
\datapath|regfile|data~1354\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1354_combout\ = ( \datapath|ir|data\(15) & ( \datapath|ir|data\(17) ) ) # ( \datapath|ir|data\(15) & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & (\datapath|regfile|data~52_q\)) # (\datapath|ir|data\(16) & 
-- ((\datapath|regfile|data~116_q\))) ) ) ) # ( !\datapath|ir|data\(15) & ( !\datapath|ir|data\(17) & ( (\datapath|regfile|data~84_q\ & \datapath|ir|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~84_q\,
	datab => \datapath|regfile|ALT_INV_data~52_q\,
	datac => \datapath|ir|ALT_INV_data\(16),
	datad => \datapath|regfile|ALT_INV_data~116_q\,
	datae => \datapath|ir|ALT_INV_data\(15),
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1354_combout\);

-- Location: FF_X22_Y23_N7
\datapath|regfile|data~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~148_q\);

-- Location: LABCELL_X25_Y28_N22
\datapath|regfile|data~1355\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1355_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1354_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1354_combout\ & ((\datapath|regfile|data~148_q\))) # 
-- (\datapath|regfile|data~1354_combout\ & (\datapath|regfile|data~180_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1354_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1354_combout\ & 
-- ((\datapath|regfile|data~212_q\))) # (\datapath|regfile|data~1354_combout\ & (\datapath|regfile|data~244_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~244_q\,
	datab => \datapath|regfile|ALT_INV_data~180_q\,
	datac => \datapath|regfile|ALT_INV_data~212_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1354_combout\,
	datag => \datapath|regfile|ALT_INV_data~148_q\,
	combout => \datapath|regfile|data~1355_combout\);

-- Location: LABCELL_X25_Y29_N12
\datapath|regfile|data~500feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~500feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~500feeder_combout\);

-- Location: FF_X25_Y29_N13
\datapath|regfile|data~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~500feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~500_q\);

-- Location: FF_X22_Y27_N11
\datapath|regfile|data~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~436_q\);

-- Location: FF_X22_Y27_N29
\datapath|regfile|data~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~468_q\);

-- Location: FF_X24_Y27_N13
\datapath|regfile|data~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~372_q\);

-- Location: FF_X22_Y29_N17
\datapath|regfile|data~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~308_q\);

-- Location: FF_X22_Y29_N5
\datapath|regfile|data~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~340_q\);

-- Location: FF_X22_Y29_N7
\datapath|regfile|data~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~276_q\);

-- Location: LABCELL_X22_Y29_N6
\datapath|regfile|data~1359\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1359_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~276_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~308_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~340_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~372_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~372_q\,
	datab => \datapath|regfile|ALT_INV_data~308_q\,
	datac => \datapath|regfile|ALT_INV_data~340_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~276_q\,
	combout => \datapath|regfile|data~1359_combout\);

-- Location: LABCELL_X19_Y28_N38
\datapath|regfile|data~404feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~404feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~404feeder_combout\);

-- Location: FF_X19_Y28_N39
\datapath|regfile|data~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~404feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~404_q\);

-- Location: LABCELL_X22_Y27_N30
\datapath|regfile|data~1363\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1363_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1359_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1359_combout\ & ((\datapath|regfile|data~404_q\))) # 
-- (\datapath|regfile|data~1359_combout\ & (\datapath|regfile|data~436_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1359_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1359_combout\ & 
-- ((\datapath|regfile|data~468_q\))) # (\datapath|regfile|data~1359_combout\ & (\datapath|regfile|data~500_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~500_q\,
	datab => \datapath|regfile|ALT_INV_data~436_q\,
	datac => \datapath|regfile|ALT_INV_data~468_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1359_combout\,
	datag => \datapath|regfile|ALT_INV_data~404_q\,
	combout => \datapath|regfile|data~1363_combout\);

-- Location: FF_X24_Y27_N11
\datapath|regfile|data~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~692_q\);

-- Location: FF_X24_Y27_N29
\datapath|regfile|data~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~724_q\);

-- Location: LABCELL_X19_Y25_N32
\datapath|regfile|data~756feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~756feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~756feeder_combout\);

-- Location: FF_X19_Y25_N33
\datapath|regfile|data~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~756feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~756_q\);

-- Location: FF_X26_Y28_N9
\datapath|regfile|data~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~564_q\);

-- Location: FF_X26_Y28_N5
\datapath|regfile|data~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~596_q\);

-- Location: MLABCELL_X26_Y31_N24
\datapath|regfile|data~628feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~628feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~628feeder_combout\);

-- Location: FF_X26_Y31_N25
\datapath|regfile|data~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~628feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~628_q\);

-- Location: FF_X26_Y28_N37
\datapath|regfile|data~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~532_q\);

-- Location: MLABCELL_X26_Y28_N6
\datapath|regfile|data~1367\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1367_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~532_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~564_q\))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~596_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~628_q\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~564_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~596_q\,
	datad => \datapath|regfile|ALT_INV_data~628_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~532_q\,
	combout => \datapath|regfile|data~1367_combout\);

-- Location: LABCELL_X19_Y25_N20
\datapath|regfile|data~660feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~660feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~660feeder_combout\);

-- Location: FF_X19_Y25_N21
\datapath|regfile|data~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~660feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~660_q\);

-- Location: MLABCELL_X24_Y27_N30
\datapath|regfile|data~1371\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1371_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1367_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1367_combout\ & ((\datapath|regfile|data~660_q\))) # 
-- (\datapath|regfile|data~1367_combout\ & (\datapath|regfile|data~692_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1367_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1367_combout\ & 
-- (\datapath|regfile|data~724_q\)) # (\datapath|regfile|data~1367_combout\ & ((\datapath|regfile|data~756_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~692_q\,
	datac => \datapath|regfile|ALT_INV_data~724_q\,
	datad => \datapath|regfile|ALT_INV_data~756_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1367_combout\,
	datag => \datapath|regfile|ALT_INV_data~660_q\,
	combout => \datapath|regfile|data~1371_combout\);

-- Location: MLABCELL_X24_Y30_N14
\datapath|regfile|data~948feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~948feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~948feeder_combout\);

-- Location: FF_X24_Y30_N15
\datapath|regfile|data~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~948feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~948_q\);

-- Location: MLABCELL_X21_Y22_N38
\datapath|regfile|data~980feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~980feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~980feeder_combout\);

-- Location: FF_X21_Y22_N39
\datapath|regfile|data~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~980feeder_combout\,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~980_q\);

-- Location: LABCELL_X22_Y30_N4
\datapath|regfile|data~820feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~820feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~820feeder_combout\);

-- Location: FF_X22_Y30_N5
\datapath|regfile|data~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~820feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~820_q\);

-- Location: LABCELL_X22_Y28_N22
\datapath|regfile|data~884feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~884feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~884feeder_combout\);

-- Location: FF_X22_Y28_N23
\datapath|regfile|data~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~884feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~884_q\);

-- Location: LABCELL_X22_Y30_N0
\datapath|regfile|data~852feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~852feeder_combout\ = ( \datapath|regfilemux|f[20]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~12_combout\,
	combout => \datapath|regfile|data~852feeder_combout\);

-- Location: FF_X22_Y30_N1
\datapath|regfile|data~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~852feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~852_q\);

-- Location: FF_X22_Y30_N23
\datapath|regfile|data~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~788_q\);

-- Location: LABCELL_X22_Y30_N20
\datapath|regfile|data~1375\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1375_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~788_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~820_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~852_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~884_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~820_q\,
	datab => \datapath|regfile|ALT_INV_data~884_q\,
	datac => \datapath|regfile|ALT_INV_data~852_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~788_q\,
	combout => \datapath|regfile|data~1375_combout\);

-- Location: FF_X21_Y22_N31
\datapath|regfile|data~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1012_q\);

-- Location: FF_X24_Y30_N27
\datapath|regfile|data~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~12_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~916_q\);

-- Location: MLABCELL_X24_Y30_N24
\datapath|regfile|data~1379\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1379_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1375_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1375_combout\ & (((\datapath|regfile|data~916_q\)))) # 
-- (\datapath|regfile|data~1375_combout\ & (\datapath|regfile|data~948_q\)))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1375_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1375_combout\ & 
-- (\datapath|regfile|data~980_q\)) # (\datapath|regfile|data~1375_combout\ & ((\datapath|regfile|data~1012_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~948_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~980_q\,
	datad => \datapath|regfile|ALT_INV_data~1375_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1012_q\,
	datag => \datapath|regfile|ALT_INV_data~916_q\,
	combout => \datapath|regfile|data~1379_combout\);

-- Location: LABCELL_X22_Y27_N36
\datapath|regfile|data~1383\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1383_combout\ = ( \datapath|regfile|data~1371_combout\ & ( \datapath|regfile|data~1379_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1355_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1363_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1371_combout\ & ( \datapath|regfile|data~1379_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1355_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1363_combout\))))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1371_combout\ & ( !\datapath|regfile|data~1379_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1355_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1363_combout\))))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1371_combout\ & ( !\datapath|regfile|data~1379_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1355_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1363_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1355_combout\,
	datad => \datapath|regfile|ALT_INV_data~1363_combout\,
	datae => \datapath|regfile|ALT_INV_data~1371_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1379_combout\,
	combout => \datapath|regfile|data~1383_combout\);

-- Location: MLABCELL_X24_Y24_N32
\datapath|alu|ShiftRight1~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~18_combout\ = ( \datapath|regfile|data~1533_combout\ & ( \datapath|regfile|data~1473_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1443_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1383_combout\)))) ) ) ) # ( !\datapath|regfile|data~1533_combout\ & ( \datapath|regfile|data~1473_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1443_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1383_combout\)))) ) ) ) # ( \datapath|regfile|data~1533_combout\ & ( !\datapath|regfile|data~1473_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1443_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1383_combout\)))) ) ) ) # ( 
-- !\datapath|regfile|data~1533_combout\ & ( !\datapath|regfile|data~1473_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1443_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1383_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1443_combout\,
	datad => \datapath|regfile|ALT_INV_data~1383_combout\,
	datae => \datapath|regfile|ALT_INV_data~1533_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1473_combout\,
	combout => \datapath|alu|ShiftRight1~18_combout\);

-- Location: LABCELL_X30_Y21_N20
\datapath|alu|Selector18~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~1_combout\ = ( \datapath|alu|ShiftRight1~11_combout\ & ( \datapath|alu|Selector18~0_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((\datapath|alu|ShiftRight1~18_combout\) # (\datapath|alu|ShiftLeft0~0_combout\)) ) ) ) # ( 
-- !\datapath|alu|ShiftRight1~11_combout\ & ( \datapath|alu|Selector18~0_combout\ & ( ((\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftRight1~18_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\) ) ) ) # ( \datapath|alu|ShiftRight1~11_combout\ & ( 
-- !\datapath|alu|Selector18~0_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~18_combout\))) ) ) ) # ( !\datapath|alu|ShiftRight1~11_combout\ & ( !\datapath|alu|Selector18~0_combout\ & 
-- ( (\datapath|alumux2|f[2]~6_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & \datapath|alu|ShiftRight1~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000110000001111000000001111001111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~18_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~11_combout\,
	dataf => \datapath|alu|ALT_INV_Selector18~0_combout\,
	combout => \datapath|alu|Selector18~1_combout\);

-- Location: LABCELL_X30_Y21_N0
\datapath|alumux1|f[13]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[13]~18_combout\ = ( \datapath|regfile|data~1653_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1653_combout\,
	combout => \datapath|alumux1|f[13]~18_combout\);

-- Location: LABCELL_X30_Y21_N36
\datapath|alu|Selector18~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~3_combout\ = ( \datapath|alumux1|f[13]~18_combout\ & ( \datapath|alu|ShiftRight1~51_combout\ & ( (!\control|WideOr1~0_combout\ & (!\datapath|alumux2|f[13]~17_combout\)) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux2|f[13]~17_combout\ & ((!\datapath|ir|data\(12)) # (!\datapath|ir|data\(13)))) # (\datapath|alumux2|f[13]~17_combout\ & ((\datapath|ir|data\(13)) # (\datapath|ir|data\(12)))))) ) ) ) # ( !\datapath|alumux1|f[13]~18_combout\ & ( 
-- \datapath|alu|ShiftRight1~51_combout\ & ( (!\control|WideOr1~0_combout\ & (\datapath|alumux2|f[13]~17_combout\)) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(12) & (\datapath|alumux2|f[13]~17_combout\)) # (\datapath|ir|data\(12) & 
-- ((!\datapath|ir|data\(13)))))) ) ) ) # ( \datapath|alumux1|f[13]~18_combout\ & ( !\datapath|alu|ShiftRight1~51_combout\ & ( (!\control|WideOr1~0_combout\ & (!\datapath|alumux2|f[13]~17_combout\)) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux2|f[13]~17_combout\ & (!\datapath|ir|data\(12))) # (\datapath|alumux2|f[13]~17_combout\ & ((\datapath|ir|data\(13)))))) ) ) ) # ( !\datapath|alumux1|f[13]~18_combout\ & ( !\datapath|alu|ShiftRight1~51_combout\ & ( 
-- (\datapath|alumux2|f[13]~17_combout\ & ((!\control|WideOr1~0_combout\) # (!\datapath|ir|data\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010110010001101100100110111001100101100110111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr1~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[13]~17_combout\,
	datac => \datapath|ir|ALT_INV_data\(12),
	datad => \datapath|ir|ALT_INV_data\(13),
	datae => \datapath|alumux1|ALT_INV_f[13]~18_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~51_combout\,
	combout => \datapath|alu|Selector18~3_combout\);

-- Location: LABCELL_X30_Y21_N18
\datapath|alu|Selector18~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~4_combout\ = ( \datapath|alu|Add0~53_sumout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector18~3_combout\)) # (\control|aluop[2]~0_combout\ & ((!\datapath|alu|Selector16~0_combout\))) ) ) # ( 
-- !\datapath|alu|Add0~53_sumout\ & ( (!\control|aluop[2]~0_combout\ & \datapath|alu|Selector18~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111000011000011111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector18~3_combout\,
	datad => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~53_sumout\,
	combout => \datapath|alu|Selector18~4_combout\);

-- Location: LABCELL_X30_Y21_N24
\datapath|alu|Selector18~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~2_combout\ = ( \datapath|alu|ShiftRight0~8_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ & ( (\datapath|alu|Selector28~2_combout\ & (((!\datapath|alumux2|f[1]~4_combout\ & !\datapath|alu|ShiftLeft0~2_combout\)) # 
-- (\datapath|regfile|data~1113_combout\))) ) ) ) # ( !\datapath|alu|ShiftRight0~8_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ & ( (\datapath|alu|Selector28~2_combout\ & (\datapath|regfile|data~1113_combout\ & ((\datapath|alu|ShiftLeft0~2_combout\) # 
-- (\datapath|alumux2|f[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101010000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~8_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|Selector18~2_combout\);

-- Location: LABCELL_X30_Y21_N32
\datapath|alu|Selector18~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~6_combout\ = ( !\datapath|alu|Selector28~1_combout\ & ( (\datapath|alu|Selector16~0_combout\ & (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector28~2_combout\ & \datapath|alu|ShiftLeft0~48_combout\)) # 
-- (\datapath|alu|Selector18~2_combout\)))) ) ) # ( \datapath|alu|Selector28~1_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|Add1~57_sumout\ & (\control|aluop[2]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000010000000000000001000000000001100110000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_Add1~57_sumout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~1_combout\,
	dataf => \datapath|alu|ALT_INV_Selector18~2_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~48_combout\,
	combout => \datapath|alu|Selector18~6_combout\);

-- Location: LABCELL_X30_Y21_N8
\datapath|alu|Selector18~5DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~5DUPLICATE_combout\ = ( \datapath|alu|Selector18~4_combout\ & ( \datapath|alu|Selector18~6_combout\ & ( ((\datapath|alu|Selector18~1_combout\ & !\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alu|Selector28~3_combout\) ) ) ) # ( 
-- !\datapath|alu|Selector18~4_combout\ & ( \datapath|alu|Selector18~6_combout\ & ( ((\datapath|alu|Selector18~1_combout\ & !\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alu|Selector28~3_combout\) ) ) ) # ( \datapath|alu|Selector18~4_combout\ & ( 
-- !\datapath|alu|Selector18~6_combout\ & ( ((\datapath|alu|Selector18~1_combout\ & !\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alu|Selector28~3_combout\) ) ) ) # ( !\datapath|alu|Selector18~4_combout\ & ( !\datapath|alu|Selector18~6_combout\ & ( 
-- (!\datapath|alu|Selector28~3_combout\ & (\datapath|alu|Selector18~1_combout\ & !\datapath|alumux1|f[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010111110101010101011111010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datac => \datapath|alu|ALT_INV_Selector18~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector18~4_combout\,
	dataf => \datapath|alu|ALT_INV_Selector18~6_combout\,
	combout => \datapath|alu|Selector18~5DUPLICATE_combout\);

-- Location: LABCELL_X30_Y25_N14
\datapath|regfilemux|f[13]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[13]~21_combout\ = ( \datapath|alu|Selector18~5DUPLICATE_combout\ & ( (\datapath|mdr|data\(13)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector18~5DUPLICATE_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ 
-- & \datapath|mdr|data\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|mdr|ALT_INV_data\(13),
	dataf => \datapath|alu|ALT_INV_Selector18~5DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[13]~21_combout\);

-- Location: LABCELL_X36_Y25_N32
\datapath|regfile|data~173feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~173feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~173feeder_combout\);

-- Location: FF_X36_Y25_N33
\datapath|regfile|data~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~173feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~173_q\);

-- Location: LABCELL_X30_Y30_N6
\datapath|regfile|data~237feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~237feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~237feeder_combout\);

-- Location: FF_X30_Y30_N7
\datapath|regfile|data~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~237feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~237_q\);

-- Location: FF_X32_Y25_N25
\datapath|regfile|data~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~205_q\);

-- Location: FF_X32_Y25_N9
\datapath|regfile|data~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~109_q\);

-- Location: FF_X26_Y25_N17
\datapath|regfile|data~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~77_q\);

-- Location: MLABCELL_X32_Y23_N4
\datapath|regfile|data~45feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~45feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~45feeder_combout\);

-- Location: FF_X32_Y23_N5
\datapath|regfile|data~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~45feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~45_q\);

-- Location: MLABCELL_X32_Y25_N4
\datapath|regfile|data~1624\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1624_combout\ = ( \datapath|ir|data\(15) & ( \datapath|ir|data\(17) ) ) # ( \datapath|ir|data\(15) & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & ((\datapath|regfile|data~45_q\))) # (\datapath|ir|data\(16) & 
-- (\datapath|regfile|data~109_q\)) ) ) ) # ( !\datapath|ir|data\(15) & ( !\datapath|ir|data\(17) & ( (\datapath|regfile|data~77_q\ & \datapath|ir|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~109_q\,
	datab => \datapath|regfile|ALT_INV_data~77_q\,
	datac => \datapath|regfile|ALT_INV_data~45_q\,
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|ir|ALT_INV_data\(15),
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1624_combout\);

-- Location: FF_X32_Y25_N23
\datapath|regfile|data~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~141_q\);

-- Location: MLABCELL_X32_Y25_N26
\datapath|regfile|data~1625\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1625_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1624_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1624_combout\ & ((\datapath|regfile|data~141_q\))) # 
-- (\datapath|regfile|data~1624_combout\ & (\datapath|regfile|data~173_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1624_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1624_combout\ & 
-- ((\datapath|regfile|data~205_q\))) # (\datapath|regfile|data~1624_combout\ & (\datapath|regfile|data~237_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~173_q\,
	datab => \datapath|regfile|ALT_INV_data~237_q\,
	datac => \datapath|regfile|ALT_INV_data~205_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1624_combout\,
	datag => \datapath|regfile|ALT_INV_data~141_q\,
	combout => \datapath|regfile|data~1625_combout\);

-- Location: FF_X29_Y26_N17
\datapath|regfile|data~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1005_q\);

-- Location: LABCELL_X30_Y25_N28
\datapath|regfile|data~973feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~973feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~973feeder_combout\);

-- Location: FF_X30_Y25_N29
\datapath|regfile|data~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~973feeder_combout\,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~973_q\);

-- Location: MLABCELL_X35_Y25_N4
\datapath|regfile|data~941feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~941feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~941feeder_combout\);

-- Location: FF_X35_Y25_N5
\datapath|regfile|data~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~941feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~941_q\);

-- Location: FF_X33_Y26_N1
\datapath|regfile|data~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~813_q\);

-- Location: FF_X29_Y26_N29
\datapath|regfile|data~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~877_q\);

-- Location: FF_X33_Y26_N13
\datapath|regfile|data~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~845_q\);

-- Location: FF_X33_Y26_N23
\datapath|regfile|data~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~781_q\);

-- Location: LABCELL_X33_Y26_N14
\datapath|regfile|data~1645\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1645_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~781_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~813_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~845_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~877_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~813_q\,
	datab => \datapath|regfile|ALT_INV_data~877_q\,
	datac => \datapath|regfile|ALT_INV_data~845_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~781_q\,
	combout => \datapath|regfile|data~1645_combout\);

-- Location: FF_X29_Y26_N27
\datapath|regfile|data~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~909_q\);

-- Location: MLABCELL_X29_Y26_N24
\datapath|regfile|data~1649\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1649_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1645_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1645_combout\ & (\datapath|regfile|data~909_q\)) # 
-- (\datapath|regfile|data~1645_combout\ & ((\datapath|regfile|data~941_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1645_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1645_combout\ 
-- & ((\datapath|regfile|data~973_q\))) # (\datapath|regfile|data~1645_combout\ & (\datapath|regfile|data~1005_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1005_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~973_q\,
	datad => \datapath|regfile|ALT_INV_data~941_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1645_combout\,
	datag => \datapath|regfile|ALT_INV_data~909_q\,
	combout => \datapath|regfile|data~1649_combout\);

-- Location: MLABCELL_X24_Y29_N34
\datapath|regfile|data~685feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~685feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~685feeder_combout\);

-- Location: FF_X24_Y29_N35
\datapath|regfile|data~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~685feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~685_q\);

-- Location: LABCELL_X27_Y30_N28
\datapath|regfile|data~749feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~749feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~749feeder_combout\);

-- Location: FF_X27_Y30_N29
\datapath|regfile|data~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~749feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~749_q\);

-- Location: MLABCELL_X26_Y29_N20
\datapath|regfile|data~717feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~717feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~717feeder_combout\);

-- Location: FF_X26_Y29_N21
\datapath|regfile|data~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~717feeder_combout\,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~717_q\);

-- Location: MLABCELL_X29_Y29_N18
\datapath|regfile|data~621feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~621feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~621feeder_combout\);

-- Location: FF_X29_Y29_N19
\datapath|regfile|data~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~621feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~621_q\);

-- Location: LABCELL_X27_Y30_N14
\datapath|regfile|data~557feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~557feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~557feeder_combout\);

-- Location: FF_X27_Y30_N15
\datapath|regfile|data~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~557feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~557_q\);

-- Location: MLABCELL_X29_Y29_N0
\datapath|regfile|data~589feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~589feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~589feeder_combout\);

-- Location: FF_X29_Y29_N1
\datapath|regfile|data~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~589feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~589_q\);

-- Location: MLABCELL_X29_Y29_N30
\datapath|regfile|data~525feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~525feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~525feeder_combout\);

-- Location: FF_X29_Y29_N31
\datapath|regfile|data~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~525feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~525_q\);

-- Location: MLABCELL_X29_Y29_N32
\datapath|regfile|data~1637\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1637_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~525_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~557_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~589_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~621_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~621_q\,
	datab => \datapath|regfile|ALT_INV_data~557_q\,
	datac => \datapath|regfile|ALT_INV_data~589_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~525_q\,
	combout => \datapath|regfile|data~1637_combout\);

-- Location: MLABCELL_X24_Y29_N24
\datapath|regfile|data~653feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~653feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~653feeder_combout\);

-- Location: FF_X24_Y29_N25
\datapath|regfile|data~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~653feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~653_q\);

-- Location: MLABCELL_X26_Y29_N16
\datapath|regfile|data~1641\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1641_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1637_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1637_combout\ & ((\datapath|regfile|data~653_q\))) # 
-- (\datapath|regfile|data~1637_combout\ & (\datapath|regfile|data~685_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1637_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1637_combout\ & 
-- ((\datapath|regfile|data~717_q\))) # (\datapath|regfile|data~1637_combout\ & (\datapath|regfile|data~749_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~685_q\,
	datab => \datapath|regfile|ALT_INV_data~749_q\,
	datac => \datapath|regfile|ALT_INV_data~717_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1637_combout\,
	datag => \datapath|regfile|ALT_INV_data~653_q\,
	combout => \datapath|regfile|data~1641_combout\);

-- Location: LABCELL_X30_Y23_N6
\datapath|regfile|data~493feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~493feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~493feeder_combout\);

-- Location: FF_X30_Y23_N7
\datapath|regfile|data~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~493feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~493_q\);

-- Location: MLABCELL_X32_Y23_N2
\datapath|regfile|data~429feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~429feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~429feeder_combout\);

-- Location: FF_X32_Y23_N3
\datapath|regfile|data~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~429feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~429_q\);

-- Location: MLABCELL_X32_Y23_N14
\datapath|regfile|data~461feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~461feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~461feeder_combout\);

-- Location: FF_X32_Y23_N15
\datapath|regfile|data~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~461feeder_combout\,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~461_q\);

-- Location: LABCELL_X33_Y27_N22
\datapath|regfile|data~301feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~301feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~301feeder_combout\);

-- Location: FF_X33_Y27_N23
\datapath|regfile|data~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~301feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~301_q\);

-- Location: MLABCELL_X32_Y29_N28
\datapath|regfile|data~365feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~365feeder_combout\ = ( \datapath|regfilemux|f[13]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~21_combout\,
	combout => \datapath|regfile|data~365feeder_combout\);

-- Location: FF_X32_Y29_N29
\datapath|regfile|data~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~365feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~365_q\);

-- Location: FF_X32_Y27_N7
\datapath|regfile|data~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~333_q\);

-- Location: FF_X32_Y27_N39
\datapath|regfile|data~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~269_q\);

-- Location: MLABCELL_X32_Y27_N36
\datapath|regfile|data~1629\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1629_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~269_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~301_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~333_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~365_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~301_q\,
	datab => \datapath|regfile|ALT_INV_data~365_q\,
	datac => \datapath|regfile|ALT_INV_data~333_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~269_q\,
	combout => \datapath|regfile|data~1629_combout\);

-- Location: FF_X33_Y25_N15
\datapath|regfile|data~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~21_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~397_q\);

-- Location: MLABCELL_X32_Y23_N34
\datapath|regfile|data~1633\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1633_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1629_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1629_combout\ & ((\datapath|regfile|data~397_q\))) # 
-- (\datapath|regfile|data~1629_combout\ & (\datapath|regfile|data~429_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1629_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1629_combout\ & 
-- ((\datapath|regfile|data~461_q\))) # (\datapath|regfile|data~1629_combout\ & (\datapath|regfile|data~493_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~493_q\,
	datab => \datapath|regfile|ALT_INV_data~429_q\,
	datac => \datapath|regfile|ALT_INV_data~461_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1629_combout\,
	datag => \datapath|regfile|ALT_INV_data~397_q\,
	combout => \datapath|regfile|data~1633_combout\);

-- Location: MLABCELL_X29_Y26_N30
\datapath|regfile|data~1653\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1653_combout\ = ( \datapath|regfile|data~1641_combout\ & ( \datapath|regfile|data~1633_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1625_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & 
-- ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1649_combout\)))) ) ) ) # ( !\datapath|regfile|data~1641_combout\ & ( \datapath|regfile|data~1633_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1625_combout\))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1649_combout\)))) ) ) ) # ( \datapath|regfile|data~1641_combout\ & ( !\datapath|regfile|data~1633_combout\ & ( 
-- (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1625_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & ((\datapath|regfile|data~1649_combout\)))) ) ) ) # ( !\datapath|regfile|data~1641_combout\ & ( 
-- !\datapath|regfile|data~1633_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & (\datapath|regfile|data~1625_combout\))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & ((\datapath|regfile|data~1649_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1625_combout\,
	datad => \datapath|regfile|ALT_INV_data~1649_combout\,
	datae => \datapath|regfile|ALT_INV_data~1641_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1633_combout\,
	combout => \datapath|regfile|data~1653_combout\);

-- Location: MLABCELL_X29_Y28_N14
\datapath|alu|ShiftRight1~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~24_combout\ = ( \datapath|regfile|data~1623_combout\ & ( \datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1683DUPLICATE_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1653_combout\)))) ) ) ) # ( !\datapath|regfile|data~1623_combout\ & ( \datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1683DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1653_combout\)))) ) ) ) # ( 
-- \datapath|regfile|data~1623_combout\ & ( !\datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1683DUPLICATE_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1653_combout\))) ) ) ) # ( !\datapath|regfile|data~1623_combout\ & ( !\datapath|regfile|data~1713_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1683DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1653_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1653_combout\,
	datad => \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\,
	datae => \datapath|regfile|ALT_INV_data~1623_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1713_combout\,
	combout => \datapath|alu|ShiftRight1~24_combout\);

-- Location: LABCELL_X30_Y24_N34
\datapath|alu|Selector21~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector21~0_combout\ = ( \datapath|alu|ShiftRight1~23_combout\ & ( (\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~24_combout\) ) ) # ( !\datapath|alu|ShiftRight1~23_combout\ & ( (\datapath|alu|ShiftRight1~24_combout\ & 
-- !\datapath|alumux2|f[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftRight1~24_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|alu|Selector21~0_combout\);

-- Location: LABCELL_X30_Y24_N6
\datapath|alu|Selector21~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector21~1_combout\ = ( \datapath|alu|Selector21~0_combout\ & ( \datapath|alu|ShiftRight0~11_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alu|Selector28~3_combout\) ) ) ) # ( !\datapath|alu|Selector21~0_combout\ & ( 
-- \datapath|alu|ShiftRight0~11_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) ) ) # ( \datapath|alu|Selector21~0_combout\ & ( !\datapath|alu|ShiftRight0~11_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alu|Selector28~3_combout\ & !\datapath|alu|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector21~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~11_combout\,
	combout => \datapath|alu|Selector21~1_combout\);

-- Location: LABCELL_X30_Y24_N32
\datapath|alumux1|f[10]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[10]~15_combout\ = ( \datapath|regfile|data~1683DUPLICATE_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1683DUPLICATE_combout\,
	combout => \datapath|alumux1|f[10]~15_combout\);

-- Location: MLABCELL_X26_Y24_N32
\datapath|alumux2|f[10]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[10]~14_combout\ = (!\control|state.s_auipc~q\ & \datapath|ir|data\(30))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|ir|ALT_INV_data\(30),
	combout => \datapath|alumux2|f[10]~14_combout\);

-- Location: LABCELL_X30_Y24_N14
\datapath|alu|Selector21~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector21~2_combout\ = ( \datapath|alumux2|f[10]~14_combout\ & ( \datapath|alu|ShiftRight1~48_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux1|f[10]~15_combout\)))) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|ir|data\(12) & ((!\datapath|alumux1|f[10]~15_combout\) # (\datapath|ir|data\(13)))) # (\datapath|ir|data\(12) & ((!\datapath|ir|data\(13)) # (\datapath|alumux1|f[10]~15_combout\))))) ) ) ) # ( !\datapath|alumux2|f[10]~14_combout\ & ( 
-- \datapath|alu|ShiftRight1~48_combout\ & ( (!\datapath|ir|data\(12) & (((\datapath|alumux1|f[10]~15_combout\)))) # (\datapath|ir|data\(12) & ((!\control|WideOr1~0_combout\ & ((\datapath|alumux1|f[10]~15_combout\))) # (\control|WideOr1~0_combout\ & 
-- (!\datapath|ir|data\(13))))) ) ) ) # ( \datapath|alumux2|f[10]~14_combout\ & ( !\datapath|alu|ShiftRight1~48_combout\ & ( (!\control|WideOr1~0_combout\ & (((!\datapath|alumux1|f[10]~15_combout\)))) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux1|f[10]~15_combout\ & (!\datapath|ir|data\(12))) # (\datapath|alumux1|f[10]~15_combout\ & ((\datapath|ir|data\(13)))))) ) ) ) # ( !\datapath|alumux2|f[10]~14_combout\ & ( !\datapath|alu|ShiftRight1~48_combout\ & ( 
-- (\datapath|alumux1|f[10]~15_combout\ & ((!\datapath|ir|data\(12)) # (!\control|WideOr1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010111110100000001100000100111111101111111000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(12),
	datab => \datapath|ir|ALT_INV_data\(13),
	datac => \control|ALT_INV_WideOr1~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[10]~15_combout\,
	datae => \datapath|alumux2|ALT_INV_f[10]~14_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~48_combout\,
	combout => \datapath|alu|Selector21~2_combout\);

-- Location: MLABCELL_X29_Y21_N22
\datapath|alu|Selector21~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector21~4_combout\ = ( \datapath|alu|ShiftRight0~21_combout\ & ( \datapath|alu|ShiftLeft0~103_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((!\datapath|alu|Selector28~2_combout\ & 
-- \datapath|alu|Add1~45_sumout\)))) ) ) ) # ( !\datapath|alu|ShiftRight0~21_combout\ & ( \datapath|alu|ShiftLeft0~103_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\) # 
-- (\datapath|alu|Add1~45_sumout\)))) ) ) ) # ( \datapath|alu|ShiftRight0~21_combout\ & ( !\datapath|alu|ShiftLeft0~103_combout\ & ( (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Add1~45_sumout\ & 
-- \datapath|alu|Selector28~1_combout\)) # (\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\))))) ) ) ) # ( !\datapath|alu|ShiftRight0~21_combout\ & ( !\datapath|alu|ShiftLeft0~103_combout\ & ( 
-- (!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector16~0_combout\ & (\datapath|alu|Add1~45_sumout\ & \datapath|alu|Selector28~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000100010000001000100010000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_Add1~45_sumout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~21_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~103_combout\,
	combout => \datapath|alu|Selector21~4_combout\);

-- Location: LABCELL_X27_Y21_N30
\datapath|alu|Selector21~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector21~3_combout\ = (!\datapath|alu|Selector16~0_combout\ & \datapath|alu|Add0~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datad => \datapath|alu|ALT_INV_Add0~41_sumout\,
	combout => \datapath|alu|Selector21~3_combout\);

-- Location: MLABCELL_X29_Y21_N38
\datapath|alu|Selector21~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector21~5_combout\ = ( \datapath|alu|Selector21~4_combout\ & ( \datapath|alu|Selector21~3_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector21~2_combout\) # (\control|aluop[2]~0_combout\)))) # 
-- (\datapath|alu|Selector21~1_combout\) ) ) ) # ( !\datapath|alu|Selector21~4_combout\ & ( \datapath|alu|Selector21~3_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector21~2_combout\) # (\control|aluop[2]~0_combout\)))) # 
-- (\datapath|alu|Selector21~1_combout\) ) ) ) # ( \datapath|alu|Selector21~4_combout\ & ( !\datapath|alu|Selector21~3_combout\ & ( ((\datapath|alu|Selector28~3_combout\ & ((\datapath|alu|Selector21~2_combout\) # (\control|aluop[2]~0_combout\)))) # 
-- (\datapath|alu|Selector21~1_combout\) ) ) ) # ( !\datapath|alu|Selector21~4_combout\ & ( !\datapath|alu|Selector21~3_combout\ & ( ((!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector28~3_combout\ & \datapath|alu|Selector21~2_combout\))) # 
-- (\datapath|alu|Selector21~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111000111110011111100011111001111110001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datac => \datapath|alu|ALT_INV_Selector21~1_combout\,
	datad => \datapath|alu|ALT_INV_Selector21~2_combout\,
	datae => \datapath|alu|ALT_INV_Selector21~4_combout\,
	dataf => \datapath|alu|ALT_INV_Selector21~3_combout\,
	combout => \datapath|alu|Selector21~5_combout\);

-- Location: MLABCELL_X29_Y21_N30
\datapath|regfilemux|f[10]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[10]~22_combout\ = ( \datapath|alu|Selector21~5_combout\ & ( (\datapath|mdr|data\(10)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector21~5_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- \datapath|mdr|data\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datac => \datapath|mdr|ALT_INV_data\(10),
	dataf => \datapath|alu|ALT_INV_Selector21~5_combout\,
	combout => \datapath|regfilemux|f[10]~22_combout\);

-- Location: FF_X29_Y21_N7
\datapath|regfile|data~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~170_q\);

-- Location: FF_X32_Y25_N13
\datapath|regfile|data~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~202_q\);

-- Location: MLABCELL_X21_Y29_N30
\datapath|regfile|data~234feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~234feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~234feeder_combout\);

-- Location: FF_X21_Y29_N31
\datapath|regfile|data~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~234feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~234_q\);

-- Location: MLABCELL_X32_Y23_N0
\datapath|regfile|data~42feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~42feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~42feeder_combout\);

-- Location: FF_X32_Y23_N1
\datapath|regfile|data~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~42feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~42_q\);

-- Location: FF_X32_Y25_N21
\datapath|regfile|data~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~106_q\);

-- Location: MLABCELL_X21_Y21_N0
\datapath|regfile|data~74feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~74feeder_combout\ = ( \datapath|regfilemux|f[10]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~22_combout\,
	combout => \datapath|regfile|data~74feeder_combout\);

-- Location: FF_X21_Y21_N1
\datapath|regfile|data~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~74feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~74_q\);

-- Location: MLABCELL_X32_Y25_N10
\datapath|regfile|data~1654\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1654_combout\ = ( \datapath|ir|data\(15) & ( \datapath|regfile|data~74_q\ & ( ((!\datapath|ir|data\(16) & (\datapath|regfile|data~42_q\)) # (\datapath|ir|data\(16) & ((\datapath|regfile|data~106_q\)))) # (\datapath|ir|data\(17)) ) ) 
-- ) # ( !\datapath|ir|data\(15) & ( \datapath|regfile|data~74_q\ & ( (\datapath|ir|data\(16) & !\datapath|ir|data\(17)) ) ) ) # ( \datapath|ir|data\(15) & ( !\datapath|regfile|data~74_q\ & ( ((!\datapath|ir|data\(16) & (\datapath|regfile|data~42_q\)) # 
-- (\datapath|ir|data\(16) & ((\datapath|regfile|data~106_q\)))) # (\datapath|ir|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100111111111100001111000000000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~42_q\,
	datab => \datapath|regfile|ALT_INV_data~106_q\,
	datac => \datapath|ir|ALT_INV_data\(16),
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(15),
	dataf => \datapath|regfile|ALT_INV_data~74_q\,
	combout => \datapath|regfile|data~1654_combout\);

-- Location: FF_X32_Y25_N35
\datapath|regfile|data~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~22_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~138_q\);

-- Location: MLABCELL_X32_Y25_N14
\datapath|regfile|data~1655\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1655_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1654_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1654_combout\ & ((\datapath|regfile|data~138_q\))) # 
-- (\datapath|regfile|data~1654_combout\ & (\datapath|regfile|data~170_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1654_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1654_combout\ & 
-- (\datapath|regfile|data~202_q\)) # (\datapath|regfile|data~1654_combout\ & ((\datapath|regfile|data~234_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~170_q\,
	datac => \datapath|regfile|ALT_INV_data~202_q\,
	datad => \datapath|regfile|ALT_INV_data~234_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1654_combout\,
	datag => \datapath|regfile|ALT_INV_data~138_q\,
	combout => \datapath|regfile|data~1655_combout\);

-- Location: LABCELL_X27_Y24_N0
\datapath|regfile|data~1683\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1683_combout\ = ( \datapath|regfile|data~1671_combout\ & ( \datapath|regfile|data~1663_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1655_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & 
-- ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1679_combout\)))) ) ) ) # ( !\datapath|regfile|data~1671_combout\ & ( \datapath|regfile|data~1663_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1655_combout\))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1679_combout\)))) ) ) ) # ( \datapath|regfile|data~1671_combout\ & ( !\datapath|regfile|data~1663_combout\ & ( 
-- (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1655_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & ((\datapath|regfile|data~1679_combout\)))) ) ) ) # ( !\datapath|regfile|data~1671_combout\ & ( 
-- !\datapath|regfile|data~1663_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & (\datapath|regfile|data~1655_combout\))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & ((\datapath|regfile|data~1679_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1655_combout\,
	datad => \datapath|regfile|ALT_INV_data~1679_combout\,
	datae => \datapath|regfile|ALT_INV_data~1671_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1663_combout\,
	combout => \datapath|regfile|data~1683_combout\);

-- Location: MLABCELL_X29_Y25_N26
\datapath|alu|ShiftRight1~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~13_combout\ = ( \datapath|alu|ShiftRight1~12_combout\ & ( ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1773DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1683_combout\))) # 
-- (\datapath|alumux2|f[1]~4_combout\) ) ) # ( !\datapath|alu|ShiftRight1~12_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1773DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1683_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1683_combout\,
	datad => \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~12_combout\,
	combout => \datapath|alu|ShiftRight1~13_combout\);

-- Location: MLABCELL_X29_Y25_N30
\datapath|alu|ShiftRight0~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~6_combout\ = ( \datapath|alu|ShiftRight1~11_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~13_combout\))) ) ) # ( !\datapath|alu|ShiftRight1~11_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftRight1~13_combout\ & !\datapath|alumux2|f[2]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~13_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~11_combout\,
	combout => \datapath|alu|ShiftRight0~6_combout\);

-- Location: LABCELL_X30_Y28_N32
\datapath|alu|ShiftLeft0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~4_combout\ = ( !\datapath|alumux1|f[0]~0_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1953_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1983_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfile|ALT_INV_data~1983_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1953_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~4_combout\);

-- Location: MLABCELL_X29_Y25_N22
\datapath|alu|Selector30~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector30~0_combout\ = ( \datapath|alu|ShiftRight1~16_combout\ & ( \datapath|alu|ShiftLeft0~4_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & (((!\datapath|alu|ShiftLeft0~2_combout\)) # (\datapath|alu|ShiftRight0~6_combout\))) # 
-- (\datapath|alu|Selector28~0_combout\ & (((\datapath|alu|ShiftLeft0~5_combout\) # (\datapath|alu|ShiftLeft0~2_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~16_combout\ & ( \datapath|alu|ShiftLeft0~4_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & 
-- (((!\datapath|alu|ShiftLeft0~2_combout\)) # (\datapath|alu|ShiftRight0~6_combout\))) # (\datapath|alu|Selector28~0_combout\ & (((!\datapath|alu|ShiftLeft0~2_combout\ & \datapath|alu|ShiftLeft0~5_combout\)))) ) ) ) # ( \datapath|alu|ShiftRight1~16_combout\ 
-- & ( !\datapath|alu|ShiftLeft0~4_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & (\datapath|alu|ShiftRight0~6_combout\ & (\datapath|alu|ShiftLeft0~2_combout\))) # (\datapath|alu|Selector28~0_combout\ & (((\datapath|alu|ShiftLeft0~5_combout\) # 
-- (\datapath|alu|ShiftLeft0~2_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~16_combout\ & ( !\datapath|alu|ShiftLeft0~4_combout\ & ( (!\datapath|alu|Selector28~0_combout\ & (\datapath|alu|ShiftRight0~6_combout\ & (\datapath|alu|ShiftLeft0~2_combout\))) 
-- # (\datapath|alu|Selector28~0_combout\ & (((!\datapath|alu|ShiftLeft0~2_combout\ & \datapath|alu|ShiftLeft0~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftRight0~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~5_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~16_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~4_combout\,
	combout => \datapath|alu|Selector30~0_combout\);

-- Location: LABCELL_X25_Y29_N4
\datapath|alumux1|f[1]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[1]~5_combout\ = ( \datapath|regfile|data~1953_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|regfile|ALT_INV_data~1953_combout\,
	combout => \datapath|alumux1|f[1]~5_combout\);

-- Location: MLABCELL_X29_Y24_N26
\datapath|alu|Selector30~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector30~1_combout\ = ( \datapath|alumux1|f[1]~5_combout\ & ( \datapath|alu|ShiftRight1~22_combout\ & ( (!\control|WideOr1~0_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|ir|data\(13)) # (!\datapath|ir|data\(12)))) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|ir|data\(12)) # (\datapath|ir|data\(13)))))) ) ) ) # ( !\datapath|alumux1|f[1]~5_combout\ & ( 
-- \datapath|alu|ShiftRight1~22_combout\ & ( (!\control|WideOr1~0_combout\ & (\datapath|alumux2|f[1]~4_combout\)) # (\control|WideOr1~0_combout\ & ((!\datapath|ir|data\(12) & (\datapath|alumux2|f[1]~4_combout\)) # (\datapath|ir|data\(12) & 
-- ((!\datapath|ir|data\(13)))))) ) ) ) # ( \datapath|alumux1|f[1]~5_combout\ & ( !\datapath|alu|ShiftRight1~22_combout\ & ( (!\control|WideOr1~0_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) # (\control|WideOr1~0_combout\ & 
-- ((!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|ir|data\(12)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|ir|data\(13))))) ) ) ) # ( !\datapath|alumux1|f[1]~5_combout\ & ( !\datapath|alu|ShiftRight1~22_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & ((!\control|WideOr1~0_combout\) # (!\datapath|ir|data\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010110011011000100100110011011100101100110111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr1~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|ir|ALT_INV_data\(13),
	datad => \datapath|ir|ALT_INV_data\(12),
	datae => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~22_combout\,
	combout => \datapath|alu|Selector30~1_combout\);

-- Location: MLABCELL_X29_Y25_N16
\datapath|alu|Selector30~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector30~3_combout\ = ( \datapath|alu|Selector30~0_combout\ & ( \datapath|alu|Selector30~1_combout\ & ( (!\datapath|alu|Selector28~5_combout\) # ((!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector30~2_combout\)) # 
-- (\datapath|alu|Selector28~4_combout\ & ((\datapath|alu|Add0~5_sumout\)))) ) ) ) # ( !\datapath|alu|Selector30~0_combout\ & ( \datapath|alu|Selector30~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\ & 
-- (\datapath|alu|Selector30~2_combout\))) # (\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\) # ((\datapath|alu|Add0~5_sumout\)))) ) ) ) # ( \datapath|alu|Selector30~0_combout\ & ( !\datapath|alu|Selector30~1_combout\ & ( 
-- (!\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\) # ((\datapath|alu|Selector30~2_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Add0~5_sumout\)))) ) ) ) # ( 
-- !\datapath|alu|Selector30~0_combout\ & ( !\datapath|alu|Selector30~1_combout\ & ( (\datapath|alu|Selector28~5_combout\ & ((!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector30~2_combout\)) # (\datapath|alu|Selector28~4_combout\ & 
-- ((\datapath|alu|Add0~5_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datac => \datapath|alu|ALT_INV_Selector30~2_combout\,
	datad => \datapath|alu|ALT_INV_Add0~5_sumout\,
	datae => \datapath|alu|ALT_INV_Selector30~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector30~1_combout\,
	combout => \datapath|alu|Selector30~3_combout\);

-- Location: MLABCELL_X29_Y25_N38
\datapath|regfilemux|f[1]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[1]~31_combout\ = ( \datapath|alu|Selector30~3_combout\ & ( (\datapath|mdr|data\(1)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) # ( !\datapath|alu|Selector30~3_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- \datapath|mdr|data\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|mdr|ALT_INV_data\(1),
	dataf => \datapath|alu|ALT_INV_Selector30~3_combout\,
	combout => \datapath|regfilemux|f[1]~31_combout\);

-- Location: FF_X22_Y28_N27
\datapath|regfile|data~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~225_q\);

-- Location: LABCELL_X25_Y31_N24
\datapath|regfile|data~161feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~161feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~161feeder_combout\);

-- Location: FF_X25_Y31_N25
\datapath|regfile|data~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~161feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~161_q\);

-- Location: FF_X24_Y28_N33
\datapath|regfile|data~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~193_q\);

-- Location: LABCELL_X25_Y29_N24
\datapath|regfile|data~65feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~65feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~65feeder_combout\);

-- Location: FF_X25_Y29_N25
\datapath|regfile|data~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~65feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~65_q\);

-- Location: FF_X24_Y28_N23
\datapath|regfile|data~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~33_q\);

-- Location: FF_X24_Y28_N39
\datapath|regfile|data~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~97_q\);

-- Location: MLABCELL_X24_Y28_N38
\datapath|regfile|data~1924\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1924_combout\ = ( \datapath|regfile|data~97_q\ & ( \datapath|ir|data\(15) & ( ((\datapath|ir|data\(16)) # (\datapath|ir|data\(17))) # (\datapath|regfile|data~33_q\) ) ) ) # ( !\datapath|regfile|data~97_q\ & ( \datapath|ir|data\(15) 
-- & ( ((\datapath|regfile|data~33_q\ & !\datapath|ir|data\(16))) # (\datapath|ir|data\(17)) ) ) ) # ( \datapath|regfile|data~97_q\ & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~65_q\ & (!\datapath|ir|data\(17) & \datapath|ir|data\(16))) ) ) ) # ( 
-- !\datapath|regfile|data~97_q\ & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~65_q\ & (!\datapath|ir|data\(17) & \datapath|ir|data\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000111111000011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~65_q\,
	datab => \datapath|regfile|ALT_INV_data~33_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|regfile|ALT_INV_data~97_q\,
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1924_combout\);

-- Location: FF_X19_Y28_N7
\datapath|regfile|data~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~129_q\);

-- Location: MLABCELL_X24_Y28_N34
\datapath|regfile|data~1925\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1925_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1924_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1924_combout\ & ((\datapath|regfile|data~129_q\))) # 
-- (\datapath|regfile|data~1924_combout\ & (\datapath|regfile|data~161_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1924_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1924_combout\ & 
-- ((\datapath|regfile|data~193_q\))) # (\datapath|regfile|data~1924_combout\ & (\datapath|regfile|data~225_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~225_q\,
	datab => \datapath|regfile|ALT_INV_data~161_q\,
	datac => \datapath|regfile|ALT_INV_data~193_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1924_combout\,
	datag => \datapath|regfile|ALT_INV_data~129_q\,
	combout => \datapath|regfile|data~1925_combout\);

-- Location: LABCELL_X19_Y30_N36
\datapath|regfile|data~993feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~993feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~993feeder_combout\);

-- Location: FF_X19_Y30_N37
\datapath|regfile|data~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~993feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~993_q\);

-- Location: FF_X29_Y25_N19
\datapath|regfile|data~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~961_q\);

-- Location: LABCELL_X33_Y28_N16
\datapath|regfile|data~865feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~865feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~865feeder_combout\);

-- Location: FF_X33_Y28_N17
\datapath|regfile|data~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~865feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~865_q\);

-- Location: FF_X25_Y30_N29
\datapath|regfile|data~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~833_q\);

-- Location: MLABCELL_X18_Y25_N30
\datapath|regfile|data~801feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~801feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~801feeder_combout\);

-- Location: FF_X18_Y25_N31
\datapath|regfile|data~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~801feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~801_q\);

-- Location: FF_X25_Y30_N31
\datapath|regfile|data~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~769_q\);

-- Location: LABCELL_X25_Y30_N30
\datapath|regfile|data~1945\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1945_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~769_q\ & (!\datapath|ir|data\(17)))) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~801_q\) # (\datapath|ir|data\(17)))))) ) ) 
-- # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~833_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~865_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~865_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~833_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~801_q\,
	datag => \datapath|regfile|ALT_INV_data~769_q\,
	combout => \datapath|regfile|data~1945_combout\);

-- Location: MLABCELL_X35_Y27_N4
\datapath|regfile|data~929feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~929feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~929feeder_combout\);

-- Location: FF_X35_Y27_N5
\datapath|regfile|data~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~929feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~929_q\);

-- Location: FF_X25_Y30_N35
\datapath|regfile|data~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~897_q\);

-- Location: LABCELL_X25_Y30_N32
\datapath|regfile|data~1949\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1949_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1945_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1945_combout\ & (\datapath|regfile|data~897_q\)) # 
-- (\datapath|regfile|data~1945_combout\ & ((\datapath|regfile|data~929_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1945_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1945_combout\ & 
-- (((\datapath|regfile|data~961_q\)))) # (\datapath|regfile|data~1945_combout\ & (\datapath|regfile|data~993_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~993_q\,
	datac => \datapath|regfile|ALT_INV_data~961_q\,
	datad => \datapath|regfile|ALT_INV_data~1945_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~929_q\,
	datag => \datapath|regfile|ALT_INV_data~897_q\,
	combout => \datapath|regfile|data~1949_combout\);

-- Location: FF_X26_Y21_N29
\datapath|regfile|data~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~737_q\);

-- Location: FF_X26_Y29_N25
\datapath|regfile|data~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~705_q\);

-- Location: LABCELL_X27_Y21_N8
\datapath|regfile|data~673feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~673feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~673feeder_combout\);

-- Location: FF_X27_Y21_N9
\datapath|regfile|data~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~673feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~673_q\);

-- Location: MLABCELL_X29_Y29_N6
\datapath|regfile|data~609feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~609feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~609feeder_combout\);

-- Location: FF_X29_Y29_N7
\datapath|regfile|data~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~609feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~609_q\);

-- Location: FF_X26_Y29_N11
\datapath|regfile|data~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~577_q\);

-- Location: MLABCELL_X35_Y29_N38
\datapath|regfile|data~545feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~545feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~545feeder_combout\);

-- Location: FF_X35_Y29_N39
\datapath|regfile|data~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~545feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~545_q\);

-- Location: FF_X26_Y29_N31
\datapath|regfile|data~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~513_q\);

-- Location: MLABCELL_X26_Y29_N28
\datapath|regfile|data~1937\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1937_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~513_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)) # 
-- (\datapath|regfile|data~545_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~577_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~609_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~609_q\,
	datac => \datapath|regfile|ALT_INV_data~577_q\,
	datad => \datapath|regfile|ALT_INV_data~545_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~513_q\,
	combout => \datapath|regfile|data~1937_combout\);

-- Location: LABCELL_X30_Y24_N16
\datapath|regfile|data~641feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~641feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~641feeder_combout\);

-- Location: FF_X30_Y24_N17
\datapath|regfile|data~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~641feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~641_q\);

-- Location: MLABCELL_X26_Y29_N26
\datapath|regfile|data~1941\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1941_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1937_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1937_combout\ & (\datapath|regfile|data~641_q\)) # 
-- (\datapath|regfile|data~1937_combout\ & ((\datapath|regfile|data~673_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1937_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1937_combout\ 
-- & ((\datapath|regfile|data~705_q\))) # (\datapath|regfile|data~1937_combout\ & (\datapath|regfile|data~737_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~737_q\,
	datac => \datapath|regfile|ALT_INV_data~705_q\,
	datad => \datapath|regfile|ALT_INV_data~673_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1937_combout\,
	datag => \datapath|regfile|ALT_INV_data~641_q\,
	combout => \datapath|regfile|data~1941_combout\);

-- Location: FF_X25_Y29_N5
\datapath|regfile|data~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~481_q\);

-- Location: FF_X21_Y28_N23
\datapath|regfile|data~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~417_q\);

-- Location: FF_X25_Y29_N9
\datapath|regfile|data~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~449_q\);

-- Location: FF_X33_Y24_N9
\datapath|regfile|data~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~353_q\);

-- Location: FF_X32_Y27_N1
\datapath|regfile|data~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~321_q\);

-- Location: LABCELL_X25_Y31_N30
\datapath|regfile|data~289feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~289feeder_combout\ = ( \datapath|regfilemux|f[1]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~31_combout\,
	combout => \datapath|regfile|data~289feeder_combout\);

-- Location: FF_X25_Y31_N31
\datapath|regfile|data~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~289feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~289_q\);

-- Location: FF_X32_Y27_N3
\datapath|regfile|data~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~257_q\);

-- Location: MLABCELL_X32_Y27_N0
\datapath|regfile|data~1929\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1929_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~257_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~289_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~321_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~353_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~353_q\,
	datac => \datapath|regfile|ALT_INV_data~321_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~289_q\,
	datag => \datapath|regfile|ALT_INV_data~257_q\,
	combout => \datapath|regfile|data~1929_combout\);

-- Location: FF_X33_Y25_N17
\datapath|regfile|data~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~31_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~385_q\);

-- Location: LABCELL_X25_Y29_N10
\datapath|regfile|data~1933\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1933_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1929_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1929_combout\ & ((\datapath|regfile|data~385_q\))) # 
-- (\datapath|regfile|data~1929_combout\ & (\datapath|regfile|data~417_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1929_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1929_combout\ & 
-- ((\datapath|regfile|data~449_q\))) # (\datapath|regfile|data~1929_combout\ & (\datapath|regfile|data~481_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~481_q\,
	datab => \datapath|regfile|ALT_INV_data~417_q\,
	datac => \datapath|regfile|ALT_INV_data~449_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1929_combout\,
	datag => \datapath|regfile|ALT_INV_data~385_q\,
	combout => \datapath|regfile|data~1933_combout\);

-- Location: LABCELL_X25_Y29_N30
\datapath|regfile|data~1953\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1953_combout\ = ( \datapath|regfile|data~1941_combout\ & ( \datapath|regfile|data~1933_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1925_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & 
-- ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1949_combout\)))) ) ) ) # ( !\datapath|regfile|data~1941_combout\ & ( \datapath|regfile|data~1933_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1925_combout\))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19)) # ((\datapath|regfile|data~1949_combout\)))) ) ) ) # ( \datapath|regfile|data~1941_combout\ & ( !\datapath|regfile|data~1933_combout\ & ( 
-- (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1925_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & ((\datapath|regfile|data~1949_combout\)))) ) ) ) # ( !\datapath|regfile|data~1941_combout\ & ( 
-- !\datapath|regfile|data~1933_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & (\datapath|regfile|data~1925_combout\))) # (\datapath|ir|data\(18) & (\datapath|ir|data\(19) & ((\datapath|regfile|data~1949_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1925_combout\,
	datad => \datapath|regfile|ALT_INV_data~1949_combout\,
	datae => \datapath|regfile|ALT_INV_data~1941_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1933_combout\,
	combout => \datapath|regfile|data~1953_combout\);

-- Location: MLABCELL_X26_Y25_N20
\datapath|alu|ShiftLeft0~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~6_combout\ = ( \datapath|regfile|data~1953_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # (\datapath|regfile|data~1053DUPLICATE_combout\)))) ) ) # ( 
-- !\datapath|regfile|data~1953_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1053DUPLICATE_combout\ & \datapath|alumux2|f[0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100010001000000010001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1953_combout\,
	combout => \datapath|alu|ShiftLeft0~6_combout\);

-- Location: MLABCELL_X26_Y25_N2
\datapath|alu|ShiftLeft0~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~32_combout\ = ( \datapath|alumux2|f[1]~0_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1803_combout\)) ) ) # ( !\datapath|alumux2|f[1]~0_combout\ & ( 
-- (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & !\datapath|pc|data\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1803_combout\,
	datad => \datapath|pc|ALT_INV_data\(6),
	dataf => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~32_combout\);

-- Location: MLABCELL_X26_Y25_N4
\datapath|alu|ShiftLeft0~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~31_combout\ = ( \datapath|alumux2|f[1]~0_combout\ & ( !\datapath|regfile|WideOr1~combout\ ) ) # ( !\datapath|alumux2|f[1]~0_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & \datapath|alumux2|f[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	combout => \datapath|alu|ShiftLeft0~31_combout\);

-- Location: MLABCELL_X29_Y25_N10
\datapath|alu|ShiftLeft0~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~33_combout\ = ( \datapath|regfile|data~1833DUPLICATE_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1773DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ 
-- & (\datapath|regfile|data~1743_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux2|f[0]~2_combout\)) ) ) # ( !\datapath|regfile|data~1833DUPLICATE_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ 
-- & ((\datapath|regfile|data~1773DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1743_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1743_combout\,
	datad => \datapath|regfile|ALT_INV_data~1773DUPLICATE_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1833DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~33_combout\);

-- Location: MLABCELL_X26_Y25_N24
\datapath|alu|ShiftLeft0~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~34_combout\ = ( \datapath|alu|ShiftLeft0~33_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~31_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~6_combout\)) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~33_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~32_combout\ & \datapath|alu|ShiftLeft0~31_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~6_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~32_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~31_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~33_combout\,
	combout => \datapath|alu|ShiftLeft0~34_combout\);

-- Location: LABCELL_X22_Y25_N28
\datapath|alu|ShiftLeft0~46\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~46_combout\ = ( \datapath|ir|data\(8) & ( !\control|state.s_auipc~q\ & ( (!\datapath|regfile|WideOr1~combout\ & !\control|state.s_br~q\) ) ) ) # ( !\datapath|ir|data\(8) & ( !\control|state.s_auipc~q\ & ( (!\control|state.s_br~q\ 
-- & (((!\datapath|regfile|WideOr1~combout\)))) # (\control|state.s_br~q\ & (\datapath|ir|data\(10) & ((!\datapath|ir|data\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001010000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(10),
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|ir|ALT_INV_data\(7),
	datad => \control|ALT_INV_state.s_br~q\,
	datae => \datapath|ir|ALT_INV_data\(8),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alu|ShiftLeft0~46_combout\);

-- Location: MLABCELL_X26_Y25_N14
\datapath|alu|ShiftLeft0~47\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~47_combout\ = ( \datapath|alu|ShiftLeft0~45_combout\ & ( (\datapath|alu|ShiftLeft0~46_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\) # ((\datapath|alu|ShiftLeft0~16_combout\) # (\datapath|alu|ShiftLeft0~17_combout\)))) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~45_combout\ & ( (\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~46_combout\ & ((\datapath|alu|ShiftLeft0~16_combout\) # (\datapath|alu|ShiftLeft0~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100100011001100110010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~46_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~17_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~45_combout\,
	combout => \datapath|alu|ShiftLeft0~47_combout\);

-- Location: MLABCELL_X26_Y25_N0
\datapath|alu|ShiftLeft0~48\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~48_combout\ = ( \datapath|alu|ShiftLeft0~47_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftLeft0~34_combout\) ) ) # ( !\datapath|alu|ShiftLeft0~47_combout\ & ( (\datapath|alu|ShiftLeft0~34_combout\ & 
-- \datapath|alumux2|f[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~34_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~47_combout\,
	combout => \datapath|alu|ShiftLeft0~48_combout\);

-- Location: LABCELL_X27_Y23_N14
\datapath|alu|Add0~109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~109_sumout\ = SUM(( \datapath|alumux2|f[27]~31_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1233_combout\))) ) + ( \datapath|alu|Add0~106\ ))
-- \datapath|alu|Add0~110\ = CARRY(( \datapath|alumux2|f[27]~31_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1233_combout\))) ) + ( \datapath|alu|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[27]~31_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1233_combout\,
	cin => \datapath|alu|Add0~106\,
	sumout => \datapath|alu|Add0~109_sumout\,
	cout => \datapath|alu|Add0~110\);

-- Location: LABCELL_X27_Y23_N16
\datapath|alu|Add0~113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~113_sumout\ = SUM(( \datapath|alumux2|f[28]~32_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1143_combout\))) ) + ( \datapath|alu|Add0~110\ ))
-- \datapath|alu|Add0~114\ = CARRY(( \datapath|alumux2|f[28]~32_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1143_combout\))) ) + ( \datapath|alu|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[28]~32_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1143_combout\,
	cin => \datapath|alu|Add0~110\,
	sumout => \datapath|alu|Add0~113_sumout\,
	cout => \datapath|alu|Add0~114\);

-- Location: LABCELL_X27_Y23_N18
\datapath|alu|Add0~117\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~117_sumout\ = SUM(( \datapath|alumux2|f[29]~33_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1173_combout\))) ) + ( \datapath|alu|Add0~114\ ))
-- \datapath|alu|Add0~118\ = CARRY(( \datapath|alumux2|f[29]~33_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1173_combout\))) ) + ( \datapath|alu|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[29]~33_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	cin => \datapath|alu|Add0~114\,
	sumout => \datapath|alu|Add0~117_sumout\,
	cout => \datapath|alu|Add0~118\);

-- Location: MLABCELL_X29_Y23_N26
\datapath|alu|Selector1~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~1_combout\ = ( \datapath|alumux2|f[0]~1_combout\ & ( (!\control|state.s_auipc~q\ & !\datapath|alumux2|f[2]~5_combout\) ) ) # ( !\datapath|alumux2|f[0]~1_combout\ & ( (!\control|state.s_auipc~q\ & (\datapath|alumux2|f[3]~3_combout\ 
-- & !\datapath|alumux2|f[2]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~5_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~1_combout\,
	combout => \datapath|alu|Selector1~1_combout\);

-- Location: MLABCELL_X24_Y21_N38
\datapath|alu|ShiftLeft0~85\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~85_combout\ = ( \datapath|regfile|data~1143_combout\ & ( \datapath|regfile|data~1203_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) ) ) # ( !\datapath|regfile|data~1143_combout\ & ( \datapath|regfile|data~1203_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) ) ) # ( \datapath|regfile|data~1143_combout\ & ( !\datapath|regfile|data~1203_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & !\datapath|alumux1|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000001111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datae => \datapath|regfile|ALT_INV_data~1143_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1203_combout\,
	combout => \datapath|alu|ShiftLeft0~85_combout\);

-- Location: LABCELL_X25_Y26_N16
\datapath|alu|ShiftLeft0~86\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~86_combout\ = (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1173_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1233_combout\,
	datad => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alu|ShiftLeft0~86_combout\);

-- Location: MLABCELL_X24_Y25_N0
\datapath|alu|Selector2~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~6_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( (!\datapath|alu|Selector1~1_combout\ & (((\datapath|alu|ShiftLeft0~86_combout\)))) # (\datapath|alu|Selector1~1_combout\ & ((((\datapath|alu|ShiftLeft0~85_combout\))))) ) ) # 
-- ( \datapath|alu|ShiftLeft0~2_combout\ & ( (!\datapath|alu|Selector1~1_combout\ & ((((\datapath|alu|ShiftLeft0~78_combout\))))) # (\datapath|alu|Selector1~1_combout\ & (\datapath|alu|ShiftLeft0~65_combout\ & (!\datapath|alumux1|f[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000100001011101001011111010111110001000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~1_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~65_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~78_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~85_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~86_combout\,
	combout => \datapath|alu|Selector2~6_combout\);

-- Location: MLABCELL_X26_Y22_N24
\datapath|alu|Add1~113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~113_sumout\ = SUM(( !\datapath|alumux2|f[27]~31_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1233_combout\))) ) + ( \datapath|alu|Add1~110\ ))
-- \datapath|alu|Add1~114\ = CARRY(( !\datapath|alumux2|f[27]~31_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1233_combout\))) ) + ( \datapath|alu|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[27]~31_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1233_combout\,
	cin => \datapath|alu|Add1~110\,
	sumout => \datapath|alu|Add1~113_sumout\,
	cout => \datapath|alu|Add1~114\);

-- Location: MLABCELL_X26_Y22_N26
\datapath|alu|Add1~117\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~117_sumout\ = SUM(( !\datapath|alumux2|f[28]~32_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1143_combout\))) ) + ( \datapath|alu|Add1~114\ ))
-- \datapath|alu|Add1~118\ = CARRY(( !\datapath|alumux2|f[28]~32_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1143_combout\))) ) + ( \datapath|alu|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[28]~32_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1143_combout\,
	cin => \datapath|alu|Add1~114\,
	sumout => \datapath|alu|Add1~117_sumout\,
	cout => \datapath|alu|Add1~118\);

-- Location: MLABCELL_X26_Y22_N28
\datapath|alu|Add1~121\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~121_sumout\ = SUM(( !\datapath|alumux2|f[29]~33_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1173_combout\))) ) + ( \datapath|alu|Add1~118\ ))
-- \datapath|alu|Add1~122\ = CARRY(( !\datapath|alumux2|f[29]~33_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1173_combout\))) ) + ( \datapath|alu|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[29]~33_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	cin => \datapath|alu|Add1~118\,
	sumout => \datapath|alu|Add1~121_sumout\,
	cout => \datapath|alu|Add1~122\);

-- Location: MLABCELL_X26_Y25_N28
\datapath|alu|Selector2~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~0_combout\ = ( \datapath|regfile|data~1113_combout\ & ( (((\datapath|alu|ShiftRight0~8_combout\) # (\datapath|alu|ShiftLeft0~2_combout\)) # (\datapath|alumux2|f[1]~4_combout\)) # (\datapath|alumux2|f[4]~8_combout\) ) ) # ( 
-- !\datapath|regfile|data~1113_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alu|ShiftLeft0~2_combout\ & \datapath|alu|ShiftRight0~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~8_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1113_combout\,
	combout => \datapath|alu|Selector2~0_combout\);

-- Location: MLABCELL_X26_Y25_N6
\datapath|alu|Selector2~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~1_combout\ = ( \datapath|alu|Selector2~0_combout\ & ( (!\datapath|alu|Selector1~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alu|Selector1~0_combout\ & ((\datapath|alu|Add1~121_sumout\))) ) ) # ( 
-- !\datapath|alu|Selector2~0_combout\ & ( (\datapath|alu|Selector1~0_combout\ & \datapath|alu|Add1~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110100000101011111010000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datad => \datapath|alu|ALT_INV_Add1~121_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector2~0_combout\,
	combout => \datapath|alu|Selector2~1_combout\);

-- Location: MLABCELL_X26_Y25_N32
\datapath|alu|Selector2~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~2_combout\ = ( \datapath|alu|Selector2~6_combout\ & ( \datapath|alu|Selector2~1_combout\ & ( (!\datapath|alu|Selector1~2_combout\) # ((!\datapath|alu|Selector1~3_combout\ & ((\datapath|alu|Add0~117_sumout\))) # 
-- (\datapath|alu|Selector1~3_combout\ & (\datapath|alu|ShiftLeft0~48_combout\))) ) ) ) # ( !\datapath|alu|Selector2~6_combout\ & ( \datapath|alu|Selector2~1_combout\ & ( (!\datapath|alu|Selector1~2_combout\ & (!\datapath|alu|Selector1~3_combout\)) # 
-- (\datapath|alu|Selector1~2_combout\ & ((!\datapath|alu|Selector1~3_combout\ & ((\datapath|alu|Add0~117_sumout\))) # (\datapath|alu|Selector1~3_combout\ & (\datapath|alu|ShiftLeft0~48_combout\)))) ) ) ) # ( \datapath|alu|Selector2~6_combout\ & ( 
-- !\datapath|alu|Selector2~1_combout\ & ( (!\datapath|alu|Selector1~2_combout\ & (\datapath|alu|Selector1~3_combout\)) # (\datapath|alu|Selector1~2_combout\ & ((!\datapath|alu|Selector1~3_combout\ & ((\datapath|alu|Add0~117_sumout\))) # 
-- (\datapath|alu|Selector1~3_combout\ & (\datapath|alu|ShiftLeft0~48_combout\)))) ) ) ) # ( !\datapath|alu|Selector2~6_combout\ & ( !\datapath|alu|Selector2~1_combout\ & ( (\datapath|alu|Selector1~2_combout\ & ((!\datapath|alu|Selector1~3_combout\ & 
-- ((\datapath|alu|Add0~117_sumout\))) # (\datapath|alu|Selector1~3_combout\ & (\datapath|alu|ShiftLeft0~48_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~3_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~48_combout\,
	datad => \datapath|alu|ALT_INV_Add0~117_sumout\,
	datae => \datapath|alu|ALT_INV_Selector2~6_combout\,
	dataf => \datapath|alu|ALT_INV_Selector2~1_combout\,
	combout => \datapath|alu|Selector2~2_combout\);

-- Location: MLABCELL_X26_Y25_N38
\datapath|regfilemux|f[29]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[29]~5_combout\ = ( \control|aluop[2]~0_combout\ & ( \datapath|alu|Selector2~2_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(29)) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( 
-- \datapath|alu|Selector2~2_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(29))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector2~3_combout\))) ) ) ) # ( \control|aluop[2]~0_combout\ & ( 
-- !\datapath|alu|Selector2~2_combout\ & ( (\datapath|mdr|data\(29) & !\datapath|regfilemux|f[0]~0_combout\) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( !\datapath|alu|Selector2~2_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & 
-- (\datapath|mdr|data\(29))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector2~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000100010001000100011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(29),
	datab => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector2~3_combout\,
	datae => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector2~2_combout\,
	combout => \datapath|regfilemux|f[29]~5_combout\);

-- Location: FF_X22_Y21_N39
\datapath|regfile|data~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~957_q\);

-- Location: LABCELL_X19_Y21_N12
\datapath|regfile|data~1021feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1021feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~1021feeder_combout\);

-- Location: FF_X19_Y21_N13
\datapath|regfile|data~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1021feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1021_q\);

-- Location: FF_X26_Y25_N35
\datapath|regfile|data~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~989_q\);

-- Location: LABCELL_X19_Y21_N26
\datapath|regfile|data~829feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~829feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~829feeder_combout\);

-- Location: FF_X19_Y21_N27
\datapath|regfile|data~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~829feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~829_q\);

-- Location: LABCELL_X19_Y21_N28
\datapath|regfile|data~893feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~893feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~893feeder_combout\);

-- Location: FF_X19_Y21_N29
\datapath|regfile|data~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~893feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~893_q\);

-- Location: FF_X22_Y21_N9
\datapath|regfile|data~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~861_q\);

-- Location: MLABCELL_X18_Y25_N4
\datapath|regfile|data~797feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~797feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~797feeder_combout\);

-- Location: FF_X18_Y25_N5
\datapath|regfile|data~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~797feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~797_q\);

-- Location: LABCELL_X22_Y21_N10
\datapath|regfile|data~1165\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1165_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~797_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~829_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~861_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~893_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~829_q\,
	datab => \datapath|regfile|ALT_INV_data~893_q\,
	datac => \datapath|regfile|ALT_INV_data~861_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~797_q\,
	combout => \datapath|regfile|data~1165_combout\);

-- Location: FF_X22_Y21_N23
\datapath|regfile|data~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~925_q\);

-- Location: LABCELL_X22_Y21_N20
\datapath|regfile|data~1169\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1169_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1165_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1165_combout\ & ((\datapath|regfile|data~925_q\))) # 
-- (\datapath|regfile|data~1165_combout\ & (\datapath|regfile|data~957_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1165_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1165_combout\ & 
-- ((\datapath|regfile|data~989_q\))) # (\datapath|regfile|data~1165_combout\ & (\datapath|regfile|data~1021_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~957_q\,
	datab => \datapath|regfile|ALT_INV_data~1021_q\,
	datac => \datapath|regfile|ALT_INV_data~989_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1165_combout\,
	datag => \datapath|regfile|ALT_INV_data~925_q\,
	combout => \datapath|regfile|data~1169_combout\);

-- Location: FF_X33_Y25_N33
\datapath|regfile|data~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~445_q\);

-- Location: FF_X25_Y26_N5
\datapath|regfile|data~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~477_q\);

-- Location: FF_X33_Y25_N21
\datapath|regfile|data~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~509_q\);

-- Location: LABCELL_X19_Y26_N38
\datapath|regfile|data~317feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~317feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~317feeder_combout\);

-- Location: FF_X19_Y26_N39
\datapath|regfile|data~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~317feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~317_q\);

-- Location: MLABCELL_X18_Y25_N18
\datapath|regfile|data~381feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~381feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~381feeder_combout\);

-- Location: FF_X18_Y25_N19
\datapath|regfile|data~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~381feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~381_q\);

-- Location: FF_X19_Y26_N9
\datapath|regfile|data~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~349_q\);

-- Location: LABCELL_X19_Y26_N30
\datapath|regfile|data~285feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~285feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~285feeder_combout\);

-- Location: FF_X19_Y26_N31
\datapath|regfile|data~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~285feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~285_q\);

-- Location: LABCELL_X19_Y26_N10
\datapath|regfile|data~1149\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1149_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~285_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~317_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~349_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~381_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~317_q\,
	datab => \datapath|regfile|ALT_INV_data~381_q\,
	datac => \datapath|regfile|ALT_INV_data~349_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~285_q\,
	combout => \datapath|regfile|data~1149_combout\);

-- Location: FF_X33_Y25_N3
\datapath|regfile|data~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~413_q\);

-- Location: LABCELL_X25_Y26_N6
\datapath|regfile|data~1153\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1153_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1149_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1149_combout\ & ((\datapath|regfile|data~413_q\))) # 
-- (\datapath|regfile|data~1149_combout\ & (\datapath|regfile|data~445_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1149_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1149_combout\ & 
-- (\datapath|regfile|data~477_q\)) # (\datapath|regfile|data~1149_combout\ & ((\datapath|regfile|data~509_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~445_q\,
	datac => \datapath|regfile|ALT_INV_data~477_q\,
	datad => \datapath|regfile|ALT_INV_data~509_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1149_combout\,
	datag => \datapath|regfile|ALT_INV_data~413_q\,
	combout => \datapath|regfile|data~1153_combout\);

-- Location: LABCELL_X19_Y25_N24
\datapath|regfile|data~765feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~765feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~765feeder_combout\);

-- Location: FF_X19_Y25_N25
\datapath|regfile|data~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~765feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~765_q\);

-- Location: FF_X21_Y26_N33
\datapath|regfile|data~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~733_q\);

-- Location: MLABCELL_X21_Y26_N28
\datapath|regfile|data~701feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~701feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~701feeder_combout\);

-- Location: FF_X21_Y26_N29
\datapath|regfile|data~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~701feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~701_q\);

-- Location: LABCELL_X19_Y25_N4
\datapath|regfile|data~573feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~573feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~573feeder_combout\);

-- Location: FF_X19_Y25_N5
\datapath|regfile|data~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~573feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~573_q\);

-- Location: LABCELL_X19_Y27_N14
\datapath|regfile|data~637feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~637feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~637feeder_combout\);

-- Location: FF_X19_Y27_N15
\datapath|regfile|data~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~637feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~637_q\);

-- Location: FF_X19_Y27_N9
\datapath|regfile|data~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~605_q\);

-- Location: LABCELL_X19_Y27_N34
\datapath|regfile|data~541feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~541feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~541feeder_combout\);

-- Location: FF_X19_Y27_N35
\datapath|regfile|data~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~541feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~541_q\);

-- Location: LABCELL_X19_Y27_N10
\datapath|regfile|data~1157\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1157_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~541_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~573_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~605_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~637_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~573_q\,
	datab => \datapath|regfile|ALT_INV_data~637_q\,
	datac => \datapath|regfile|ALT_INV_data~605_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~541_q\,
	combout => \datapath|regfile|data~1157_combout\);

-- Location: LABCELL_X19_Y25_N26
\datapath|regfile|data~669feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~669feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~669feeder_combout\);

-- Location: FF_X19_Y25_N27
\datapath|regfile|data~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~669feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~669_q\);

-- Location: MLABCELL_X21_Y26_N34
\datapath|regfile|data~1161\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1161_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1157_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1157_combout\ & (\datapath|regfile|data~669_q\)) # 
-- (\datapath|regfile|data~1157_combout\ & ((\datapath|regfile|data~701_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1157_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1157_combout\ 
-- & ((\datapath|regfile|data~733_q\))) # (\datapath|regfile|data~1157_combout\ & (\datapath|regfile|data~765_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~765_q\,
	datac => \datapath|regfile|ALT_INV_data~733_q\,
	datad => \datapath|regfile|ALT_INV_data~701_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1157_combout\,
	datag => \datapath|regfile|ALT_INV_data~669_q\,
	combout => \datapath|regfile|data~1161_combout\);

-- Location: LABCELL_X36_Y25_N2
\datapath|regfile|data~189feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~189feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~189feeder_combout\);

-- Location: FF_X36_Y25_N3
\datapath|regfile|data~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~189feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~189_q\);

-- Location: FF_X26_Y25_N9
\datapath|regfile|data~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~253_q\);

-- Location: FF_X25_Y26_N1
\datapath|regfile|data~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~221_q\);

-- Location: FF_X36_Y25_N23
\datapath|regfile|data~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~61_q\);

-- Location: FF_X26_Y25_N37
\datapath|regfile|data~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~93_q\);

-- Location: MLABCELL_X35_Y25_N8
\datapath|regfile|data~125feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~125feeder_combout\ = ( \datapath|regfilemux|f[29]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	combout => \datapath|regfile|data~125feeder_combout\);

-- Location: FF_X35_Y25_N9
\datapath|regfile|data~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~125feeder_combout\,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~125_q\);

-- Location: MLABCELL_X35_Y25_N22
\datapath|regfile|data~1144\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1144_combout\ = ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) # ( !\datapath|ir|data\(17) & ( \datapath|ir|data\(15) & ( (!\datapath|ir|data\(16) & (\datapath|regfile|data~61_q\)) # (\datapath|ir|data\(16) & 
-- ((\datapath|regfile|data~125_q\))) ) ) ) # ( !\datapath|ir|data\(17) & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~93_q\ & \datapath|ir|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000001010000010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~61_q\,
	datab => \datapath|regfile|ALT_INV_data~93_q\,
	datac => \datapath|ir|ALT_INV_data\(16),
	datad => \datapath|regfile|ALT_INV_data~125_q\,
	datae => \datapath|ir|ALT_INV_data\(17),
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1144_combout\);

-- Location: FF_X25_Y26_N31
\datapath|regfile|data~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~5_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~157_q\);

-- Location: LABCELL_X25_Y26_N2
\datapath|regfile|data~1145\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1145_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1144_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1144_combout\ & ((\datapath|regfile|data~157_q\))) # 
-- (\datapath|regfile|data~1144_combout\ & (\datapath|regfile|data~189_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1144_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1144_combout\ & 
-- ((\datapath|regfile|data~221_q\))) # (\datapath|regfile|data~1144_combout\ & (\datapath|regfile|data~253_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~189_q\,
	datab => \datapath|regfile|ALT_INV_data~253_q\,
	datac => \datapath|regfile|ALT_INV_data~221_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1144_combout\,
	datag => \datapath|regfile|ALT_INV_data~157_q\,
	combout => \datapath|regfile|data~1145_combout\);

-- Location: LABCELL_X25_Y26_N28
\datapath|regfile|data~1173\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1173_combout\ = ( \datapath|regfile|data~1161_combout\ & ( \datapath|regfile|data~1145_combout\ & ( (!\datapath|ir|data\(18)) # ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1153_combout\))) # (\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1169_combout\))) ) ) ) # ( !\datapath|regfile|data~1161_combout\ & ( \datapath|regfile|data~1145_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & 
-- ((\datapath|regfile|data~1153_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1169_combout\)))) ) ) ) # ( \datapath|regfile|data~1161_combout\ & ( !\datapath|regfile|data~1145_combout\ & ( (!\datapath|ir|data\(18) & 
-- (\datapath|ir|data\(19))) # (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1153_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1169_combout\)))) ) ) ) # ( !\datapath|regfile|data~1161_combout\ & ( 
-- !\datapath|regfile|data~1145_combout\ & ( (\datapath|ir|data\(18) & ((!\datapath|ir|data\(19) & ((\datapath|regfile|data~1153_combout\))) # (\datapath|ir|data\(19) & (\datapath|regfile|data~1169_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1169_combout\,
	datad => \datapath|regfile|ALT_INV_data~1153_combout\,
	datae => \datapath|regfile|ALT_INV_data~1161_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1145_combout\,
	combout => \datapath|regfile|data~1173_combout\);

-- Location: LABCELL_X22_Y26_N2
\datapath|alu|ShiftRight1~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~0_combout\ = ( \datapath|regfile|data~1143DUPLICATE_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # ((!\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1083_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1113_combout\)))) ) ) ) # ( !\datapath|regfile|data~1143DUPLICATE_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ 
-- & (\datapath|regfile|data~1083_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1113_combout\)))) ) ) ) # ( \datapath|regfile|data~1143DUPLICATE_combout\ & ( 
-- !\datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1083_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1113_combout\)))) ) ) ) # ( !\datapath|regfile|data~1143DUPLICATE_combout\ & ( !\datapath|regfile|data~1173_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|regfile|data~1083_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1113_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1083_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	datae => \datapath|regfile|ALT_INV_data~1143DUPLICATE_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alu|ShiftRight1~0_combout\);

-- Location: MLABCELL_X24_Y26_N24
\datapath|alu|Selector3~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~4_combout\ = ( \datapath|alu|ShiftRight1~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|Selector3~0_combout\) # (\datapath|regfile|data~1113_combout\))) ) ) # ( !\datapath|alu|ShiftRight1~0_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|Selector3~0_combout\ & \datapath|regfile|data~1113_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector3~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	combout => \datapath|alu|Selector3~4_combout\);

-- Location: LABCELL_X27_Y27_N36
\datapath|alu|ShiftLeft0~44\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~44_combout\ = ( \datapath|alu|ShiftLeft0~30_combout\ & ( \datapath|alu|ShiftLeft0~42_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftLeft0~43_combout\)))) # 
-- (\datapath|alumux1|f[0]~0_combout\ & (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~30_combout\ & ( \datapath|alu|ShiftLeft0~42_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & 
-- ((!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[2]~6_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~43_combout\))))) ) ) ) # ( \datapath|alu|ShiftLeft0~30_combout\ & ( !\datapath|alu|ShiftLeft0~42_combout\ & 
-- ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alumux2|f[2]~6_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & (((!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|ShiftLeft0~43_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~30_combout\ & ( 
-- !\datapath|alu|ShiftLeft0~42_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~43_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100010101010000110010001000000011001101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~43_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~30_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~42_combout\,
	combout => \datapath|alu|ShiftLeft0~44_combout\);

-- Location: LABCELL_X25_Y24_N30
\datapath|alu|ShiftLeft0~83\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~83_combout\ = ( \datapath|regfile|data~1293_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|regfile|data~1233_combout\) # (\datapath|alumux2|f[1]~4_combout\))) ) ) # ( !\datapath|regfile|data~1293_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1233_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1233_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1293_combout\,
	combout => \datapath|alu|ShiftLeft0~83_combout\);

-- Location: MLABCELL_X24_Y26_N16
\datapath|alu|Selector3~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~6_combout\ = ( !\datapath|alu|ShiftLeft0~2_combout\ & ( (((!\datapath|alu|Selector1~1_combout\ & ((\datapath|alu|ShiftLeft0~85_combout\))) # (\datapath|alu|Selector1~1_combout\ & (\datapath|alu|ShiftLeft0~83_combout\)))) ) ) # ( 
-- \datapath|alu|ShiftLeft0~2_combout\ & ( ((!\datapath|alu|Selector1~1_combout\ & (((\datapath|alu|ShiftLeft0~75_combout\)))) # (\datapath|alu|Selector1~1_combout\ & (\datapath|alu|ShiftLeft0~63_combout\ & (!\datapath|alumux1|f[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000001111111100110011001100110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~63_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~83_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~75_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector1~1_combout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~85_combout\,
	combout => \datapath|alu|Selector3~6_combout\);

-- Location: MLABCELL_X24_Y26_N20
\datapath|alu|Selector3~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~5_combout\ = ( \datapath|alu|Selector1~2_combout\ & ( \datapath|alu|Selector3~6_combout\ & ( (!\datapath|alu|Selector1~3_combout\) # (\datapath|alu|ShiftLeft0~44_combout\) ) ) ) # ( !\datapath|alu|Selector1~2_combout\ & ( 
-- \datapath|alu|Selector3~6_combout\ & ( \datapath|alu|Selector1~3_combout\ ) ) ) # ( \datapath|alu|Selector1~2_combout\ & ( !\datapath|alu|Selector3~6_combout\ & ( (!\datapath|alu|Selector1~3_combout\) # (\datapath|alu|ShiftLeft0~44_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000111111111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftLeft0~44_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~3_combout\,
	datae => \datapath|alu|ALT_INV_Selector1~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector3~6_combout\,
	combout => \datapath|alu|Selector3~5_combout\);

-- Location: MLABCELL_X24_Y26_N38
\datapath|alu|Selector3~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~1_combout\ = ( \datapath|alu|Add0~113_sumout\ & ( \datapath|alu|Add1~117_sumout\ & ( ((!\datapath|alu|Selector1~3_combout\ & ((\datapath|alu|Selector1~0_combout\) # (\datapath|alu|Selector3~4_combout\)))) # 
-- (\datapath|alu|Selector3~5_combout\) ) ) ) # ( !\datapath|alu|Add0~113_sumout\ & ( \datapath|alu|Add1~117_sumout\ & ( (!\datapath|alu|Selector1~3_combout\ & (!\datapath|alu|Selector3~5_combout\ & ((\datapath|alu|Selector1~0_combout\) # 
-- (\datapath|alu|Selector3~4_combout\)))) # (\datapath|alu|Selector1~3_combout\ & (((\datapath|alu|Selector3~5_combout\)))) ) ) ) # ( \datapath|alu|Add0~113_sumout\ & ( !\datapath|alu|Add1~117_sumout\ & ( ((\datapath|alu|Selector3~4_combout\ & 
-- (!\datapath|alu|Selector1~3_combout\ & !\datapath|alu|Selector1~0_combout\))) # (\datapath|alu|Selector3~5_combout\) ) ) ) # ( !\datapath|alu|Add0~113_sumout\ & ( !\datapath|alu|Add1~117_sumout\ & ( (!\datapath|alu|Selector1~3_combout\ & 
-- (\datapath|alu|Selector3~4_combout\ & (!\datapath|alu|Selector1~0_combout\ & !\datapath|alu|Selector3~5_combout\))) # (\datapath|alu|Selector1~3_combout\ & (((\datapath|alu|Selector3~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000110011010000001111111101001100001100110100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector3~4_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~3_combout\,
	datac => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector3~5_combout\,
	datae => \datapath|alu|ALT_INV_Add0~113_sumout\,
	dataf => \datapath|alu|ALT_INV_Add1~117_sumout\,
	combout => \datapath|alu|Selector3~1_combout\);

-- Location: MLABCELL_X24_Y26_N10
\datapath|regfilemux|f[28]~4DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[28]~4DUPLICATE_combout\ = ( \datapath|mdr|data\(28) & ( \datapath|alu|Selector3~1_combout\ & ( ((!\datapath|regfilemux|f[0]~0_combout\) # (\datapath|alu|Selector3~2_combout\)) # (\control|aluop[2]~0_combout\) ) ) ) # ( 
-- !\datapath|mdr|data\(28) & ( \datapath|alu|Selector3~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector3~2_combout\) # (\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|mdr|data\(28) & ( !\datapath|alu|Selector3~1_combout\ 
-- & ( (!\datapath|regfilemux|f[0]~0_combout\) # ((!\control|aluop[2]~0_combout\ & \datapath|alu|Selector3~2_combout\)) ) ) ) # ( !\datapath|mdr|data\(28) & ( !\datapath|alu|Selector3~1_combout\ & ( (!\control|aluop[2]~0_combout\ & 
-- (\datapath|alu|Selector3~2_combout\ & \datapath|regfilemux|f[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100111111110000110000000000001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector3~2_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|mdr|ALT_INV_data\(28),
	dataf => \datapath|alu|ALT_INV_Selector3~1_combout\,
	combout => \datapath|regfilemux|f[28]~4DUPLICATE_combout\);

-- Location: LABCELL_X19_Y23_N26
\datapath|regfile|data~92feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~92feeder_combout\ = ( \datapath|regfilemux|f[28]~4DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4DUPLICATE_combout\,
	combout => \datapath|regfile|data~92feeder_combout\);

-- Location: FF_X19_Y23_N27
\datapath|regfile|data~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~92feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~92_q\);

-- Location: MLABCELL_X21_Y24_N34
\datapath|regfile|data~60feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~60feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~60feeder_combout\);

-- Location: FF_X21_Y24_N35
\datapath|regfile|data~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~60feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~60_q\);

-- Location: FF_X22_Y24_N17
\datapath|regfile|data~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~124_q\);

-- Location: LABCELL_X22_Y24_N16
\datapath|regfile|data~1114\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1114_combout\ = ( \datapath|regfile|data~124_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|regfile|data~124_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( 
-- \datapath|regfile|data~124_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & (((\datapath|regfile|data~60_q\ & \datapath|ir|data\(15))))) # (\datapath|ir|data\(16) & (((\datapath|ir|data\(15))) # (\datapath|regfile|data~92_q\))) ) ) ) # ( 
-- !\datapath|regfile|data~124_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & (((\datapath|regfile|data~60_q\ & \datapath|ir|data\(15))))) # (\datapath|ir|data\(16) & (\datapath|regfile|data~92_q\ & ((!\datapath|ir|data\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~92_q\,
	datab => \datapath|regfile|ALT_INV_data~60_q\,
	datac => \datapath|ir|ALT_INV_data\(16),
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|regfile|ALT_INV_data~124_q\,
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1114_combout\);

-- Location: FF_X22_Y24_N19
\datapath|regfile|data~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~156_q\);

-- Location: LABCELL_X22_Y24_N22
\datapath|regfile|data~1115\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1115_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1114_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1114_combout\ & ((\datapath|regfile|data~156_q\))) # 
-- (\datapath|regfile|data~1114_combout\ & (\datapath|regfile|data~188_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1114_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1114_combout\ & 
-- ((\datapath|regfile|data~220_q\))) # (\datapath|regfile|data~1114_combout\ & (\datapath|regfile|data~252_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~188_q\,
	datab => \datapath|regfile|ALT_INV_data~252_q\,
	datac => \datapath|regfile|ALT_INV_data~220_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1114_combout\,
	datag => \datapath|regfile|ALT_INV_data~156_q\,
	combout => \datapath|regfile|data~1115_combout\);

-- Location: LABCELL_X19_Y22_N12
\datapath|regfile|data~1020feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1020feeder_combout\ = ( \datapath|regfilemux|f[28]~4DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4DUPLICATE_combout\,
	combout => \datapath|regfile|data~1020feeder_combout\);

-- Location: FF_X19_Y22_N13
\datapath|regfile|data~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1020feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1020_q\);

-- Location: FF_X24_Y26_N3
\datapath|regfile|data~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~988_q\);

-- Location: FF_X29_Y22_N33
\datapath|regfile|data~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~956_q\);

-- Location: LABCELL_X19_Y22_N2
\datapath|regfile|data~892feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~892feeder_combout\ = ( \datapath|regfilemux|f[28]~4DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4DUPLICATE_combout\,
	combout => \datapath|regfile|data~892feeder_combout\);

-- Location: FF_X19_Y22_N3
\datapath|regfile|data~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~892feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~892_q\);

-- Location: FF_X22_Y26_N13
\datapath|regfile|data~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~860_q\);

-- Location: LABCELL_X19_Y28_N34
\datapath|regfile|data~828feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~828feeder_combout\ = ( \datapath|regfilemux|f[28]~4DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4DUPLICATE_combout\,
	combout => \datapath|regfile|data~828feeder_combout\);

-- Location: FF_X19_Y28_N35
\datapath|regfile|data~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~828feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~828_q\);

-- Location: FF_X22_Y26_N27
\datapath|regfile|data~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~796_q\);

-- Location: LABCELL_X22_Y26_N24
\datapath|regfile|data~1135\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1135_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~796_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~828_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~860_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~892_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~892_q\,
	datac => \datapath|regfile|ALT_INV_data~860_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~828_q\,
	datag => \datapath|regfile|ALT_INV_data~796_q\,
	combout => \datapath|regfile|data~1135_combout\);

-- Location: FF_X22_Y26_N31
\datapath|regfile|data~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~924_q\);

-- Location: LABCELL_X22_Y26_N28
\datapath|regfile|data~1139\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1139_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1135_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1135_combout\ & (\datapath|regfile|data~924_q\)) # 
-- (\datapath|regfile|data~1135_combout\ & ((\datapath|regfile|data~956_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1135_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1135_combout\ 
-- & ((\datapath|regfile|data~988_q\))) # (\datapath|regfile|data~1135_combout\ & (\datapath|regfile|data~1020_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~1020_q\,
	datac => \datapath|regfile|ALT_INV_data~988_q\,
	datad => \datapath|regfile|ALT_INV_data~956_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1135_combout\,
	datag => \datapath|regfile|ALT_INV_data~924_q\,
	combout => \datapath|regfile|data~1139_combout\);

-- Location: LABCELL_X19_Y25_N16
\datapath|regfile|data~764feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~764feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~764feeder_combout\);

-- Location: FF_X19_Y25_N17
\datapath|regfile|data~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~764feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~764_q\);

-- Location: FF_X24_Y29_N27
\datapath|regfile|data~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~700_q\);

-- Location: FF_X24_Y29_N17
\datapath|regfile|data~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~732_q\);

-- Location: LABCELL_X19_Y27_N18
\datapath|regfile|data~636feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~636feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~636feeder_combout\);

-- Location: FF_X19_Y27_N19
\datapath|regfile|data~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~636feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~636_q\);

-- Location: LABCELL_X19_Y25_N38
\datapath|regfile|data~572feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~572feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~572feeder_combout\);

-- Location: FF_X19_Y25_N39
\datapath|regfile|data~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~572feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~572_q\);

-- Location: LABCELL_X19_Y27_N12
\datapath|regfile|data~604feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~604feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~604feeder_combout\);

-- Location: FF_X19_Y27_N13
\datapath|regfile|data~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~604feeder_combout\,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~604_q\);

-- Location: FF_X19_Y27_N31
\datapath|regfile|data~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~540_q\);

-- Location: LABCELL_X19_Y27_N28
\datapath|regfile|data~1127\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1127_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~540_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~572_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~604_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~636_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~636_q\,
	datab => \datapath|regfile|ALT_INV_data~572_q\,
	datac => \datapath|regfile|ALT_INV_data~604_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~540_q\,
	combout => \datapath|regfile|data~1127_combout\);

-- Location: FF_X24_Y29_N37
\datapath|regfile|data~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~668_q\);

-- Location: MLABCELL_X24_Y29_N18
\datapath|regfile|data~1131\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1131_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1127_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1127_combout\ & ((\datapath|regfile|data~668_q\))) # 
-- (\datapath|regfile|data~1127_combout\ & (\datapath|regfile|data~700_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1127_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1127_combout\ & 
-- ((\datapath|regfile|data~732_q\))) # (\datapath|regfile|data~1127_combout\ & (\datapath|regfile|data~764_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~764_q\,
	datab => \datapath|regfile|ALT_INV_data~700_q\,
	datac => \datapath|regfile|ALT_INV_data~732_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1127_combout\,
	datag => \datapath|regfile|ALT_INV_data~668_q\,
	combout => \datapath|regfile|data~1131_combout\);

-- Location: LABCELL_X25_Y26_N24
\datapath|regfile|data~1143\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1143_combout\ = ( \datapath|regfile|data~1139_combout\ & ( \datapath|regfile|data~1131_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1115_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1123_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1139_combout\ & ( \datapath|regfile|data~1131_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1115_combout\)) # 
-- (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & ((\datapath|regfile|data~1123_combout\)))) ) ) ) # ( \datapath|regfile|data~1139_combout\ & ( !\datapath|regfile|data~1131_combout\ & ( (!\datapath|ir|data\(18) & 
-- (!\datapath|ir|data\(19) & (\datapath|regfile|data~1115_combout\))) # (\datapath|ir|data\(18) & (((\datapath|regfile|data~1123_combout\)) # (\datapath|ir|data\(19)))) ) ) ) # ( !\datapath|regfile|data~1139_combout\ & ( 
-- !\datapath|regfile|data~1131_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1115_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1123_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1115_combout\,
	datad => \datapath|regfile|ALT_INV_data~1123_combout\,
	datae => \datapath|regfile|ALT_INV_data~1139_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1131_combout\,
	combout => \datapath|regfile|data~1143_combout\);

-- Location: MLABCELL_X24_Y26_N26
\datapath|alumux1|f[28]~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[28]~32_combout\ = (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1143_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1143_combout\,
	combout => \datapath|alumux1|f[28]~32_combout\);

-- Location: MLABCELL_X24_Y26_N6
\datapath|alu|Selector3~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~2_combout\ = ( \datapath|alumux1|f[28]~32_combout\ & ( \datapath|alu|ShiftRight1~50_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[28]~32_combout\)) # (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux2|f[28]~32_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alumux1|f[28]~32_combout\ & ( \datapath|alu|ShiftRight1~50_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & 
-- (\datapath|alumux2|f[28]~32_combout\)) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux2|f[28]~32_combout\)))) ) ) ) # ( \datapath|alumux1|f[28]~32_combout\ & ( 
-- !\datapath|alu|ShiftRight1~50_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[28]~32_combout\)) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alumux2|f[28]~32_combout\ & 
-- \datapath|alu|Selector28~1_combout\)) # (\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\))))) ) ) ) # ( !\datapath|alumux1|f[28]~32_combout\ & ( !\datapath|alu|ShiftRight1~50_combout\ & ( (\datapath|alumux2|f[28]~32_combout\ & 
-- ((!\datapath|alu|Selector16~0_combout\) # ((\datapath|alu|Selector28~2_combout\ & !\datapath|alu|Selector28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010000101000111010010001011101010100001010111110100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[28]~32_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datae => \datapath|alumux1|ALT_INV_f[28]~32_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~50_combout\,
	combout => \datapath|alu|Selector3~2_combout\);

-- Location: MLABCELL_X24_Y26_N8
\datapath|regfilemux|f[28]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[28]~4_combout\ = ( \datapath|mdr|data\(28) & ( \datapath|alu|Selector3~1_combout\ & ( ((!\datapath|regfilemux|f[0]~0_combout\) # (\datapath|alu|Selector3~2_combout\)) # (\control|aluop[2]~0_combout\) ) ) ) # ( 
-- !\datapath|mdr|data\(28) & ( \datapath|alu|Selector3~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\ & ((\datapath|alu|Selector3~2_combout\) # (\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|mdr|data\(28) & ( !\datapath|alu|Selector3~1_combout\ 
-- & ( (!\datapath|regfilemux|f[0]~0_combout\) # ((!\control|aluop[2]~0_combout\ & \datapath|alu|Selector3~2_combout\)) ) ) ) # ( !\datapath|mdr|data\(28) & ( !\datapath|alu|Selector3~1_combout\ & ( (!\control|aluop[2]~0_combout\ & 
-- (\datapath|regfilemux|f[0]~0_combout\ & \datapath|alu|Selector3~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100111100001111110000000011000011111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector3~2_combout\,
	datae => \datapath|mdr|ALT_INV_data\(28),
	dataf => \datapath|alu|ALT_INV_Selector3~1_combout\,
	combout => \datapath|regfilemux|f[28]~4_combout\);

-- Location: MLABCELL_X18_Y26_N4
\datapath|regfile|data~380feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~380feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~380feeder_combout\);

-- Location: FF_X18_Y26_N5
\datapath|regfile|data~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~380feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~380_q\);

-- Location: FF_X19_Y26_N13
\datapath|regfile|data~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~348_q\);

-- Location: LABCELL_X19_Y26_N32
\datapath|regfile|data~316feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~316feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~316feeder_combout\);

-- Location: FF_X19_Y26_N33
\datapath|regfile|data~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~316feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~316_q\);

-- Location: LABCELL_X19_Y26_N22
\datapath|regfile|data~284feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~284feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~284feeder_combout\);

-- Location: FF_X19_Y26_N23
\datapath|regfile|data~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~284feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~284_q\);

-- Location: LABCELL_X19_Y26_N14
\datapath|regfile|data~1119\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1119_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~284_q\)) # (\datapath|ir|data\(15) & ((\datapath|regfile|data~316_q\))))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~348_q\)))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~380_q\)))) # (\datapath|ir|data\(17) & 
-- ((((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~380_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~348_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~316_q\,
	datag => \datapath|regfile|ALT_INV_data~284_q\,
	combout => \datapath|regfile|data~1119_combout\);

-- Location: FF_X26_Y26_N39
\datapath|regfile|data~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~508_q\);

-- Location: FF_X24_Y26_N13
\datapath|regfile|data~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~476_q\);

-- Location: FF_X24_Y25_N9
\datapath|regfile|data~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~4_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~444_q\);

-- Location: MLABCELL_X18_Y27_N0
\datapath|regfile|data~412feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~412feeder_combout\ = ( \datapath|regfilemux|f[28]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~4_combout\,
	combout => \datapath|regfile|data~412feeder_combout\);

-- Location: FF_X18_Y27_N1
\datapath|regfile|data~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~412feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~412_q\);

-- Location: MLABCELL_X24_Y26_N14
\datapath|regfile|data~1123\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1123_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|regfile|data~1119_combout\ & (((\datapath|regfile|data~412_q\ & (\datapath|ir|data\(17)))))) # (\datapath|regfile|data~1119_combout\ & ((((!\datapath|ir|data\(17)) # 
-- (\datapath|regfile|data~444_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|regfile|data~1119_combout\ & (((\datapath|regfile|data~476_q\ & (\datapath|ir|data\(17)))))) # (\datapath|regfile|data~1119_combout\ & ((((!\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~508_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001010010101010001101101010101010111110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1119_combout\,
	datab => \datapath|regfile|ALT_INV_data~508_q\,
	datac => \datapath|regfile|ALT_INV_data~476_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~444_q\,
	datag => \datapath|regfile|ALT_INV_data~412_q\,
	combout => \datapath|regfile|data~1123_combout\);

-- Location: LABCELL_X25_Y26_N26
\datapath|regfile|data~1143DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1143DUPLICATE_combout\ = ( \datapath|regfile|data~1139_combout\ & ( \datapath|regfile|data~1131_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1115_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1123_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1139_combout\ & ( \datapath|regfile|data~1131_combout\ & ( (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1115_combout\)) # 
-- (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & (\datapath|regfile|data~1123_combout\))) ) ) ) # ( \datapath|regfile|data~1139_combout\ & ( !\datapath|regfile|data~1131_combout\ & ( (!\datapath|ir|data\(18) & 
-- (!\datapath|ir|data\(19) & ((\datapath|regfile|data~1115_combout\)))) # (\datapath|ir|data\(18) & (((\datapath|regfile|data~1123_combout\)) # (\datapath|ir|data\(19)))) ) ) ) # ( !\datapath|regfile|data~1139_combout\ & ( 
-- !\datapath|regfile|data~1131_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1115_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1123_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1123_combout\,
	datad => \datapath|regfile|ALT_INV_data~1115_combout\,
	datae => \datapath|regfile|ALT_INV_data~1139_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1131_combout\,
	combout => \datapath|regfile|data~1143DUPLICATE_combout\);

-- Location: LABCELL_X25_Y26_N14
\datapath|alu|ShiftRight1~28DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~28DUPLICATE_combout\ = ( \datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # 
-- ((\datapath|regfile|data~1143DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1233_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( 
-- \datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1143DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1233_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( \datapath|regfile|data~1203_combout\ & ( !\datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # 
-- ((\datapath|regfile|data~1143DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1233_combout\)))) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( 
-- !\datapath|regfile|data~1173_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1143DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1233_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1143DUPLICATE_combout\,
	datad => \datapath|regfile|ALT_INV_data~1233_combout\,
	datae => \datapath|regfile|ALT_INV_data~1203_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1173_combout\,
	combout => \datapath|alu|ShiftRight1~28DUPLICATE_combout\);

-- Location: LABCELL_X25_Y26_N18
\datapath|alu|ShiftRight1~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~29_combout\ = ( \datapath|alu|ShiftRight1~28DUPLICATE_combout\ & ( !\datapath|alumux1|f[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~28DUPLICATE_combout\,
	combout => \datapath|alu|ShiftRight1~29_combout\);

-- Location: LABCELL_X22_Y28_N24
\datapath|alu|ShiftRight1~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~30_combout\ = ( \datapath|alu|ShiftRight1~29_combout\ & ( \datapath|alu|ShiftRight0~11_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (((!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~27_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~29_combout\ & ( \datapath|alu|ShiftRight0~11_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & 
-- (!\datapath|alumux1|f[0]~0_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftRight1~27_combout\)))) ) ) ) # ( \datapath|alu|ShiftRight1~29_combout\ & ( !\datapath|alu|ShiftRight0~11_combout\ & ( 
-- (\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~27_combout\))) ) ) ) # ( !\datapath|alu|ShiftRight1~29_combout\ & ( !\datapath|alu|ShiftRight0~11_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & 
-- (\datapath|alu|ShiftRight1~27_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001100111110101010000000111010101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~27_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~29_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~11_combout\,
	combout => \datapath|alu|ShiftRight1~30_combout\);

-- Location: LABCELL_X22_Y28_N30
\datapath|alu|Selector13~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector13~2_combout\ = ( \datapath|alu|Selector16~0_combout\ & ( \datapath|alu|ShiftRight1~30_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux2|f[18]~22_combout\ & 
-- \datapath|alumux1|f[18]~22_combout\)))) # (\datapath|alu|Selector28~2_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux1|f[18]~22_combout\) # (\datapath|alumux2|f[18]~22_combout\)))) ) ) ) # ( !\datapath|alu|Selector16~0_combout\ & ( 
-- \datapath|alu|ShiftRight1~30_combout\ & ( !\datapath|alumux2|f[18]~22_combout\ $ (!\datapath|alumux1|f[18]~22_combout\) ) ) ) # ( \datapath|alu|Selector16~0_combout\ & ( !\datapath|alu|ShiftRight1~30_combout\ & ( (!\datapath|alu|Selector28~2_combout\ & 
-- (\datapath|alumux2|f[18]~22_combout\ & (\datapath|alu|Selector28~1_combout\ & \datapath|alumux1|f[18]~22_combout\))) # (\datapath|alu|Selector28~2_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux1|f[18]~22_combout\) # 
-- (\datapath|alumux2|f[18]~22_combout\)))) ) ) ) # ( !\datapath|alu|Selector16~0_combout\ & ( !\datapath|alu|ShiftRight1~30_combout\ & ( !\datapath|alumux2|f[18]~22_combout\ $ (!\datapath|alumux1|f[18]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100000100000101001000110011110011001011000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[18]~22_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[18]~22_combout\,
	datae => \datapath|alu|ALT_INV_Selector16~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~30_combout\,
	combout => \datapath|alu|Selector13~2_combout\);

-- Location: LABCELL_X30_Y25_N16
\datapath|alu|Selector13~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector13~4_combout\ = ( \datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux1|f[6]~4_combout\ & ((!\control|state.s_br~q\) # (!\datapath|ir|data\(8)))) ) ) # ( !\datapath|alu|ShiftLeft0~0_combout\ & ( 
-- (\datapath|alumux2|f[1]~0_combout\ & !\datapath|alumux1|f[6]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111100001010000000110000001100001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|alumux2|ALT_INV_f[1]~0_combout\,
	datac => \datapath|alumux1|ALT_INV_f[6]~4_combout\,
	datad => \datapath|ir|ALT_INV_data\(8),
	datae => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|alu|Selector13~4_combout\);

-- Location: LABCELL_X22_Y28_N12
\datapath|alu|Selector13~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector13~5_combout\ = ( \datapath|alu|ShiftLeft0~22_combout\ & ( (\datapath|alu|Selector13~4_combout\ & ((\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftLeft0~49_combout\))) ) ) # ( !\datapath|alu|ShiftLeft0~22_combout\ & ( 
-- (\datapath|alu|Selector13~4_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~49_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000100000001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector13~4_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~49_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~23_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~22_combout\,
	combout => \datapath|alu|Selector13~5_combout\);

-- Location: LABCELL_X22_Y28_N36
\datapath|alu|Selector13~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector13~0_combout\ = ( \datapath|alu|ShiftLeft0~11_combout\ & ( \datapath|alu|Add0~73_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\))) # 
-- (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector13~5_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~11_combout\ & ( \datapath|alu|Add0~73_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (!\datapath|alu|Selector4~0_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector13~5_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~11_combout\ & ( 
-- !\datapath|alu|Add0~73_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\)) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~59_combout\))) # 
-- (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector13~5_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~11_combout\ & ( !\datapath|alu|Add0~73_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & 
-- ((\datapath|alu|ShiftLeft0~59_combout\))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector13~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector13~5_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~59_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~73_sumout\,
	combout => \datapath|alu|Selector13~0_combout\);

-- Location: LABCELL_X22_Y28_N2
\datapath|alu|Selector13~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector13~1_combout\ = ( \datapath|alu|Selector13~0_combout\ & ( \datapath|alu|Add1~77_sumout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~13_combout\))) # 
-- (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( !\datapath|alu|Selector13~0_combout\ & ( \datapath|alu|Add1~77_sumout\ & ( (!\datapath|alu|Selector4~1_combout\ & (((\datapath|alu|ShiftRight0~13_combout\ & 
-- \datapath|alu|Selector4~2_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\)) # (\datapath|alumux1|f[31]~8_combout\))) ) ) ) # ( \datapath|alu|Selector13~0_combout\ & ( !\datapath|alu|Add1~77_sumout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|ShiftRight0~13_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\ & ((\datapath|alu|Selector4~2_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Selector13~0_combout\ & ( !\datapath|alu|Add1~77_sumout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~13_combout\))) # (\datapath|alu|Selector4~1_combout\ & 
-- (\datapath|alumux1|f[31]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~13_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alu|ALT_INV_Selector13~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~77_sumout\,
	combout => \datapath|alu|Selector13~1_combout\);

-- Location: LABCELL_X22_Y28_N8
\datapath|regfilemux|f[18]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[18]~14_combout\ = ( \datapath|alu|Selector13~2_combout\ & ( \datapath|alu|Selector13~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(18)) ) ) ) # ( !\datapath|alu|Selector13~2_combout\ & ( 
-- \datapath|alu|Selector13~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(18))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector13~2_combout\ & ( 
-- !\datapath|alu|Selector13~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(18))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector13~2_combout\ & ( 
-- !\datapath|alu|Selector13~1_combout\ & ( (\datapath|mdr|data\(18) & !\datapath|regfilemux|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101000001010000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(18),
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector13~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector13~1_combout\,
	combout => \datapath|regfilemux|f[18]~14_combout\);

-- Location: MLABCELL_X24_Y30_N28
\datapath|regfile|data~946feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~946feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~946feeder_combout\);

-- Location: FF_X24_Y30_N29
\datapath|regfile|data~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~946feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~946_q\);

-- Location: MLABCELL_X24_Y30_N34
\datapath|regfile|data~1010feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1010feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~1010feeder_combout\);

-- Location: FF_X24_Y30_N35
\datapath|regfile|data~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1010feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1010_q\);

-- Location: FF_X22_Y28_N7
\datapath|regfile|data~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~978_q\);

-- Location: FF_X22_Y30_N25
\datapath|regfile|data~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~818_q\);

-- Location: FF_X22_Y28_N5
\datapath|regfile|data~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~882_q\);

-- Location: FF_X22_Y30_N29
\datapath|regfile|data~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~850_q\);

-- Location: LABCELL_X22_Y30_N34
\datapath|regfile|data~786feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~786feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~786feeder_combout\);

-- Location: FF_X22_Y30_N35
\datapath|regfile|data~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~786feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~786_q\);

-- Location: LABCELL_X22_Y30_N30
\datapath|regfile|data~1435\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1435_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~786_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~818_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~850_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~882_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~818_q\,
	datab => \datapath|regfile|ALT_INV_data~882_q\,
	datac => \datapath|regfile|ALT_INV_data~850_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~786_q\,
	combout => \datapath|regfile|data~1435_combout\);

-- Location: FF_X24_Y30_N3
\datapath|regfile|data~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~914_q\);

-- Location: MLABCELL_X24_Y30_N0
\datapath|regfile|data~1439\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1439_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1435_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1435_combout\ & ((\datapath|regfile|data~914_q\))) # 
-- (\datapath|regfile|data~1435_combout\ & (\datapath|regfile|data~946_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1435_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1435_combout\ & 
-- ((\datapath|regfile|data~978_q\))) # (\datapath|regfile|data~1435_combout\ & (\datapath|regfile|data~1010_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~946_q\,
	datab => \datapath|regfile|ALT_INV_data~1010_q\,
	datac => \datapath|regfile|ALT_INV_data~978_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1435_combout\,
	datag => \datapath|regfile|ALT_INV_data~914_q\,
	combout => \datapath|regfile|data~1439_combout\);

-- Location: FF_X22_Y28_N19
\datapath|regfile|data~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~242_q\);

-- Location: FF_X21_Y27_N17
\datapath|regfile|data~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~210_q\);

-- Location: FF_X21_Y27_N13
\datapath|regfile|data~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~114_q\);

-- Location: MLABCELL_X21_Y29_N26
\datapath|regfile|data~82feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~82feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~82feeder_combout\);

-- Location: FF_X21_Y29_N27
\datapath|regfile|data~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~82feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~82_q\);

-- Location: FF_X25_Y28_N39
\datapath|regfile|data~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~50_q\);

-- Location: MLABCELL_X21_Y27_N32
\datapath|regfile|data~1414\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1414_combout\ = ( \datapath|regfile|data~50_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|regfile|data~50_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( 
-- \datapath|regfile|data~50_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~82_q\ & \datapath|ir|data\(16))))) # (\datapath|ir|data\(15) & (((!\datapath|ir|data\(16))) # (\datapath|regfile|data~114_q\))) ) ) ) # ( 
-- !\datapath|regfile|data~50_q\ & ( !\datapath|ir|data\(17) & ( (\datapath|ir|data\(16) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~82_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~114_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~114_q\,
	datab => \datapath|regfile|ALT_INV_data~82_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|regfile|ALT_INV_data~50_q\,
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1414_combout\);

-- Location: FF_X24_Y25_N29
\datapath|regfile|data~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~178_q\);

-- Location: FF_X21_Y27_N35
\datapath|regfile|data~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~146_q\);

-- Location: MLABCELL_X21_Y27_N18
\datapath|regfile|data~1415\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1415_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1414_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1414_combout\ & (\datapath|regfile|data~146_q\)) # 
-- (\datapath|regfile|data~1414_combout\ & ((\datapath|regfile|data~178_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1414_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1414_combout\ & 
-- (((\datapath|regfile|data~210_q\)))) # (\datapath|regfile|data~1414_combout\ & (\datapath|regfile|data~242_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~242_q\,
	datac => \datapath|regfile|ALT_INV_data~210_q\,
	datad => \datapath|regfile|ALT_INV_data~1414_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~178_q\,
	datag => \datapath|regfile|ALT_INV_data~146_q\,
	combout => \datapath|regfile|data~1415_combout\);

-- Location: FF_X24_Y27_N15
\datapath|regfile|data~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~690_q\);

-- Location: FF_X24_Y27_N21
\datapath|regfile|data~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~722_q\);

-- Location: FF_X19_Y25_N19
\datapath|regfile|data~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~754_q\);

-- Location: MLABCELL_X26_Y31_N2
\datapath|regfile|data~626feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~626feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~626feeder_combout\);

-- Location: FF_X26_Y31_N3
\datapath|regfile|data~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~626feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~626_q\);

-- Location: FF_X27_Y28_N11
\datapath|regfile|data~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~562_q\);

-- Location: FF_X27_Y28_N5
\datapath|regfile|data~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~594_q\);

-- Location: FF_X27_Y28_N7
\datapath|regfile|data~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~530_q\);

-- Location: LABCELL_X27_Y28_N6
\datapath|regfile|data~1427\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1427_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~530_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~562_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~594_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~626_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~626_q\,
	datab => \datapath|regfile|ALT_INV_data~562_q\,
	datac => \datapath|regfile|ALT_INV_data~594_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~530_q\,
	combout => \datapath|regfile|data~1427_combout\);

-- Location: FF_X24_Y29_N39
\datapath|regfile|data~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~658_q\);

-- Location: MLABCELL_X24_Y27_N22
\datapath|regfile|data~1431\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1431_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1427_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1427_combout\ & ((\datapath|regfile|data~658_q\))) # 
-- (\datapath|regfile|data~1427_combout\ & (\datapath|regfile|data~690_q\))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1427_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1427_combout\ & 
-- (\datapath|regfile|data~722_q\)) # (\datapath|regfile|data~1427_combout\ & ((\datapath|regfile|data~754_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~690_q\,
	datac => \datapath|regfile|ALT_INV_data~722_q\,
	datad => \datapath|regfile|ALT_INV_data~754_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1427_combout\,
	datag => \datapath|regfile|ALT_INV_data~658_q\,
	combout => \datapath|regfile|data~1431_combout\);

-- Location: FF_X25_Y29_N17
\datapath|regfile|data~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~498_q\);

-- Location: FF_X25_Y29_N21
\datapath|regfile|data~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~466_q\);

-- Location: LABCELL_X27_Y21_N38
\datapath|regfile|data~434feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~434feeder_combout\ = \datapath|regfilemux|f[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~434feeder_combout\);

-- Location: FF_X27_Y21_N39
\datapath|regfile|data~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~434feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~434_q\);

-- Location: MLABCELL_X24_Y27_N36
\datapath|regfile|data~370feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~370feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~370feeder_combout\);

-- Location: FF_X24_Y27_N37
\datapath|regfile|data~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~370feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~370_q\);

-- Location: LABCELL_X22_Y29_N36
\datapath|regfile|data~306feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~306feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~306feeder_combout\);

-- Location: FF_X22_Y29_N37
\datapath|regfile|data~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~306feeder_combout\,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~306_q\);

-- Location: LABCELL_X22_Y29_N38
\datapath|regfile|data~338feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~338feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~338feeder_combout\);

-- Location: FF_X22_Y29_N39
\datapath|regfile|data~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~338feeder_combout\,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~338_q\);

-- Location: FF_X22_Y29_N3
\datapath|regfile|data~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~14_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~274_q\);

-- Location: LABCELL_X22_Y29_N0
\datapath|regfile|data~1419\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1419_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~274_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~306_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~338_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~370_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~370_q\,
	datab => \datapath|regfile|ALT_INV_data~306_q\,
	datac => \datapath|regfile|ALT_INV_data~338_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~274_q\,
	combout => \datapath|regfile|data~1419_combout\);

-- Location: MLABCELL_X26_Y31_N22
\datapath|regfile|data~402feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~402feeder_combout\ = ( \datapath|regfilemux|f[18]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~14_combout\,
	combout => \datapath|regfile|data~402feeder_combout\);

-- Location: FF_X26_Y31_N23
\datapath|regfile|data~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~402feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~402_q\);

-- Location: LABCELL_X25_Y29_N32
\datapath|regfile|data~1423\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1423_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1419_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1419_combout\ & (\datapath|regfile|data~402_q\)) # 
-- (\datapath|regfile|data~1419_combout\ & ((\datapath|regfile|data~434_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1419_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1419_combout\ 
-- & ((\datapath|regfile|data~466_q\))) # (\datapath|regfile|data~1419_combout\ & (\datapath|regfile|data~498_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~498_q\,
	datac => \datapath|regfile|ALT_INV_data~466_q\,
	datad => \datapath|regfile|ALT_INV_data~434_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1419_combout\,
	datag => \datapath|regfile|ALT_INV_data~402_q\,
	combout => \datapath|regfile|data~1423_combout\);

-- Location: MLABCELL_X24_Y27_N4
\datapath|regfile|data~1443\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1443_combout\ = ( \datapath|regfile|data~1431_combout\ & ( \datapath|regfile|data~1423_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1415_combout\)) # (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & 
-- ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1439_combout\)))) ) ) ) # ( !\datapath|regfile|data~1431_combout\ & ( \datapath|regfile|data~1423_combout\ & ( (!\datapath|ir|data\(19) & (((\datapath|regfile|data~1415_combout\)) # 
-- (\datapath|ir|data\(18)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & (\datapath|regfile|data~1439_combout\))) ) ) ) # ( \datapath|regfile|data~1431_combout\ & ( !\datapath|regfile|data~1423_combout\ & ( (!\datapath|ir|data\(19) & 
-- (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1415_combout\)))) # (\datapath|ir|data\(19) & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1439_combout\)))) ) ) ) # ( !\datapath|regfile|data~1431_combout\ & ( 
-- !\datapath|regfile|data~1423_combout\ & ( (!\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & ((\datapath|regfile|data~1415_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18) & (\datapath|regfile|data~1439_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1439_combout\,
	datad => \datapath|regfile|ALT_INV_data~1415_combout\,
	datae => \datapath|regfile|ALT_INV_data~1431_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1423_combout\,
	combout => \datapath|regfile|data~1443_combout\);

-- Location: MLABCELL_X26_Y21_N18
\datapath|alu|ShiftLeft0~79\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~79_combout\ = ( \datapath|regfile|data~1503_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|regfile|data~1443_combout\) # (\datapath|alumux2|f[1]~4_combout\))) ) ) # ( !\datapath|regfile|data~1503_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1443_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|regfile|ALT_INV_data~1443_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1503_combout\,
	combout => \datapath|alu|ShiftLeft0~79_combout\);

-- Location: LABCELL_X25_Y23_N8
\datapath|regfile|data~1203DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1203DUPLICATE_combout\ = ( \datapath|regfile|data~1199_combout\ & ( \datapath|regfile|data~1191_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1175_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1183_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1199_combout\ & ( \datapath|regfile|data~1191_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1175_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1183_combout\))))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1199_combout\ & ( !\datapath|regfile|data~1191_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1175_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1183_combout\))))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1199_combout\ & ( !\datapath|regfile|data~1191_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1175_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1183_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1175_combout\,
	datad => \datapath|regfile|ALT_INV_data~1183_combout\,
	datae => \datapath|regfile|ALT_INV_data~1199_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1191_combout\,
	combout => \datapath|regfile|data~1203DUPLICATE_combout\);

-- Location: LABCELL_X25_Y23_N6
\datapath|alu|ShiftLeft0~80\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~80_combout\ = ( \datapath|regfile|data~1263_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1203DUPLICATE_combout\))) ) ) # ( !\datapath|regfile|data~1263_combout\ 
-- & ( (\datapath|regfile|data~1203DUPLICATE_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alumux2|f[1]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1203DUPLICATE_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1263_combout\,
	combout => \datapath|alu|ShiftLeft0~80_combout\);

-- Location: MLABCELL_X24_Y25_N16
\datapath|alu|ShiftLeft0~81\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~81_combout\ = ( \datapath|alu|ShiftLeft0~76_combout\ & ( \datapath|alu|ShiftLeft0~77_combout\ & ( ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~80_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~79_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|alu|ShiftLeft0~76_combout\ & ( \datapath|alu|ShiftLeft0~77_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~80_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alu|ShiftLeft0~79_combout\))) ) ) ) # ( \datapath|alu|ShiftLeft0~76_combout\ & ( !\datapath|alu|ShiftLeft0~77_combout\ & ( 
-- (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|alu|ShiftLeft0~80_combout\)))) # (\datapath|alu|ShiftLeft0~0_combout\ & (((\datapath|alu|ShiftLeft0~79_combout\)) # (\datapath|alumux2|f[0]~2_combout\))) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~76_combout\ & ( !\datapath|alu|ShiftLeft0~77_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~80_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~79_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~80_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~76_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~77_combout\,
	combout => \datapath|alu|ShiftLeft0~81_combout\);

-- Location: MLABCELL_X29_Y23_N30
\datapath|alu|Selector1~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~8_combout\ = ( \datapath|alu|ShiftLeft0~67_combout\ & ( (!\datapath|alu|ShiftLeft0~2_combout\ & (((\datapath|alu|ShiftLeft0~86_combout\ & \datapath|alu|Selector1~1_combout\)))) # (\datapath|alu|ShiftLeft0~2_combout\ & 
-- ((!\datapath|alumux1|f[0]~0_combout\) # ((!\datapath|alu|Selector1~1_combout\)))) ) ) # ( !\datapath|alu|ShiftLeft0~67_combout\ & ( (!\datapath|alu|ShiftLeft0~2_combout\ & (\datapath|alu|ShiftLeft0~86_combout\ & \datapath|alu|Selector1~1_combout\)) # 
-- (\datapath|alu|ShiftLeft0~2_combout\ & ((!\datapath|alu|Selector1~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001010010101010000101001010101010011100101010101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~2_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~86_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~1_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~67_combout\,
	combout => \datapath|alu|Selector1~8_combout\);

-- Location: MLABCELL_X24_Y22_N36
\datapath|alu|Selector1~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~9_combout\ = ( \datapath|alu|ShiftLeft0~51_combout\ & ( ((\datapath|alu|Selector1~3_combout\ & (\datapath|alu|ShiftLeft0~81_combout\ & \datapath|alu|Selector1~8_combout\))) # (\datapath|alu|Selector1~2_combout\) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~51_combout\ & ( (!\datapath|alu|Selector1~2_combout\ & (\datapath|alu|Selector1~3_combout\ & (\datapath|alu|ShiftLeft0~81_combout\ & \datapath|alu|Selector1~8_combout\))) # (\datapath|alu|Selector1~2_combout\ & 
-- (!\datapath|alu|Selector1~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000110010001000100011001010101010101110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~3_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~81_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~51_combout\,
	combout => \datapath|alu|Selector1~9_combout\);

-- Location: MLABCELL_X29_Y23_N28
\datapath|alu|ShiftLeft0~87\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~87_combout\ = ( \datapath|regfile|data~1083DUPLICATE_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1143_combout\))) ) ) # ( 
-- !\datapath|regfile|data~1083DUPLICATE_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1143_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datad => \datapath|regfile|ALT_INV_data~1143_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~87_combout\);

-- Location: MLABCELL_X29_Y23_N34
\datapath|alu|Selector1~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~4_combout\ = ( \datapath|alu|ShiftRight1~9_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & (\datapath|regfile|data~1083DUPLICATE_combout\)) # (\datapath|alumux2|f[4]~8_combout\ & ((\datapath|regfile|data~1113_combout\))) ) ) # ( 
-- !\datapath|alu|ShiftRight1~9_combout\ & ( \datapath|regfile|data~1113_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datad => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~9_combout\,
	combout => \datapath|alu|Selector1~4_combout\);

-- Location: MLABCELL_X29_Y23_N20
\datapath|alu|Selector1~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~10_combout\ = ( !\datapath|alu|Selector1~3_combout\ & ( (!\datapath|alu|Selector1~2_combout\ & (((\datapath|alu|Selector1~4_combout\ & ((!\datapath|alumux1|f[0]~0_combout\)))))) ) ) # ( \datapath|alu|Selector1~3_combout\ & ( 
-- (!\datapath|alu|Selector1~2_combout\ & ((!\datapath|alu|Selector1~1_combout\ & (\datapath|alu|ShiftLeft0~87_combout\ & (!\datapath|alu|Selector1~8_combout\))) # (\datapath|alu|Selector1~1_combout\ & (((\datapath|alu|Selector1~8_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010000010001000000000000000000000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~1_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~87_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~8_combout\,
	datae => \datapath|alu|ALT_INV_Selector1~3_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datag => \datapath|alu|ALT_INV_Selector1~4_combout\,
	combout => \datapath|alu|Selector1~10_combout\);

-- Location: LABCELL_X27_Y23_N20
\datapath|alu|Add0~121\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~121_sumout\ = SUM(( \datapath|alumux2|f[30]~34_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1083DUPLICATE_combout\))) ) + ( \datapath|alu|Add0~118\ 
-- ))
-- \datapath|alu|Add0~122\ = CARRY(( \datapath|alumux2|f[30]~34_combout\ ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1083DUPLICATE_combout\))) ) + ( \datapath|alu|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux2|ALT_INV_f[30]~34_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	cin => \datapath|alu|Add0~118\,
	sumout => \datapath|alu|Add0~121_sumout\,
	cout => \datapath|alu|Add0~122\);

-- Location: MLABCELL_X26_Y22_N30
\datapath|alu|Add1~125\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~125_sumout\ = SUM(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1083DUPLICATE_combout\))) ) + ( !\datapath|alumux2|f[30]~34_combout\ ) + ( 
-- \datapath|alu|Add1~122\ ))
-- \datapath|alu|Add1~126\ = CARRY(( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1083DUPLICATE_combout\))) ) + ( !\datapath|alumux2|f[30]~34_combout\ ) + ( \datapath|alu|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[30]~34_combout\,
	cin => \datapath|alu|Add1~122\,
	sumout => \datapath|alu|Add1~125_sumout\,
	cout => \datapath|alu|Add1~126\);

-- Location: MLABCELL_X24_Y22_N22
\datapath|alu|Selector1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~5_combout\ = ( \datapath|alu|Add0~121_sumout\ & ( \datapath|alu|Add1~125_sumout\ & ( (!\datapath|alu|Selector1~9_combout\ & (!\datapath|alu|Selector1~10_combout\ & ((!\datapath|alu|Selector1~0_combout\) # 
-- (\datapath|alu|Selector1~3_combout\)))) ) ) ) # ( !\datapath|alu|Add0~121_sumout\ & ( \datapath|alu|Add1~125_sumout\ & ( (!\datapath|alu|Selector1~3_combout\ & ((!\datapath|alu|Selector1~0_combout\ & ((!\datapath|alu|Selector1~10_combout\))) # 
-- (\datapath|alu|Selector1~0_combout\ & (\datapath|alu|Selector1~9_combout\)))) # (\datapath|alu|Selector1~3_combout\ & (((!\datapath|alu|Selector1~9_combout\ & !\datapath|alu|Selector1~10_combout\)))) ) ) ) # ( \datapath|alu|Add0~121_sumout\ & ( 
-- !\datapath|alu|Add1~125_sumout\ & ( (!\datapath|alu|Selector1~9_combout\ & ((!\datapath|alu|Selector1~10_combout\) # ((!\datapath|alu|Selector1~3_combout\ & \datapath|alu|Selector1~0_combout\)))) ) ) ) # ( !\datapath|alu|Add0~121_sumout\ & ( 
-- !\datapath|alu|Add1~125_sumout\ & ( (!\datapath|alu|Selector1~3_combout\ & (((!\datapath|alu|Selector1~10_combout\)) # (\datapath|alu|Selector1~0_combout\))) # (\datapath|alu|Selector1~3_combout\ & (((!\datapath|alu|Selector1~9_combout\ & 
-- !\datapath|alu|Selector1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000100010111100000010000011011010000000101101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~3_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector1~9_combout\,
	datad => \datapath|alu|ALT_INV_Selector1~10_combout\,
	datae => \datapath|alu|ALT_INV_Add0~121_sumout\,
	dataf => \datapath|alu|ALT_INV_Add1~125_sumout\,
	combout => \datapath|alu|Selector1~5_combout\);

-- Location: LABCELL_X22_Y22_N26
\datapath|regfilemux|f[30]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[30]~2_combout\ = ( \datapath|alu|Selector1~5_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (((\datapath|mdr|data\(30))))) # (\datapath|regfilemux|f[0]~0_combout\ & (\datapath|alu|Selector1~6_combout\ & 
-- (!\control|aluop[2]~0_combout\))) ) ) # ( !\datapath|alu|Selector1~5_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (((\datapath|mdr|data\(30))))) # (\datapath|regfilemux|f[0]~0_combout\ & (((\control|aluop[2]~0_combout\)) # 
-- (\datapath|alu|Selector1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011100000100111101000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~6_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \datapath|mdr|ALT_INV_data\(30),
	dataf => \datapath|alu|ALT_INV_Selector1~5_combout\,
	combout => \datapath|regfilemux|f[30]~2_combout\);

-- Location: LABCELL_X19_Y24_N16
\datapath|regfile|data~190feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~190feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~190feeder_combout\);

-- Location: FF_X19_Y24_N17
\datapath|regfile|data~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~190feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~190_q\);

-- Location: FF_X21_Y23_N17
\datapath|regfile|data~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~254_q\);

-- Location: FF_X22_Y24_N29
\datapath|regfile|data~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~222_q\);

-- Location: MLABCELL_X21_Y21_N12
\datapath|regfile|data~94feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~94feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~94feeder_combout\);

-- Location: FF_X21_Y21_N13
\datapath|regfile|data~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~94feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~94_q\);

-- Location: MLABCELL_X21_Y21_N18
\datapath|regfile|data~62feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~62feeder_combout\ = ( \datapath|regfilemux|f[30]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~2_combout\,
	combout => \datapath|regfile|data~62feeder_combout\);

-- Location: FF_X21_Y21_N19
\datapath|regfile|data~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~62feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~62_q\);

-- Location: FF_X22_Y24_N25
\datapath|regfile|data~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~126_q\);

-- Location: LABCELL_X22_Y24_N24
\datapath|regfile|data~1054\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1054_combout\ = ( \datapath|regfile|data~126_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|regfile|data~126_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( 
-- \datapath|regfile|data~126_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & (((\datapath|regfile|data~62_q\ & \datapath|ir|data\(15))))) # (\datapath|ir|data\(16) & (((\datapath|ir|data\(15))) # (\datapath|regfile|data~94_q\))) ) ) ) # ( 
-- !\datapath|regfile|data~126_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(16) & (((\datapath|regfile|data~62_q\ & \datapath|ir|data\(15))))) # (\datapath|ir|data\(16) & (\datapath|regfile|data~94_q\ & ((!\datapath|ir|data\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~94_q\,
	datab => \datapath|regfile|ALT_INV_data~62_q\,
	datac => \datapath|ir|ALT_INV_data\(16),
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|regfile|ALT_INV_data~126_q\,
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1054_combout\);

-- Location: FF_X22_Y24_N7
\datapath|regfile|data~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~2_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~158_q\);

-- Location: LABCELL_X22_Y24_N30
\datapath|regfile|data~1055\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1055_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1054_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1054_combout\ & ((\datapath|regfile|data~158_q\))) # 
-- (\datapath|regfile|data~1054_combout\ & (\datapath|regfile|data~190_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1054_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1054_combout\ & 
-- ((\datapath|regfile|data~222_q\))) # (\datapath|regfile|data~1054_combout\ & (\datapath|regfile|data~254_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~190_q\,
	datab => \datapath|regfile|ALT_INV_data~254_q\,
	datac => \datapath|regfile|ALT_INV_data~222_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1054_combout\,
	datag => \datapath|regfile|ALT_INV_data~158_q\,
	combout => \datapath|regfile|data~1055_combout\);

-- Location: LABCELL_X22_Y26_N18
\datapath|regfile|data~1083DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1083DUPLICATE_combout\ = ( \datapath|regfile|data~1071_combout\ & ( \datapath|regfile|data~1079_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1055_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1063_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1071_combout\ & ( \datapath|regfile|data~1079_combout\ & ( (!\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & 
-- (\datapath|regfile|data~1055_combout\))) # (\datapath|ir|data\(18) & (((\datapath|regfile|data~1063_combout\)) # (\datapath|ir|data\(19)))) ) ) ) # ( \datapath|regfile|data~1071_combout\ & ( !\datapath|regfile|data~1079_combout\ & ( 
-- (!\datapath|ir|data\(18) & (((\datapath|regfile|data~1055_combout\)) # (\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (!\datapath|ir|data\(19) & ((\datapath|regfile|data~1063_combout\)))) ) ) ) # ( !\datapath|regfile|data~1071_combout\ & ( 
-- !\datapath|regfile|data~1079_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1055_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1063_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(18),
	datab => \datapath|ir|ALT_INV_data\(19),
	datac => \datapath|regfile|ALT_INV_data~1055_combout\,
	datad => \datapath|regfile|ALT_INV_data~1063_combout\,
	datae => \datapath|regfile|ALT_INV_data~1071_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1079_combout\,
	combout => \datapath|regfile|data~1083DUPLICATE_combout\);

-- Location: MLABCELL_X26_Y22_N32
\datapath|alu|Add1~129\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add1~129_sumout\ = SUM(( !\datapath|ir|data\(31) ) + ( (!\control|state.s_auipc~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_br~q\ & \datapath|regfile|data~1113_combout\))) ) + ( \datapath|alu|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(31),
	dataf => \datapath|regfile|ALT_INV_data~1113_combout\,
	cin => \datapath|alu|Add1~126\,
	sumout => \datapath|alu|Add1~129_sumout\);

-- Location: LABCELL_X27_Y22_N12
\datapath|alu|ShiftRight1~55\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~55_combout\ = ( \datapath|alu|ShiftRight1~9_combout\ & ( (\datapath|alumux1|f[31]~8_combout\ & !\datapath|alumux2|f[4]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~9_combout\,
	combout => \datapath|alu|ShiftRight1~55_combout\);

-- Location: LABCELL_X27_Y22_N34
\datapath|alu|Selector0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector0~4_combout\ = ( \datapath|alu|ShiftRight1~55_combout\ & ( \control|aluop[2]~0_combout\ & ( !\datapath|alu|Selector1~0_combout\ ) ) ) # ( !\datapath|alu|ShiftRight1~55_combout\ & ( \control|aluop[2]~0_combout\ & ( 
-- !\datapath|alu|Selector1~0_combout\ ) ) ) # ( \datapath|alu|ShiftRight1~55_combout\ & ( !\control|aluop[2]~0_combout\ & ( (!\datapath|alu|Selector1~0_combout\ & ((!\datapath|ir|data\(31) & ((\datapath|alumux1|f[31]~8_combout\))) # (\datapath|ir|data\(31) 
-- & ((!\datapath|alumux1|f[31]~8_combout\) # (\control|aluop[1]~1_combout\))))) # (\datapath|alu|Selector1~0_combout\ & ((!\control|aluop[1]~1_combout\) # ((\datapath|ir|data\(31) & \datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|ShiftRight1~55_combout\ & ( !\control|aluop[2]~0_combout\ & ( (!\datapath|ir|data\(31) & (((!\datapath|alu|Selector1~0_combout\ & \datapath|alumux1|f[31]~8_combout\)))) # (\datapath|ir|data\(31) & ((!\datapath|alumux1|f[31]~8_combout\ & 
-- ((!\datapath|alu|Selector1~0_combout\))) # (\datapath|alumux1|f[31]~8_combout\ & (\control|aluop[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011010001001110101101101111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[1]~1_combout\,
	datab => \datapath|ir|ALT_INV_data\(31),
	datac => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~55_combout\,
	dataf => \control|ALT_INV_aluop[2]~0_combout\,
	combout => \datapath|alu|Selector0~4_combout\);

-- Location: LABCELL_X27_Y23_N22
\datapath|alu|Add0~125\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~125_sumout\ = SUM(( \datapath|ir|data\(31) ) + ( (!\control|state.s_br~q\ & (!\datapath|regfile|WideOr1~combout\ & (!\control|state.s_auipc~q\ & \datapath|regfile|data~1113_combout\))) ) + ( \datapath|alu|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_br~q\,
	datab => \datapath|regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|ir|ALT_INV_data\(31),
	dataf => \datapath|regfile|ALT_INV_data~1113_combout\,
	cin => \datapath|alu|Add0~122\,
	sumout => \datapath|alu|Add0~125_sumout\);

-- Location: MLABCELL_X26_Y21_N24
\datapath|alu|ShiftLeft0~82\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~82_combout\ = ( \datapath|regfile|data~1473_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1533_combout\))) ) ) # ( !\datapath|regfile|data~1473_combout\ & ( 
-- (\datapath|alumux2|f[1]~4_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|regfile|data~1533_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000101000001111000000000000010100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|regfile|ALT_INV_data~1533_combout\,
	datae => \datapath|regfile|ALT_INV_data~1473_combout\,
	combout => \datapath|alu|ShiftLeft0~82_combout\);

-- Location: MLABCELL_X26_Y21_N12
\datapath|alu|ShiftLeft0~84\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~84_combout\ = ( \datapath|alu|ShiftLeft0~79_combout\ & ( \datapath|alu|ShiftLeft0~82_combout\ & ( ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|alu|ShiftLeft0~83_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|alu|ShiftLeft0~80_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\) ) ) ) # ( !\datapath|alu|ShiftLeft0~79_combout\ & ( \datapath|alu|ShiftLeft0~82_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|alu|ShiftLeft0~83_combout\)) # 
-- (\datapath|alu|ShiftLeft0~0_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|ShiftLeft0~80_combout\))) ) ) ) # ( \datapath|alu|ShiftLeft0~79_combout\ & ( !\datapath|alu|ShiftLeft0~82_combout\ & ( 
-- (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|ShiftLeft0~83_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|alu|ShiftLeft0~80_combout\)) # (\datapath|alu|ShiftLeft0~0_combout\))) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~79_combout\ & ( !\datapath|alu|ShiftLeft0~82_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[0]~2_combout\ & ((\datapath|alu|ShiftLeft0~83_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|alu|ShiftLeft0~80_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~80_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~83_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~79_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~82_combout\,
	combout => \datapath|alu|ShiftLeft0~84_combout\);

-- Location: LABCELL_X30_Y23_N38
\datapath|alu|ShiftLeft0~88\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~88_combout\ = ( \datapath|regfile|data~1113_combout\ & ( \datapath|regfile|data~1143DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1173_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1083DUPLICATE_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # ( !\datapath|regfile|data~1113_combout\ & ( \datapath|regfile|data~1143DUPLICATE_combout\ & ( 
-- (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1173_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1083DUPLICATE_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) ) ) ) # 
-- ( \datapath|regfile|data~1113_combout\ & ( !\datapath|regfile|data~1143DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1173_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1083DUPLICATE_combout\))) ) ) ) # ( !\datapath|regfile|data~1113_combout\ & ( !\datapath|regfile|data~1143DUPLICATE_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1173_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1083DUPLICATE_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1083DUPLICATE_combout\,
	datad => \datapath|regfile|ALT_INV_data~1173_combout\,
	datae => \datapath|regfile|ALT_INV_data~1113_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1143DUPLICATE_combout\,
	combout => \datapath|alu|ShiftLeft0~88_combout\);

-- Location: LABCELL_X30_Y23_N28
\datapath|alu|ShiftLeft0~89\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~89_combout\ = ( \datapath|alu|ShiftLeft0~0_combout\ & ( \datapath|alu|ShiftLeft0~69_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & !\datapath|alumux2|f[2]~6_combout\) ) ) ) # ( !\datapath|alu|ShiftLeft0~0_combout\ & ( 
-- \datapath|alu|ShiftLeft0~69_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~88_combout\ & !\datapath|alumux2|f[2]~6_combout\)) ) ) ) # ( !\datapath|alu|ShiftLeft0~0_combout\ & ( !\datapath|alu|ShiftLeft0~69_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~88_combout\ & !\datapath|alumux2|f[2]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000000000001010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~88_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~69_combout\,
	combout => \datapath|alu|ShiftLeft0~89_combout\);

-- Location: LABCELL_X27_Y22_N0
\datapath|alu|ShiftLeft0~90\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~90_combout\ = ( \datapath|alu|ShiftLeft0~99_combout\ & ( (((\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftLeft0~84_combout\)) # (\datapath|alu|ShiftLeft0~89_combout\)) # (\datapath|alumux2|f[4]~8_combout\) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~99_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & (((\datapath|alumux2|f[2]~6_combout\ & \datapath|alu|ShiftLeft0~84_combout\)) # (\datapath|alu|ShiftLeft0~89_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~84_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~89_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~99_combout\,
	combout => \datapath|alu|ShiftLeft0~90_combout\);

-- Location: LABCELL_X27_Y22_N28
\datapath|alu|Selector0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector0~0_combout\ = ( !\control|aluop[1]~1_combout\ & ( (!\control|aluop[2]~0_combout\ & ((((\datapath|alu|Selector0~4_combout\))))) # (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector0~4_combout\ & 
-- (\datapath|alu|ShiftLeft0~90_combout\)) # (\datapath|alu|Selector0~4_combout\ & ((\datapath|alu|Add0~125_sumout\)))))) ) ) # ( \control|aluop[1]~1_combout\ & ( (!\control|aluop[2]~0_combout\ & ((((\datapath|alu|Selector0~4_combout\))))) # 
-- (\control|aluop[2]~0_combout\ & ((!\datapath|alu|Selector0~4_combout\ & (((\datapath|alu|Add1~129_sumout\)))) # (\datapath|alu|Selector0~4_combout\ & (\datapath|alumux1|f[31]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datac => \datapath|alu|ALT_INV_Add1~129_sumout\,
	datad => \datapath|alu|ALT_INV_Selector0~4_combout\,
	datae => \control|ALT_INV_aluop[1]~1_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~125_sumout\,
	datag => \datapath|alu|ALT_INV_ShiftLeft0~90_combout\,
	combout => \datapath|alu|Selector0~0_combout\);

-- Location: LABCELL_X27_Y22_N18
\datapath|regfilemux|f[31]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[31]~3_combout\ = ( \datapath|alu|Selector0~0_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(31)) ) ) # ( !\datapath|alu|Selector0~0_combout\ & ( (\datapath|mdr|data\(31) & 
-- !\datapath|regfilemux|f[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(31),
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector0~0_combout\,
	combout => \datapath|regfilemux|f[31]~3_combout\);

-- Location: FF_X26_Y26_N15
\datapath|regfile|data~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~511_q\);

-- Location: FF_X26_Y26_N1
\datapath|regfile|data~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~479_q\);

-- Location: MLABCELL_X21_Y21_N6
\datapath|regfile|data~447feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~447feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~447feeder_combout\);

-- Location: FF_X21_Y21_N7
\datapath|regfile|data~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~447feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~447_q\);

-- Location: FF_X19_Y26_N25
\datapath|regfile|data~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~351_q\);

-- Location: FF_X26_Y23_N7
\datapath|regfile|data~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~383_q\);

-- Location: FF_X19_Y26_N3
\datapath|regfile|data~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~319_q\);

-- Location: LABCELL_X19_Y26_N36
\datapath|regfile|data~287feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~287feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~287feeder_combout\);

-- Location: FF_X19_Y26_N37
\datapath|regfile|data~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~287feeder_combout\,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~287_q\);

-- Location: LABCELL_X19_Y26_N26
\datapath|regfile|data~1089\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1089_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~287_q\)) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~319_q\)))))) # (\datapath|ir|data\(17) & 
-- (\datapath|ir|data\(15))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & (\datapath|regfile|data~351_q\)) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~383_q\)))))) # (\datapath|ir|data\(17) & 
-- (\datapath|ir|data\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~351_q\,
	datad => \datapath|regfile|ALT_INV_data~383_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~319_q\,
	datag => \datapath|regfile|ALT_INV_data~287_q\,
	combout => \datapath|regfile|data~1089_combout\);

-- Location: FF_X26_Y26_N3
\datapath|regfile|data~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~415_q\);

-- Location: MLABCELL_X26_Y26_N2
\datapath|regfile|data~1093\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1093_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1089_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1089_combout\ & (\datapath|regfile|data~415_q\)) # 
-- (\datapath|regfile|data~1089_combout\ & ((\datapath|regfile|data~447_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1089_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1089_combout\ 
-- & ((\datapath|regfile|data~479_q\))) # (\datapath|regfile|data~1089_combout\ & (\datapath|regfile|data~511_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~511_q\,
	datac => \datapath|regfile|ALT_INV_data~479_q\,
	datad => \datapath|regfile|ALT_INV_data~447_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1089_combout\,
	datag => \datapath|regfile|ALT_INV_data~415_q\,
	combout => \datapath|regfile|data~1093_combout\);

-- Location: FF_X26_Y21_N15
\datapath|regfile|data~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~191_q\);

-- Location: LABCELL_X19_Y24_N28
\datapath|regfile|data~255feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~255feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~255feeder_combout\);

-- Location: FF_X19_Y24_N29
\datapath|regfile|data~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~255feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~255_q\);

-- Location: FF_X22_Y24_N9
\datapath|regfile|data~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~223_q\);

-- Location: MLABCELL_X21_Y21_N32
\datapath|regfile|data~95feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~95feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~95feeder_combout\);

-- Location: FF_X21_Y21_N33
\datapath|regfile|data~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~95feeder_combout\,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~95_q\);

-- Location: MLABCELL_X21_Y21_N38
\datapath|regfile|data~63feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~63feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~63feeder_combout\);

-- Location: FF_X21_Y21_N39
\datapath|regfile|data~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~63feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~63_q\);

-- Location: FF_X22_Y24_N13
\datapath|regfile|data~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~127_q\);

-- Location: LABCELL_X22_Y24_N12
\datapath|regfile|data~1084\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1084_combout\ = ( \datapath|regfile|data~127_q\ & ( \datapath|ir|data\(16) & ( ((\datapath|regfile|data~95_q\ & !\datapath|ir|data\(17))) # (\datapath|ir|data\(15)) ) ) ) # ( !\datapath|regfile|data~127_q\ & ( \datapath|ir|data\(16) 
-- & ( (!\datapath|ir|data\(17) & (\datapath|regfile|data~95_q\ & !\datapath|ir|data\(15))) # (\datapath|ir|data\(17) & ((\datapath|ir|data\(15)))) ) ) ) # ( \datapath|regfile|data~127_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & 
-- ((\datapath|ir|data\(17)) # (\datapath|regfile|data~63_q\))) ) ) ) # ( !\datapath|regfile|data~127_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~63_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111101010000000011110101000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~95_q\,
	datab => \datapath|regfile|ALT_INV_data~63_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|regfile|ALT_INV_data~127_q\,
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1084_combout\);

-- Location: FF_X22_Y24_N15
\datapath|regfile|data~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~159_q\);

-- Location: LABCELL_X22_Y24_N10
\datapath|regfile|data~1085\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1085_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1084_combout\ & (((\datapath|regfile|data~159_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1084_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~191_q\)))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1084_combout\ & (((\datapath|regfile|data~223_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1084_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~255_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~191_q\,
	datab => \datapath|regfile|ALT_INV_data~255_q\,
	datac => \datapath|regfile|ALT_INV_data~223_q\,
	datad => \datapath|regfile|ALT_INV_data~1084_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~159_q\,
	combout => \datapath|regfile|data~1085_combout\);

-- Location: FF_X27_Y22_N9
\datapath|regfile|data~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~959_q\);

-- Location: LABCELL_X19_Y22_N20
\datapath|regfile|data~1023feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1023feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~1023feeder_combout\);

-- Location: FF_X19_Y22_N21
\datapath|regfile|data~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1023feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1023_q\);

-- Location: FF_X27_Y22_N21
\datapath|regfile|data~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~991_q\);

-- Location: LABCELL_X19_Y22_N18
\datapath|regfile|data~831feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~831feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~831feeder_combout\);

-- Location: FF_X19_Y22_N19
\datapath|regfile|data~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~831feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~831_q\);

-- Location: MLABCELL_X24_Y21_N34
\datapath|regfile|data~895feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~895feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~895feeder_combout\);

-- Location: FF_X24_Y21_N35
\datapath|regfile|data~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~895feeder_combout\,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~895_q\);

-- Location: FF_X22_Y21_N17
\datapath|regfile|data~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~863_q\);

-- Location: MLABCELL_X32_Y22_N4
\datapath|regfile|data~799feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~799feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~799feeder_combout\);

-- Location: FF_X32_Y22_N5
\datapath|regfile|data~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~799feeder_combout\,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~799_q\);

-- Location: LABCELL_X22_Y21_N18
\datapath|regfile|data~1105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1105_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~799_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~831_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~863_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~895_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~831_q\,
	datab => \datapath|regfile|ALT_INV_data~895_q\,
	datac => \datapath|regfile|ALT_INV_data~863_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~799_q\,
	combout => \datapath|regfile|data~1105_combout\);

-- Location: LABCELL_X22_Y21_N4
\datapath|regfile|data~927feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~927feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~927feeder_combout\);

-- Location: FF_X22_Y21_N5
\datapath|regfile|data~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~927feeder_combout\,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~927_q\);

-- Location: LABCELL_X22_Y21_N12
\datapath|regfile|data~1109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1109_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1105_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1105_combout\ & ((\datapath|regfile|data~927_q\))) # 
-- (\datapath|regfile|data~1105_combout\ & (\datapath|regfile|data~959_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1105_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1105_combout\ & 
-- ((\datapath|regfile|data~991_q\))) # (\datapath|regfile|data~1105_combout\ & (\datapath|regfile|data~1023_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~959_q\,
	datab => \datapath|regfile|ALT_INV_data~1023_q\,
	datac => \datapath|regfile|ALT_INV_data~991_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1105_combout\,
	datag => \datapath|regfile|ALT_INV_data~927_q\,
	combout => \datapath|regfile|data~1109_combout\);

-- Location: LABCELL_X25_Y24_N22
\datapath|regfile|data~703feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~703feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~703feeder_combout\);

-- Location: FF_X25_Y24_N23
\datapath|regfile|data~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~703feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~703_q\);

-- Location: MLABCELL_X26_Y24_N36
\datapath|regfile|data~767feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~767feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~767feeder_combout\);

-- Location: FF_X26_Y24_N37
\datapath|regfile|data~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~767feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~767_q\);

-- Location: FF_X24_Y27_N25
\datapath|regfile|data~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~735_q\);

-- Location: LABCELL_X19_Y27_N20
\datapath|regfile|data~639feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~639feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~639feeder_combout\);

-- Location: FF_X19_Y27_N21
\datapath|regfile|data~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~639feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~639_q\);

-- Location: LABCELL_X19_Y25_N12
\datapath|regfile|data~575feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~575feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~575feeder_combout\);

-- Location: FF_X19_Y25_N13
\datapath|regfile|data~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~575feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~575_q\);

-- Location: FF_X19_Y27_N1
\datapath|regfile|data~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~607_q\);

-- Location: LABCELL_X19_Y27_N16
\datapath|regfile|data~543feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~543feeder_combout\ = ( \datapath|regfilemux|f[31]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~3_combout\,
	combout => \datapath|regfile|data~543feeder_combout\);

-- Location: FF_X19_Y27_N17
\datapath|regfile|data~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~543feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~543_q\);

-- Location: LABCELL_X19_Y27_N2
\datapath|regfile|data~1097\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1097_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~543_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~575_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~607_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~639_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~639_q\,
	datab => \datapath|regfile|ALT_INV_data~575_q\,
	datac => \datapath|regfile|ALT_INV_data~607_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~543_q\,
	combout => \datapath|regfile|data~1097_combout\);

-- Location: FF_X26_Y21_N33
\datapath|regfile|data~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~3_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~671_q\);

-- Location: MLABCELL_X24_Y27_N26
\datapath|regfile|data~1101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1101_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1097_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1097_combout\ & ((\datapath|regfile|data~671_q\))) # 
-- (\datapath|regfile|data~1097_combout\ & (\datapath|regfile|data~703_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1097_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1097_combout\ & 
-- ((\datapath|regfile|data~735_q\))) # (\datapath|regfile|data~1097_combout\ & (\datapath|regfile|data~767_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~703_q\,
	datab => \datapath|regfile|ALT_INV_data~767_q\,
	datac => \datapath|regfile|ALT_INV_data~735_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1097_combout\,
	datag => \datapath|regfile|ALT_INV_data~671_q\,
	combout => \datapath|regfile|data~1101_combout\);

-- Location: MLABCELL_X26_Y26_N8
\datapath|regfile|data~1113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1113_combout\ = ( \datapath|regfile|data~1109_combout\ & ( \datapath|regfile|data~1101_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1085_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1093_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1109_combout\ & ( \datapath|regfile|data~1101_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1085_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1093_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1109_combout\ & ( !\datapath|regfile|data~1101_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1085_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1093_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1109_combout\ & ( !\datapath|regfile|data~1101_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1085_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1093_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1093_combout\,
	datad => \datapath|regfile|ALT_INV_data~1085_combout\,
	datae => \datapath|regfile|ALT_INV_data~1109_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1101_combout\,
	combout => \datapath|regfile|data~1113_combout\);

-- Location: MLABCELL_X24_Y22_N2
\datapath|alu|ShiftRight1~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~49_combout\ = ( \datapath|alu|ShiftRight1~34_combout\ & ( (\datapath|alu|ShiftRight1~45_combout\ & ((!\datapath|alumux2|f[2]~6_combout\) # ((\datapath|alu|ShiftLeft0~3_combout\ & \datapath|regfile|data~1113_combout\)))) ) ) # ( 
-- !\datapath|alu|ShiftRight1~34_combout\ & ( (\datapath|alu|ShiftLeft0~3_combout\ & (\datapath|alumux2|f[2]~6_combout\ & (\datapath|regfile|data~1113_combout\ & \datapath|alu|ShiftRight1~45_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000110011010000000011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|regfile|ALT_INV_data~1113_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~45_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~34_combout\,
	combout => \datapath|alu|ShiftRight1~49_combout\);

-- Location: MLABCELL_X24_Y22_N26
\datapath|alu|Selector4~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~5_combout\ = ( \datapath|alumux2|f[27]~31_combout\ & ( \datapath|alu|ShiftRight1~49_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (((!\datapath|alumux1|f[27]~31_combout\)))) # (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\) # ((!\datapath|alu|Selector28~2_combout\ & \datapath|alumux1|f[27]~31_combout\)))) ) ) ) # ( !\datapath|alumux2|f[27]~31_combout\ & ( \datapath|alu|ShiftRight1~49_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & 
-- (((\datapath|alumux1|f[27]~31_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux1|f[27]~31_combout\)))) ) ) ) # ( \datapath|alumux2|f[27]~31_combout\ & 
-- ( !\datapath|alu|ShiftRight1~49_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (((!\datapath|alumux1|f[27]~31_combout\)))) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~2_combout\ & (\datapath|alu|Selector28~1_combout\ & 
-- \datapath|alumux1|f[27]~31_combout\)) # (\datapath|alu|Selector28~2_combout\ & (!\datapath|alu|Selector28~1_combout\)))) ) ) ) # ( !\datapath|alumux2|f[27]~31_combout\ & ( !\datapath|alu|ShiftRight1~49_combout\ & ( (\datapath|alumux1|f[27]~31_combout\ & 
-- ((!\datapath|alu|Selector16~0_combout\) # ((\datapath|alu|Selector28~2_combout\ & !\datapath|alu|Selector28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011100110111000001001000100000111111001111110000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[27]~31_combout\,
	datae => \datapath|alumux2|ALT_INV_f[27]~31_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~49_combout\,
	combout => \datapath|alu|Selector4~5_combout\);

-- Location: LABCELL_X27_Y23_N38
\datapath|alu|Selector4~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~3_combout\ = ( \datapath|alu|ShiftLeft0~41_combout\ & ( \datapath|alu|Add0~109_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~84_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~41_combout\ & ( \datapath|alu|Add0~109_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (!\datapath|alu|Selector4~0_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~84_combout\)) # (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\))))) ) ) ) # ( \datapath|alu|ShiftLeft0~41_combout\ & ( 
-- !\datapath|alu|Add0~109_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\)) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~84_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\))))) ) ) ) # ( !\datapath|alu|ShiftLeft0~41_combout\ & ( !\datapath|alu|Add0~109_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~84_combout\)) # (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~70_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~84_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~70_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~41_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~109_sumout\,
	combout => \datapath|alu|Selector4~3_combout\);

-- Location: MLABCELL_X24_Y22_N28
\datapath|alu|Selector4~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~4_combout\ = ( \datapath|alu|Add1~113_sumout\ & ( \datapath|alu|Selector4~3_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~22_combout\)) # 
-- (\datapath|alu|Selector4~1_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Add1~113_sumout\ & ( \datapath|alu|Selector4~3_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\)) # 
-- (\datapath|alu|ShiftRight0~22_combout\))) # (\datapath|alu|Selector4~1_combout\ & (((\datapath|alu|Selector4~2_combout\ & \datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( \datapath|alu|Add1~113_sumout\ & ( !\datapath|alu|Selector4~3_combout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~22_combout\ & (\datapath|alu|Selector4~2_combout\))) # (\datapath|alu|Selector4~1_combout\ & (((!\datapath|alu|Selector4~2_combout\) # (\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Add1~113_sumout\ & ( !\datapath|alu|Selector4~3_combout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~22_combout\)) # (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alumux1|f[31]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alu|ALT_INV_ShiftRight0~22_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datae => \datapath|alu|ALT_INV_Add1~113_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector4~3_combout\,
	combout => \datapath|alu|Selector4~4_combout\);

-- Location: MLABCELL_X24_Y22_N34
\datapath|regfilemux|f[27]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[27]~7_combout\ = ( \datapath|alu|Selector4~4_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(27))) # (\datapath|regfilemux|f[0]~0_combout\ & (((\datapath|alu|Selector4~5_combout\) # 
-- (\control|aluop[2]~0_combout\)))) ) ) # ( !\datapath|alu|Selector4~4_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(27))) # (\datapath|regfilemux|f[0]~0_combout\ & (((!\control|aluop[2]~0_combout\ & 
-- \datapath|alu|Selector4~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110100010001000111010001000111011101110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(27),
	datab => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~5_combout\,
	dataf => \datapath|alu|ALT_INV_Selector4~4_combout\,
	combout => \datapath|regfilemux|f[27]~7_combout\);

-- Location: MLABCELL_X24_Y25_N6
\datapath|regfile|data~443feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~443feeder_combout\ = ( \datapath|regfilemux|f[27]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~7_combout\,
	combout => \datapath|regfile|data~443feeder_combout\);

-- Location: FF_X24_Y25_N7
\datapath|regfile|data~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~443feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~443_q\);

-- Location: FF_X24_Y23_N11
\datapath|regfile|data~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~507_q\);

-- Location: FF_X24_Y23_N21
\datapath|regfile|data~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~475_q\);

-- Location: FF_X19_Y23_N23
\datapath|regfile|data~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~379_q\);

-- Location: FF_X21_Y24_N7
\datapath|regfile|data~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~315_q\);

-- Location: FF_X24_Y23_N17
\datapath|regfile|data~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~347_q\);

-- Location: FF_X25_Y24_N11
\datapath|regfile|data~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~283_q\);

-- Location: MLABCELL_X24_Y23_N18
\datapath|regfile|data~1209\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1209_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~283_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~315_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~347_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~379_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~379_q\,
	datab => \datapath|regfile|ALT_INV_data~315_q\,
	datac => \datapath|regfile|ALT_INV_data~347_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~283_q\,
	combout => \datapath|regfile|data~1209_combout\);

-- Location: MLABCELL_X18_Y22_N8
\datapath|regfile|data~411feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~411feeder_combout\ = ( \datapath|regfilemux|f[27]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~7_combout\,
	combout => \datapath|regfile|data~411feeder_combout\);

-- Location: FF_X18_Y22_N9
\datapath|regfile|data~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~411feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~411_q\);

-- Location: MLABCELL_X24_Y23_N22
\datapath|regfile|data~1213\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1213_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1209_combout\ & (((\datapath|regfile|data~411_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1209_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~443_q\)))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|regfile|data~1209_combout\ & (((\datapath|regfile|data~475_q\ & \datapath|ir|data\(17))))) # (\datapath|regfile|data~1209_combout\ & (((!\datapath|ir|data\(17))) # 
-- (\datapath|regfile|data~507_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~443_q\,
	datab => \datapath|regfile|ALT_INV_data~507_q\,
	datac => \datapath|regfile|ALT_INV_data~475_q\,
	datad => \datapath|regfile|ALT_INV_data~1209_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~411_q\,
	combout => \datapath|regfile|data~1213_combout\);

-- Location: FF_X24_Y22_N9
\datapath|regfile|data~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~251_q\);

-- Location: FF_X24_Y22_N21
\datapath|regfile|data~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~187_q\);

-- Location: FF_X22_Y24_N1
\datapath|regfile|data~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~219_q\);

-- Location: FF_X21_Y21_N35
\datapath|regfile|data~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~91_q\);

-- Location: FF_X21_Y24_N17
\datapath|regfile|data~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~59_q\);

-- Location: FF_X22_Y24_N39
\datapath|regfile|data~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~123_q\);

-- Location: LABCELL_X22_Y24_N38
\datapath|regfile|data~1204\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1204_combout\ = ( \datapath|regfile|data~123_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( !\datapath|regfile|data~123_q\ & ( \datapath|ir|data\(17) & ( \datapath|ir|data\(15) ) ) ) # ( 
-- \datapath|regfile|data~123_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~91_q\ & ((\datapath|ir|data\(16))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(16)) # (\datapath|regfile|data~59_q\)))) ) ) ) # ( 
-- !\datapath|regfile|data~123_q\ & ( !\datapath|ir|data\(17) & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~91_q\ & ((\datapath|ir|data\(16))))) # (\datapath|ir|data\(15) & (((\datapath|regfile|data~59_q\ & !\datapath|ir|data\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~91_q\,
	datab => \datapath|regfile|ALT_INV_data~59_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|regfile|ALT_INV_data~123_q\,
	dataf => \datapath|ir|ALT_INV_data\(17),
	combout => \datapath|regfile|data~1204_combout\);

-- Location: FF_X22_Y24_N37
\datapath|regfile|data~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~155_q\);

-- Location: LABCELL_X22_Y24_N2
\datapath|regfile|data~1205\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1205_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1204_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1204_combout\ & ((\datapath|regfile|data~155_q\))) # 
-- (\datapath|regfile|data~1204_combout\ & (\datapath|regfile|data~187_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1204_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1204_combout\ & 
-- ((\datapath|regfile|data~219_q\))) # (\datapath|regfile|data~1204_combout\ & (\datapath|regfile|data~251_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~251_q\,
	datab => \datapath|regfile|ALT_INV_data~187_q\,
	datac => \datapath|regfile|ALT_INV_data~219_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1204_combout\,
	datag => \datapath|regfile|ALT_INV_data~155_q\,
	combout => \datapath|regfile|data~1205_combout\);

-- Location: FF_X25_Y24_N15
\datapath|regfile|data~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~699_q\);

-- Location: FF_X25_Y24_N33
\datapath|regfile|data~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~731_q\);

-- Location: FF_X30_Y26_N7
\datapath|regfile|data~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~571_q\);

-- Location: FF_X30_Y26_N1
\datapath|regfile|data~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~603_q\);

-- Location: FF_X29_Y22_N31
\datapath|regfile|data~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~635_q\);

-- Location: LABCELL_X30_Y26_N34
\datapath|regfile|data~539feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~539feeder_combout\ = ( \datapath|regfilemux|f[27]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~7_combout\,
	combout => \datapath|regfile|data~539feeder_combout\);

-- Location: FF_X30_Y26_N35
\datapath|regfile|data~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~539feeder_combout\,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~539_q\);

-- Location: LABCELL_X30_Y26_N2
\datapath|regfile|data~1217\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1217_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~539_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~571_q\))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~603_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~635_q\) # (\datapath|ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~571_q\,
	datac => \datapath|regfile|ALT_INV_data~603_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~635_q\,
	datag => \datapath|regfile|ALT_INV_data~539_q\,
	combout => \datapath|regfile|data~1217_combout\);

-- Location: FF_X19_Y25_N31
\datapath|regfile|data~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~763_q\);

-- Location: FF_X19_Y25_N7
\datapath|regfile|data~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~667_q\);

-- Location: LABCELL_X25_Y24_N34
\datapath|regfile|data~1221\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1221_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1217_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1217_combout\ & (((\datapath|regfile|data~667_q\)))) # 
-- (\datapath|regfile|data~1217_combout\ & (\datapath|regfile|data~699_q\)))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1217_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1217_combout\ & 
-- (\datapath|regfile|data~731_q\)) # (\datapath|regfile|data~1217_combout\ & ((\datapath|regfile|data~763_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~699_q\,
	datac => \datapath|regfile|ALT_INV_data~731_q\,
	datad => \datapath|regfile|ALT_INV_data~1217_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~763_q\,
	datag => \datapath|regfile|ALT_INV_data~667_q\,
	combout => \datapath|regfile|data~1221_combout\);

-- Location: FF_X19_Y22_N9
\datapath|regfile|data~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1019_q\);

-- Location: FF_X29_Y22_N35
\datapath|regfile|data~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~955_q\);

-- Location: FF_X24_Y22_N7
\datapath|regfile|data~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~987_q\);

-- Location: FF_X19_Y22_N1
\datapath|regfile|data~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~827_q\);

-- Location: FF_X32_Y22_N9
\datapath|regfile|data~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~891_q\);

-- Location: FF_X32_Y22_N21
\datapath|regfile|data~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~859_q\);

-- Location: FF_X32_Y22_N11
\datapath|regfile|data~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~795_q\);

-- Location: MLABCELL_X32_Y22_N22
\datapath|regfile|data~1225\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1225_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~795_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~827_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & ((!\datapath|ir|data\(15) & ((\datapath|regfile|data~859_q\))) # (\datapath|ir|data\(15) & (\datapath|regfile|data~891_q\)))) # (\datapath|ir|data\(17) & 
-- (((\datapath|ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~827_q\,
	datab => \datapath|regfile|ALT_INV_data~891_q\,
	datac => \datapath|regfile|ALT_INV_data~859_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(15),
	datag => \datapath|regfile|ALT_INV_data~795_q\,
	combout => \datapath|regfile|data~1225_combout\);

-- Location: FF_X29_Y22_N23
\datapath|regfile|data~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~7_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~923_q\);

-- Location: MLABCELL_X29_Y22_N20
\datapath|regfile|data~1229\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1229_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1225_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1225_combout\ & ((\datapath|regfile|data~923_q\))) # 
-- (\datapath|regfile|data~1225_combout\ & (\datapath|regfile|data~955_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1225_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1225_combout\ & 
-- ((\datapath|regfile|data~987_q\))) # (\datapath|regfile|data~1225_combout\ & (\datapath|regfile|data~1019_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1019_q\,
	datab => \datapath|regfile|ALT_INV_data~955_q\,
	datac => \datapath|regfile|ALT_INV_data~987_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1225_combout\,
	datag => \datapath|regfile|ALT_INV_data~923_q\,
	combout => \datapath|regfile|data~1229_combout\);

-- Location: LABCELL_X25_Y24_N12
\datapath|regfile|data~1233\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1233_combout\ = ( \datapath|regfile|data~1221_combout\ & ( \datapath|regfile|data~1229_combout\ & ( ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1205_combout\))) # (\datapath|ir|data\(18) & 
-- (\datapath|regfile|data~1213_combout\))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1221_combout\ & ( \datapath|regfile|data~1229_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1205_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1213_combout\)))) # (\datapath|ir|data\(19) & (\datapath|ir|data\(18))) ) ) ) # ( \datapath|regfile|data~1221_combout\ & ( !\datapath|regfile|data~1229_combout\ 
-- & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1205_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1213_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18))) ) ) ) # ( 
-- !\datapath|regfile|data~1221_combout\ & ( !\datapath|regfile|data~1229_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & ((\datapath|regfile|data~1205_combout\))) # (\datapath|ir|data\(18) & (\datapath|regfile|data~1213_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1213_combout\,
	datad => \datapath|regfile|ALT_INV_data~1205_combout\,
	datae => \datapath|regfile|ALT_INV_data~1221_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1229_combout\,
	combout => \datapath|regfile|data~1233_combout\);

-- Location: LABCELL_X25_Y24_N0
\datapath|alu|ShiftRight1~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~19_combout\ = ( \datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1143_combout\ & ( ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1293_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1233_combout\))) # (\datapath|alumux2|f[0]~2_combout\) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( \datapath|regfile|data~1143_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1293_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1233_combout\)))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\)) ) ) ) # ( \datapath|regfile|data~1203_combout\ & ( 
-- !\datapath|regfile|data~1143_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1293_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1233_combout\)))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) ) ) ) # ( !\datapath|regfile|data~1203_combout\ & ( !\datapath|regfile|data~1143_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1293_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1233_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1233_combout\,
	datad => \datapath|regfile|ALT_INV_data~1293_combout\,
	datae => \datapath|regfile|ALT_INV_data~1203_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1143_combout\,
	combout => \datapath|alu|ShiftRight1~19_combout\);

-- Location: LABCELL_X30_Y23_N14
\datapath|alu|Selector18~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~0_combout\ = ( \datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~19_combout\ ) ) # ( !\datapath|alumux2|f[2]~6_combout\ & ( \datapath|alu|ShiftRight1~19_combout\ & ( \datapath|alu|ShiftRight1~17_combout\ ) ) ) # ( 
-- !\datapath|alumux2|f[2]~6_combout\ & ( !\datapath|alu|ShiftRight1~19_combout\ & ( \datapath|alu|ShiftRight1~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|ALT_INV_ShiftRight1~17_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~19_combout\,
	combout => \datapath|alu|Selector18~0_combout\);

-- Location: LABCELL_X30_Y23_N18
\datapath|alu|ShiftRight1~42\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~42_combout\ = ( \datapath|alu|ShiftRight1~20_combout\ & ( (!\datapath|alu|ShiftRight1~41_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|Selector18~0_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (!\datapath|alumux2|f[2]~6_combout\)))) ) ) # ( !\datapath|alu|ShiftRight1~20_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (\datapath|alu|Selector18~0_combout\ & !\datapath|alu|ShiftRight1~41_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010011100000000000001010000000000100111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_Selector18~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~41_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~20_combout\,
	combout => \datapath|alu|ShiftRight1~42_combout\);

-- Location: LABCELL_X25_Y27_N36
\datapath|alu|Selector10~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector10~2_combout\ = ( \datapath|alu|Selector28~2_combout\ & ( \datapath|alu|ShiftRight1~42_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ (((!\datapath|alumux1|f[21]~25_combout\))))) # 
-- (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux1|f[21]~25_combout\) # (\datapath|alumux2|f[21]~25_combout\)))) ) ) ) # ( !\datapath|alu|Selector28~2_combout\ & ( \datapath|alu|ShiftRight1~42_combout\ & ( 
-- (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ (((!\datapath|alumux1|f[21]~25_combout\))))) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux2|f[21]~25_combout\ & 
-- \datapath|alumux1|f[21]~25_combout\)))) ) ) ) # ( \datapath|alu|Selector28~2_combout\ & ( !\datapath|alu|ShiftRight1~42_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ 
-- (((!\datapath|alumux1|f[21]~25_combout\))))) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((\datapath|alumux1|f[21]~25_combout\) # (\datapath|alumux2|f[21]~25_combout\)))) ) ) ) # ( !\datapath|alu|Selector28~2_combout\ 
-- & ( !\datapath|alu|ShiftRight1~42_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ (((!\datapath|alumux1|f[21]~25_combout\))))) # (\datapath|alu|Selector16~0_combout\ & (\datapath|alumux2|f[21]~25_combout\ & 
-- (\datapath|alu|Selector28~1_combout\ & \datapath|alumux1|f[21]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001001010101001011100001110100101110010101010010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[21]~25_combout\,
	datab => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[21]~25_combout\,
	datae => \datapath|alu|ALT_INV_Selector28~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~42_combout\,
	combout => \datapath|alu|Selector10~2_combout\);

-- Location: LABCELL_X30_Y22_N28
\datapath|alu|ShiftLeft0~55\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~55_combout\ = ( \datapath|ir|data\(8) & ( !\control|state.s_auipc~q\ & ( (\datapath|ir|data\(10) & (\control|state.s_br~q\ & \datapath|ir|data\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ir|ALT_INV_data\(10),
	datac => \control|ALT_INV_state.s_br~q\,
	datad => \datapath|ir|ALT_INV_data\(7),
	datae => \datapath|ir|ALT_INV_data\(8),
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \datapath|alu|ShiftLeft0~55_combout\);

-- Location: LABCELL_X30_Y22_N22
\datapath|alu|ShiftLeft0~56\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~56_combout\ = ( \datapath|regfile|data~1593_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1503_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1563_combout\)))) ) ) ) # ( !\datapath|regfile|data~1593_combout\ & ( \datapath|regfile|data~1533_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # 
-- ((\datapath|regfile|data~1503_combout\)))) # (\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & ((\datapath|regfile|data~1563_combout\)))) ) ) ) # ( \datapath|regfile|data~1593_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( 
-- (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alumux2|f[0]~2_combout\ & (\datapath|regfile|data~1503_combout\))) # (\datapath|alumux2|f[1]~4_combout\ & ((!\datapath|alumux2|f[0]~2_combout\) # ((\datapath|regfile|data~1563_combout\)))) ) ) ) # ( 
-- !\datapath|regfile|data~1593_combout\ & ( !\datapath|regfile|data~1533_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1503_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1563_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datac => \datapath|regfile|ALT_INV_data~1503_combout\,
	datad => \datapath|regfile|ALT_INV_data~1563_combout\,
	datae => \datapath|regfile|ALT_INV_data~1593_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1533_combout\,
	combout => \datapath|alu|ShiftLeft0~56_combout\);

-- Location: LABCELL_X30_Y22_N26
\datapath|alu|ShiftLeft0~57DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~57DUPLICATE_combout\ = ( \datapath|alu|ShiftLeft0~56_combout\ & ( \datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|ShiftLeft0~32_combout\) # (\datapath|alu|ShiftLeft0~33_combout\)))) # 
-- (\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~55_combout\ & ((\datapath|alu|ShiftLeft0~32_combout\) # (\datapath|alu|ShiftLeft0~33_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~56_combout\ & ( \datapath|alu|ShiftLeft0~0_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|ShiftLeft0~32_combout\) # (\datapath|alu|ShiftLeft0~33_combout\)))) # (\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~55_combout\ & ((\datapath|alu|ShiftLeft0~32_combout\) # 
-- (\datapath|alu|ShiftLeft0~33_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~56_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\) # (\datapath|alu|ShiftLeft0~55_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011101100001011101110110000101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~55_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~33_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~32_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~56_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|alu|ShiftLeft0~57DUPLICATE_combout\);

-- Location: LABCELL_X25_Y27_N28
\datapath|alu|Selector10~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector10~0_combout\ = ( \datapath|alu|ShiftLeft0~57DUPLICATE_combout\ & ( \datapath|alu|Add0~85_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\) # ((\datapath|alu|ShiftLeft0~66_combout\)))) # 
-- (\datapath|alu|Selector4~0_combout\ & (((\datapath|alu|ShiftLeft0~19_combout\)) # (\datapath|alu|Selector28~10_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~57DUPLICATE_combout\ & ( \datapath|alu|Add0~85_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ 
-- & ((!\datapath|alu|Selector28~10_combout\) # ((\datapath|alu|ShiftLeft0~66_combout\)))) # (\datapath|alu|Selector4~0_combout\ & (!\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~19_combout\)))) ) ) ) # ( 
-- \datapath|alu|ShiftLeft0~57DUPLICATE_combout\ & ( !\datapath|alu|Add0~85_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~66_combout\))) # (\datapath|alu|Selector4~0_combout\ & 
-- (((\datapath|alu|ShiftLeft0~19_combout\)) # (\datapath|alu|Selector28~10_combout\))) ) ) ) # ( !\datapath|alu|ShiftLeft0~57DUPLICATE_combout\ & ( !\datapath|alu|Add0~85_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ & 
-- (\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~66_combout\))) # (\datapath|alu|Selector4~0_combout\ & (!\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~66_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~19_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~57DUPLICATE_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~85_sumout\,
	combout => \datapath|alu|Selector10~0_combout\);

-- Location: LABCELL_X25_Y27_N24
\datapath|alu|Selector10~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector10~1_combout\ = ( \datapath|alu|Add1~89_sumout\ & ( \datapath|alu|Selector10~0_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~28_combout\)) # 
-- (\datapath|alu|Selector4~1_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Add1~89_sumout\ & ( \datapath|alu|Selector10~0_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # 
-- ((\datapath|alu|ShiftRight0~28_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alu|Selector4~2_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( \datapath|alu|Add1~89_sumout\ & ( !\datapath|alu|Selector10~0_combout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|Selector4~2_combout\ & (\datapath|alu|ShiftRight0~28_combout\))) # (\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Add1~89_sumout\ & ( !\datapath|alu|Selector10~0_combout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~28_combout\)) # (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alumux1|f[31]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~28_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datae => \datapath|alu|ALT_INV_Add1~89_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector10~0_combout\,
	combout => \datapath|alu|Selector10~1_combout\);

-- Location: LABCELL_X25_Y27_N14
\datapath|regfilemux|f[21]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[21]~13_combout\ = ( \datapath|alu|Selector10~2_combout\ & ( \datapath|alu|Selector10~1_combout\ & ( (\datapath|mdr|data\(21)) # (\datapath|regfilemux|f[0]~0_combout\) ) ) ) # ( !\datapath|alu|Selector10~2_combout\ & ( 
-- \datapath|alu|Selector10~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(21))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector10~2_combout\ & ( 
-- !\datapath|alu|Selector10~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(21))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector10~2_combout\ & ( 
-- !\datapath|alu|Selector10~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & \datapath|mdr|data\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011100100111001000100111001001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datab => \datapath|mdr|ALT_INV_data\(21),
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector10~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector10~1_combout\,
	combout => \datapath|regfilemux|f[21]~13_combout\);

-- Location: FF_X26_Y24_N13
\datapath|regfile|data~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~181_q\);

-- Location: FF_X25_Y27_N13
\datapath|regfile|data~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~245_q\);

-- Location: FF_X25_Y28_N17
\datapath|regfile|data~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~213_q\);

-- Location: FF_X25_Y28_N1
\datapath|regfile|data~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~53_q\);

-- Location: FF_X25_Y29_N33
\datapath|regfile|data~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~85_q\);

-- Location: FF_X25_Y28_N15
\datapath|regfile|data~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~117_q\);

-- Location: LABCELL_X25_Y28_N14
\datapath|regfile|data~1384\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1384_combout\ = ( \datapath|regfile|data~117_q\ & ( \datapath|ir|data\(16) & ( ((\datapath|regfile|data~85_q\ & !\datapath|ir|data\(17))) # (\datapath|ir|data\(15)) ) ) ) # ( !\datapath|regfile|data~117_q\ & ( \datapath|ir|data\(16) 
-- & ( (!\datapath|ir|data\(15) & (\datapath|regfile|data~85_q\ & !\datapath|ir|data\(17))) # (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)))) ) ) ) # ( \datapath|regfile|data~117_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & 
-- ((\datapath|ir|data\(17)) # (\datapath|regfile|data~53_q\))) ) ) ) # ( !\datapath|regfile|data~117_q\ & ( !\datapath|ir|data\(16) & ( (\datapath|ir|data\(15) & ((\datapath|ir|data\(17)) # (\datapath|regfile|data~53_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100110000000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~53_q\,
	datab => \datapath|regfile|ALT_INV_data~85_q\,
	datac => \datapath|ir|ALT_INV_data\(15),
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|regfile|ALT_INV_data~117_q\,
	dataf => \datapath|ir|ALT_INV_data\(16),
	combout => \datapath|regfile|data~1384_combout\);

-- Location: FF_X21_Y27_N37
\datapath|regfile|data~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~149_q\);

-- Location: LABCELL_X25_Y28_N18
\datapath|regfile|data~1385\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1385_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1384_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1384_combout\ & ((\datapath|regfile|data~149_q\))) # 
-- (\datapath|regfile|data~1384_combout\ & (\datapath|regfile|data~181_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1384_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1384_combout\ & 
-- ((\datapath|regfile|data~213_q\))) # (\datapath|regfile|data~1384_combout\ & (\datapath|regfile|data~245_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~181_q\,
	datab => \datapath|regfile|ALT_INV_data~245_q\,
	datac => \datapath|regfile|ALT_INV_data~213_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1384_combout\,
	datag => \datapath|regfile|ALT_INV_data~149_q\,
	combout => \datapath|regfile|data~1385_combout\);

-- Location: LABCELL_X25_Y29_N2
\datapath|regfile|data~501feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~501feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~501feeder_combout\);

-- Location: FF_X25_Y29_N3
\datapath|regfile|data~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~501feeder_combout\,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~501_q\);

-- Location: FF_X22_Y27_N39
\datapath|regfile|data~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~437_q\);

-- Location: FF_X22_Y27_N5
\datapath|regfile|data~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~469_q\);

-- Location: FF_X24_Y27_N39
\datapath|regfile|data~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~373_q\);

-- Location: FF_X24_Y31_N11
\datapath|regfile|data~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~309_q\);

-- Location: FF_X24_Y31_N27
\datapath|regfile|data~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~341_q\);

-- Location: FF_X24_Y31_N23
\datapath|regfile|data~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~277_q\);

-- Location: MLABCELL_X24_Y31_N2
\datapath|regfile|data~1389\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1389_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~277_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~309_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~341_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~373_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~373_q\,
	datab => \datapath|regfile|ALT_INV_data~309_q\,
	datac => \datapath|regfile|ALT_INV_data~341_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~277_q\,
	combout => \datapath|regfile|data~1389_combout\);

-- Location: MLABCELL_X26_Y31_N38
\datapath|regfile|data~405feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~405feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~405feeder_combout\);

-- Location: FF_X26_Y31_N39
\datapath|regfile|data~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~405feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~405_q\);

-- Location: MLABCELL_X24_Y31_N14
\datapath|regfile|data~1393\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1393_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1389_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1389_combout\ & ((\datapath|regfile|data~405_q\))) # 
-- (\datapath|regfile|data~1389_combout\ & (\datapath|regfile|data~437_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1389_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1389_combout\ & 
-- ((\datapath|regfile|data~469_q\))) # (\datapath|regfile|data~1389_combout\ & (\datapath|regfile|data~501_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~501_q\,
	datab => \datapath|regfile|ALT_INV_data~437_q\,
	datac => \datapath|regfile|ALT_INV_data~469_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1389_combout\,
	datag => \datapath|regfile|ALT_INV_data~405_q\,
	combout => \datapath|regfile|data~1393_combout\);

-- Location: FF_X24_Y27_N1
\datapath|regfile|data~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~693_q\);

-- Location: MLABCELL_X26_Y24_N38
\datapath|regfile|data~757feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~757feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~757feeder_combout\);

-- Location: FF_X26_Y24_N39
\datapath|regfile|data~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~757feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~757_q\);

-- Location: FF_X24_Y27_N33
\datapath|regfile|data~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~725_q\);

-- Location: FF_X27_Y28_N29
\datapath|regfile|data~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~565_q\);

-- Location: FF_X27_Y28_N1
\datapath|regfile|data~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~597_q\);

-- Location: MLABCELL_X26_Y31_N18
\datapath|regfile|data~629feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~629feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~629feeder_combout\);

-- Location: FF_X26_Y31_N19
\datapath|regfile|data~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~629feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~629_q\);

-- Location: FF_X27_Y28_N19
\datapath|regfile|data~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~533_q\);

-- Location: LABCELL_X27_Y28_N16
\datapath|regfile|data~1397\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1397_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~533_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~565_q\))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~597_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~629_q\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~565_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~597_q\,
	datad => \datapath|regfile|ALT_INV_data~629_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~533_q\,
	combout => \datapath|regfile|data~1397_combout\);

-- Location: FF_X29_Y27_N23
\datapath|regfile|data~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~661_q\);

-- Location: MLABCELL_X24_Y27_N34
\datapath|regfile|data~1401\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1401_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1397_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1397_combout\ & ((\datapath|regfile|data~661_q\))) # 
-- (\datapath|regfile|data~1397_combout\ & (\datapath|regfile|data~693_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1397_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1397_combout\ & 
-- ((\datapath|regfile|data~725_q\))) # (\datapath|regfile|data~1397_combout\ & (\datapath|regfile|data~757_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~693_q\,
	datab => \datapath|regfile|ALT_INV_data~757_q\,
	datac => \datapath|regfile|ALT_INV_data~725_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1397_combout\,
	datag => \datapath|regfile|ALT_INV_data~661_q\,
	combout => \datapath|regfile|data~1401_combout\);

-- Location: MLABCELL_X24_Y30_N12
\datapath|regfile|data~1013feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1013feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~1013feeder_combout\);

-- Location: FF_X24_Y30_N13
\datapath|regfile|data~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1013feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1013_q\);

-- Location: FF_X24_Y30_N17
\datapath|regfile|data~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~949_q\);

-- Location: FF_X25_Y27_N35
\datapath|regfile|data~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~981_q\);

-- Location: LABCELL_X22_Y30_N2
\datapath|regfile|data~821feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~821feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~821feeder_combout\);

-- Location: FF_X22_Y30_N3
\datapath|regfile|data~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~821feeder_combout\,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~821_q\);

-- Location: LABCELL_X22_Y30_N38
\datapath|regfile|data~853feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~853feeder_combout\ = ( \datapath|regfilemux|f[21]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~13_combout\,
	combout => \datapath|regfile|data~853feeder_combout\);

-- Location: FF_X22_Y30_N39
\datapath|regfile|data~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~853feeder_combout\,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~853_q\);

-- Location: FF_X25_Y22_N33
\datapath|regfile|data~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~885_q\);

-- Location: FF_X22_Y30_N19
\datapath|regfile|data~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~789_q\);

-- Location: LABCELL_X22_Y30_N16
\datapath|regfile|data~1405\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1405_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~789_q\ & ((!\datapath|ir|data\(17))))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # 
-- (\datapath|regfile|data~821_q\))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (\datapath|regfile|data~853_q\ & ((!\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17)) # (\datapath|regfile|data~885_q\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~821_q\,
	datab => \datapath|ir|ALT_INV_data\(15),
	datac => \datapath|regfile|ALT_INV_data~853_q\,
	datad => \datapath|regfile|ALT_INV_data~885_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~789_q\,
	combout => \datapath|regfile|data~1405_combout\);

-- Location: FF_X24_Y30_N23
\datapath|regfile|data~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~13_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~917_q\);

-- Location: MLABCELL_X24_Y30_N20
\datapath|regfile|data~1409\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1409_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1405_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1405_combout\ & ((\datapath|regfile|data~917_q\))) # 
-- (\datapath|regfile|data~1405_combout\ & (\datapath|regfile|data~949_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1405_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1405_combout\ & 
-- ((\datapath|regfile|data~981_q\))) # (\datapath|regfile|data~1405_combout\ & (\datapath|regfile|data~1013_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1013_q\,
	datab => \datapath|regfile|ALT_INV_data~949_q\,
	datac => \datapath|regfile|ALT_INV_data~981_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1405_combout\,
	datag => \datapath|regfile|ALT_INV_data~917_q\,
	combout => \datapath|regfile|data~1409_combout\);

-- Location: LABCELL_X25_Y28_N34
\datapath|regfile|data~1413\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1413_combout\ = ( \datapath|regfile|data~1401_combout\ & ( \datapath|regfile|data~1409_combout\ & ( ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1385_combout\)) # (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1393_combout\)))) # (\datapath|ir|data\(19)) ) ) ) # ( !\datapath|regfile|data~1401_combout\ & ( \datapath|regfile|data~1409_combout\ & ( (!\datapath|ir|data\(18) & (\datapath|regfile|data~1385_combout\ & 
-- (!\datapath|ir|data\(19)))) # (\datapath|ir|data\(18) & (((\datapath|regfile|data~1393_combout\) # (\datapath|ir|data\(19))))) ) ) ) # ( \datapath|regfile|data~1401_combout\ & ( !\datapath|regfile|data~1409_combout\ & ( (!\datapath|ir|data\(18) & 
-- (((\datapath|ir|data\(19))) # (\datapath|regfile|data~1385_combout\))) # (\datapath|ir|data\(18) & (((!\datapath|ir|data\(19) & \datapath|regfile|data~1393_combout\)))) ) ) ) # ( !\datapath|regfile|data~1401_combout\ & ( 
-- !\datapath|regfile|data~1409_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18) & (\datapath|regfile|data~1385_combout\)) # (\datapath|ir|data\(18) & ((\datapath|regfile|data~1393_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1385_combout\,
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|ir|ALT_INV_data\(19),
	datad => \datapath|regfile|ALT_INV_data~1393_combout\,
	datae => \datapath|regfile|ALT_INV_data~1401_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1409_combout\,
	combout => \datapath|regfile|data~1413_combout\);

-- Location: LABCELL_X30_Y23_N8
\datapath|alu|ShiftRight1~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~17_combout\ = ( \datapath|regfile|data~1323_combout\ & ( \datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (((\datapath|regfile|data~1413_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # ((\datapath|regfile|data~1263_combout\)))) ) ) ) # ( !\datapath|regfile|data~1323_combout\ & ( \datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & 
-- (((\datapath|regfile|data~1413_combout\)) # (\datapath|alumux2|f[1]~4_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1263_combout\)))) ) ) ) # ( \datapath|regfile|data~1323_combout\ & ( 
-- !\datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1413_combout\))) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\) # 
-- ((\datapath|regfile|data~1263_combout\)))) ) ) ) # ( !\datapath|regfile|data~1323_combout\ & ( !\datapath|regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1413_combout\))) # 
-- (\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1263_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1413_combout\,
	datad => \datapath|regfile|ALT_INV_data~1263_combout\,
	datae => \datapath|regfile|ALT_INV_data~1323_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|alu|ShiftRight1~17_combout\);

-- Location: MLABCELL_X29_Y24_N34
\datapath|alu|Selector22~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector22~0_combout\ = ( \datapath|alu|ShiftRight1~18_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # (\datapath|alu|ShiftRight1~17_combout\) ) ) # ( !\datapath|alu|ShiftRight1~18_combout\ & ( (\datapath|alu|ShiftRight1~17_combout\ & 
-- \datapath|alumux2|f[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_ShiftRight1~17_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~18_combout\,
	combout => \datapath|alu|Selector22~0_combout\);

-- Location: MLABCELL_X29_Y24_N32
\datapath|alu|ShiftRight1~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~22_combout\ = ( \datapath|alu|ShiftRight1~21_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\ & ((\datapath|alu|Selector22~0_combout\))) # (\datapath|alu|ShiftLeft0~0_combout\ & 
-- (!\datapath|alu|ShiftRight0~7_combout\)))) ) ) # ( !\datapath|alu|ShiftRight1~21_combout\ & ( (!\datapath|alu|ShiftLeft0~0_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector22~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000000110010000100000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~7_combout\,
	datad => \datapath|alu|ALT_INV_Selector22~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~21_combout\,
	combout => \datapath|alu|ShiftRight1~22_combout\);

-- Location: LABCELL_X30_Y22_N12
\datapath|alu|Selector14~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector14~2_combout\ = ( \datapath|alumux2|f[17]~21_combout\ & ( \datapath|alu|ShiftRight1~22_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (((!\datapath|alumux1|f[17]~21_combout\)))) # (\datapath|alu|Selector16~0_combout\ & 
-- ((!\datapath|alu|Selector28~1_combout\) # ((\datapath|alumux1|f[17]~21_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alumux2|f[17]~21_combout\ & ( \datapath|alu|ShiftRight1~22_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & 
-- (((\datapath|alumux1|f[17]~21_combout\)))) # (\datapath|alu|Selector16~0_combout\ & (!\datapath|alu|Selector28~1_combout\ & ((!\datapath|alu|Selector28~2_combout\) # (\datapath|alumux1|f[17]~21_combout\)))) ) ) ) # ( \datapath|alumux2|f[17]~21_combout\ & 
-- ( !\datapath|alu|ShiftRight1~22_combout\ & ( (!\datapath|alu|Selector16~0_combout\ & (((!\datapath|alumux1|f[17]~21_combout\)))) # (\datapath|alu|Selector16~0_combout\ & ((!\datapath|alu|Selector28~1_combout\ & ((\datapath|alu|Selector28~2_combout\))) # 
-- (\datapath|alu|Selector28~1_combout\ & (\datapath|alumux1|f[17]~21_combout\ & !\datapath|alu|Selector28~2_combout\)))) ) ) ) # ( !\datapath|alumux2|f[17]~21_combout\ & ( !\datapath|alu|ShiftRight1~22_combout\ & ( (\datapath|alumux1|f[17]~21_combout\ & 
-- ((!\datapath|alu|Selector16~0_combout\) # ((!\datapath|alu|Selector28~1_combout\ & \datapath|alu|Selector28~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001110101000011110010001001110000011101110010111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector16~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[17]~21_combout\,
	datad => \datapath|alu|ALT_INV_Selector28~2_combout\,
	datae => \datapath|alumux2|ALT_INV_f[17]~21_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~22_combout\,
	combout => \datapath|alu|Selector14~2_combout\);

-- Location: LABCELL_X30_Y22_N24
\datapath|alu|ShiftLeft0~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftLeft0~57_combout\ = ( \datapath|alu|ShiftLeft0~56_combout\ & ( \datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|ShiftLeft0~33_combout\) # (\datapath|alu|ShiftLeft0~32_combout\)))) # 
-- (\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~55_combout\ & ((\datapath|alu|ShiftLeft0~33_combout\) # (\datapath|alu|ShiftLeft0~32_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~56_combout\ & ( \datapath|alu|ShiftLeft0~0_combout\ & ( 
-- (!\datapath|alumux1|f[0]~0_combout\ & (((\datapath|alu|ShiftLeft0~33_combout\) # (\datapath|alu|ShiftLeft0~32_combout\)))) # (\datapath|alumux1|f[0]~0_combout\ & (\datapath|alu|ShiftLeft0~55_combout\ & ((\datapath|alu|ShiftLeft0~33_combout\) # 
-- (\datapath|alu|ShiftLeft0~32_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~56_combout\ & ( !\datapath|alu|ShiftLeft0~0_combout\ & ( (!\datapath|alumux1|f[0]~0_combout\) # (\datapath|alu|ShiftLeft0~55_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011101100001011101110110000101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datab => \datapath|alu|ALT_INV_ShiftLeft0~55_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~32_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~33_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~56_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|alu|ShiftLeft0~57_combout\);

-- Location: LABCELL_X30_Y22_N36
\datapath|alu|Selector14~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector14~0_combout\ = ( \datapath|alu|ShiftLeft0~7_combout\ & ( \datapath|alu|Add0~69_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~57_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~47_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~7_combout\ & ( \datapath|alu|Add0~69_sumout\ & ( (!\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\) # 
-- ((\datapath|alu|ShiftLeft0~57_combout\)))) # (\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector28~10_combout\ & ((\datapath|alu|ShiftLeft0~47_combout\)))) ) ) ) # ( \datapath|alu|ShiftLeft0~7_combout\ & ( !\datapath|alu|Add0~69_sumout\ & ( 
-- (!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|Selector28~10_combout\ & (\datapath|alu|ShiftLeft0~57_combout\))) # (\datapath|alu|Selector4~0_combout\ & ((!\datapath|alu|Selector28~10_combout\) # ((\datapath|alu|ShiftLeft0~47_combout\)))) ) ) ) # ( 
-- !\datapath|alu|ShiftLeft0~7_combout\ & ( !\datapath|alu|Add0~69_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~57_combout\)) # (\datapath|alu|Selector4~0_combout\ & 
-- ((\datapath|alu|ShiftLeft0~47_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~57_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~47_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~69_sumout\,
	combout => \datapath|alu|Selector14~0_combout\);

-- Location: LABCELL_X30_Y22_N32
\datapath|alu|Selector14~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector14~1_combout\ = ( \datapath|alu|Selector14~0_combout\ & ( \datapath|alu|Add1~73_sumout\ & ( (!\datapath|alu|Selector4~2_combout\) # ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~10_combout\)) # 
-- (\datapath|alu|Selector4~1_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( !\datapath|alu|Selector14~0_combout\ & ( \datapath|alu|Add1~73_sumout\ & ( (!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|Selector4~2_combout\ & 
-- (\datapath|alu|ShiftRight0~10_combout\))) # (\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( \datapath|alu|Selector14~0_combout\ & ( !\datapath|alu|Add1~73_sumout\ & ( 
-- (!\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # ((\datapath|alu|ShiftRight0~10_combout\)))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alu|Selector4~2_combout\ & ((\datapath|alumux1|f[31]~8_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Selector14~0_combout\ & ( !\datapath|alu|Add1~73_sumout\ & ( (\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\ & (\datapath|alu|ShiftRight0~10_combout\)) # (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alumux1|f[31]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~10_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datae => \datapath|alu|ALT_INV_Selector14~0_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~73_sumout\,
	combout => \datapath|alu|Selector14~1_combout\);

-- Location: LABCELL_X30_Y22_N18
\datapath|regfilemux|f[17]~17DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[17]~17DUPLICATE_combout\ = ( \datapath|alu|Selector14~2_combout\ & ( \datapath|alu|Selector14~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(17)) ) ) ) # ( !\datapath|alu|Selector14~2_combout\ & ( 
-- \datapath|alu|Selector14~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(17))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector14~2_combout\ & ( 
-- !\datapath|alu|Selector14~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(17))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector14~2_combout\ & ( 
-- !\datapath|alu|Selector14~1_combout\ & ( (\datapath|mdr|data\(17) & !\datapath|regfilemux|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111000001010101000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(17),
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector14~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector14~1_combout\,
	combout => \datapath|regfilemux|f[17]~17DUPLICATE_combout\);

-- Location: LABCELL_X27_Y21_N36
\datapath|regfile|data~689feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~689feeder_combout\ = ( \datapath|regfilemux|f[17]~17DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\,
	combout => \datapath|regfile|data~689feeder_combout\);

-- Location: FF_X27_Y21_N37
\datapath|regfile|data~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~689feeder_combout\,
	ena => \datapath|regfile|data~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~689_q\);

-- Location: LABCELL_X30_Y22_N16
\datapath|regfilemux|f[17]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[17]~17_combout\ = ( \datapath|alu|Selector14~2_combout\ & ( \datapath|alu|Selector14~1_combout\ & ( (\datapath|regfilemux|f[0]~0_combout\) # (\datapath|mdr|data\(17)) ) ) ) # ( !\datapath|alu|Selector14~2_combout\ & ( 
-- \datapath|alu|Selector14~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(17))) # (\datapath|regfilemux|f[0]~0_combout\ & ((\control|aluop[2]~0_combout\))) ) ) ) # ( \datapath|alu|Selector14~2_combout\ & ( 
-- !\datapath|alu|Selector14~1_combout\ & ( (!\datapath|regfilemux|f[0]~0_combout\ & (\datapath|mdr|data\(17))) # (\datapath|regfilemux|f[0]~0_combout\ & ((!\control|aluop[2]~0_combout\))) ) ) ) # ( !\datapath|alu|Selector14~2_combout\ & ( 
-- !\datapath|alu|Selector14~1_combout\ & ( (\datapath|mdr|data\(17) & !\datapath|regfilemux|f[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101000001010000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdr|ALT_INV_data\(17),
	datac => \datapath|regfilemux|ALT_INV_f[0]~0_combout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector14~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector14~1_combout\,
	combout => \datapath|regfilemux|f[17]~17_combout\);

-- Location: FF_X26_Y29_N5
\datapath|regfile|data~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2014_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~721_q\);

-- Location: LABCELL_X27_Y30_N26
\datapath|regfile|data~753feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~753feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~753feeder_combout\);

-- Location: FF_X27_Y30_N27
\datapath|regfile|data~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~753feeder_combout\,
	ena => \datapath|regfile|data~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~753_q\);

-- Location: LABCELL_X27_Y30_N24
\datapath|regfile|data~561feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~561feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~561feeder_combout\);

-- Location: FF_X27_Y30_N25
\datapath|regfile|data~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~561feeder_combout\,
	ena => \datapath|regfile|data~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~561_q\);

-- Location: MLABCELL_X29_Y29_N38
\datapath|regfile|data~625feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~625feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~625feeder_combout\);

-- Location: FF_X29_Y29_N39
\datapath|regfile|data~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~625feeder_combout\,
	ena => \datapath|regfile|data~2011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~625_q\);

-- Location: FF_X26_Y29_N33
\datapath|regfile|data~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2013_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~593_q\);

-- Location: FF_X26_Y29_N35
\datapath|regfile|data~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~529_q\);

-- Location: MLABCELL_X26_Y29_N34
\datapath|regfile|data~1517\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1517_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~529_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~561_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~593_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~625_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~561_q\,
	datab => \datapath|regfile|ALT_INV_data~625_q\,
	datac => \datapath|regfile|ALT_INV_data~593_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~529_q\,
	combout => \datapath|regfile|data~1517_combout\);

-- Location: MLABCELL_X32_Y29_N16
\datapath|regfile|data~657feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~657feeder_combout\ = ( \datapath|regfilemux|f[17]~17DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\,
	combout => \datapath|regfile|data~657feeder_combout\);

-- Location: FF_X32_Y29_N17
\datapath|regfile|data~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~657feeder_combout\,
	ena => \datapath|regfile|data~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~657_q\);

-- Location: MLABCELL_X26_Y29_N6
\datapath|regfile|data~1521\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1521_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1517_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1517_combout\ & ((\datapath|regfile|data~657_q\))) # 
-- (\datapath|regfile|data~1517_combout\ & (\datapath|regfile|data~689_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1517_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1517_combout\ & 
-- (\datapath|regfile|data~721_q\)) # (\datapath|regfile|data~1517_combout\ & ((\datapath|regfile|data~753_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~689_q\,
	datab => \datapath|ir|ALT_INV_data\(17),
	datac => \datapath|regfile|ALT_INV_data~721_q\,
	datad => \datapath|regfile|ALT_INV_data~753_q\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1517_combout\,
	datag => \datapath|regfile|ALT_INV_data~657_q\,
	combout => \datapath|regfile|data~1521_combout\);

-- Location: FF_X30_Y25_N3
\datapath|regfile|data~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~497_q\);

-- Location: FF_X32_Y27_N13
\datapath|regfile|data~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~465_q\);

-- Location: MLABCELL_X32_Y29_N36
\datapath|regfile|data~369feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~369feeder_combout\ = ( \datapath|regfilemux|f[17]~17DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\,
	combout => \datapath|regfile|data~369feeder_combout\);

-- Location: FF_X32_Y29_N37
\datapath|regfile|data~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~369feeder_combout\,
	ena => \datapath|regfile|data~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~369_q\);

-- Location: FF_X35_Y24_N39
\datapath|regfile|data~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~305_q\);

-- Location: FF_X32_Y27_N17
\datapath|regfile|data~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~337_q\);

-- Location: FF_X32_Y27_N19
\datapath|regfile|data~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~273_q\);

-- Location: MLABCELL_X32_Y27_N18
\datapath|regfile|data~1509\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1509_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~273_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~305_q\)))) ) 
-- ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(15) & (((\datapath|regfile|data~337_q\ & !\datapath|ir|data\(17))))) # (\datapath|ir|data\(15) & (((\datapath|ir|data\(17))) # (\datapath|regfile|data~369_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~369_q\,
	datab => \datapath|regfile|ALT_INV_data~305_q\,
	datac => \datapath|regfile|ALT_INV_data~337_q\,
	datad => \datapath|ir|ALT_INV_data\(15),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|ir|ALT_INV_data\(17),
	datag => \datapath|regfile|ALT_INV_data~273_q\,
	combout => \datapath|regfile|data~1509_combout\);

-- Location: LABCELL_X27_Y21_N18
\datapath|regfile|data~433feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~433feeder_combout\ = ( \datapath|regfilemux|f[17]~17DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\,
	combout => \datapath|regfile|data~433feeder_combout\);

-- Location: FF_X27_Y21_N19
\datapath|regfile|data~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~433feeder_combout\,
	ena => \datapath|regfile|data~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~433_q\);

-- Location: MLABCELL_X35_Y25_N16
\datapath|regfile|data~401feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~401feeder_combout\ = ( \datapath|regfilemux|f[17]~17DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17DUPLICATE_combout\,
	combout => \datapath|regfile|data~401feeder_combout\);

-- Location: FF_X35_Y25_N17
\datapath|regfile|data~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~401feeder_combout\,
	ena => \datapath|regfile|data~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~401_q\);

-- Location: MLABCELL_X32_Y27_N14
\datapath|regfile|data~1513\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1513_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1509_combout\))))) # (\datapath|ir|data\(17) & (((!\datapath|regfile|data~1509_combout\ & (\datapath|regfile|data~401_q\)) # 
-- (\datapath|regfile|data~1509_combout\ & ((\datapath|regfile|data~433_q\)))))) ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(17) & ((((\datapath|regfile|data~1509_combout\))))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1509_combout\ & 
-- (((\datapath|regfile|data~465_q\)))) # (\datapath|regfile|data~1509_combout\ & (\datapath|regfile|data~497_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(17),
	datab => \datapath|regfile|ALT_INV_data~497_q\,
	datac => \datapath|regfile|ALT_INV_data~465_q\,
	datad => \datapath|regfile|ALT_INV_data~1509_combout\,
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~433_q\,
	datag => \datapath|regfile|ALT_INV_data~401_q\,
	combout => \datapath|regfile|data~1513_combout\);

-- Location: LABCELL_X30_Y30_N2
\datapath|regfile|data~241feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~241feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~241feeder_combout\);

-- Location: FF_X30_Y30_N3
\datapath|regfile|data~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~241feeder_combout\,
	ena => \datapath|regfile|data~1987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~241_q\);

-- Location: LABCELL_X30_Y30_N20
\datapath|regfile|data~177feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~177feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~177feeder_combout\);

-- Location: FF_X30_Y30_N21
\datapath|regfile|data~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~177feeder_combout\,
	ena => \datapath|regfile|data~1985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~177_q\);

-- Location: FF_X29_Y30_N5
\datapath|regfile|data~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~209_q\);

-- Location: FF_X29_Y30_N29
\datapath|regfile|data~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~81_q\);

-- Location: LABCELL_X30_Y30_N28
\datapath|regfile|data~49feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~49feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~49feeder_combout\);

-- Location: FF_X30_Y30_N29
\datapath|regfile|data~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~49feeder_combout\,
	ena => \datapath|regfile|data~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~49_q\);

-- Location: FF_X29_Y30_N3
\datapath|regfile|data~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~113_q\);

-- Location: MLABCELL_X29_Y30_N2
\datapath|regfile|data~1504\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1504_combout\ = ( \datapath|regfile|data~113_q\ & ( \datapath|ir|data\(15) & ( ((\datapath|ir|data\(16)) # (\datapath|ir|data\(17))) # (\datapath|regfile|data~49_q\) ) ) ) # ( !\datapath|regfile|data~113_q\ & ( 
-- \datapath|ir|data\(15) & ( ((\datapath|regfile|data~49_q\ & !\datapath|ir|data\(16))) # (\datapath|ir|data\(17)) ) ) ) # ( \datapath|regfile|data~113_q\ & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~81_q\ & (!\datapath|ir|data\(17) & 
-- \datapath|ir|data\(16))) ) ) ) # ( !\datapath|regfile|data~113_q\ & ( !\datapath|ir|data\(15) & ( (\datapath|regfile|data~81_q\ & (!\datapath|ir|data\(17) & \datapath|ir|data\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000111111000011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~81_q\,
	datab => \datapath|regfile|ALT_INV_data~49_q\,
	datac => \datapath|ir|ALT_INV_data\(17),
	datad => \datapath|ir|ALT_INV_data\(16),
	datae => \datapath|regfile|ALT_INV_data~113_q\,
	dataf => \datapath|ir|ALT_INV_data\(15),
	combout => \datapath|regfile|data~1504_combout\);

-- Location: FF_X30_Y22_N11
\datapath|regfile|data~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~145_q\);

-- Location: MLABCELL_X29_Y30_N6
\datapath|regfile|data~1505\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1505_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1504_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1504_combout\ & ((\datapath|regfile|data~145_q\))) # 
-- (\datapath|regfile|data~1504_combout\ & (\datapath|regfile|data~177_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1504_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1504_combout\ & 
-- ((\datapath|regfile|data~209_q\))) # (\datapath|regfile|data~1504_combout\ & (\datapath|regfile|data~241_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~241_q\,
	datab => \datapath|regfile|ALT_INV_data~177_q\,
	datac => \datapath|regfile|ALT_INV_data~209_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1504_combout\,
	datag => \datapath|regfile|ALT_INV_data~145_q\,
	combout => \datapath|regfile|data~1505_combout\);

-- Location: MLABCELL_X24_Y30_N4
\datapath|regfile|data~1009feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1009feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~1009feeder_combout\);

-- Location: FF_X24_Y30_N5
\datapath|regfile|data~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~1009feeder_combout\,
	ena => \datapath|regfile|data~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~1009_q\);

-- Location: MLABCELL_X24_Y30_N6
\datapath|regfile|data~945feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~945feeder_combout\ = ( \datapath|regfilemux|f[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~17_combout\,
	combout => \datapath|regfile|data~945feeder_combout\);

-- Location: FF_X24_Y30_N7
\datapath|regfile|data~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfile|data~945feeder_combout\,
	ena => \datapath|regfile|data~2015_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~945_q\);

-- Location: FF_X30_Y22_N31
\datapath|regfile|data~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2022_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~977_q\);

-- Location: FF_X24_Y24_N35
\datapath|regfile|data~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~881_q\);

-- Location: FF_X25_Y30_N9
\datapath|regfile|data~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2021_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~849_q\);

-- Location: FF_X30_Y25_N23
\datapath|regfile|data~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2018_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~817_q\);

-- Location: FF_X25_Y30_N11
\datapath|regfile|data~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~785_q\);

-- Location: LABCELL_X25_Y30_N10
\datapath|regfile|data~1525\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1525_combout\ = ( !\datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~785_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|regfile|data~817_q\) # (\datapath|ir|data\(17)))))) 
-- ) ) # ( \datapath|ir|data\(16) & ( (!\datapath|ir|data\(15) & (((\datapath|regfile|data~849_q\ & (!\datapath|ir|data\(17)))))) # (\datapath|ir|data\(15) & ((((\datapath|ir|data\(17)))) # (\datapath|regfile|data~881_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(15),
	datab => \datapath|regfile|ALT_INV_data~881_q\,
	datac => \datapath|regfile|ALT_INV_data~849_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~817_q\,
	datag => \datapath|regfile|ALT_INV_data~785_q\,
	combout => \datapath|regfile|data~1525_combout\);

-- Location: FF_X24_Y30_N39
\datapath|regfile|data~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~17_combout\,
	sload => VCC,
	ena => \datapath|regfile|data~2017_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|regfile|data~913_q\);

-- Location: MLABCELL_X24_Y30_N36
\datapath|regfile|data~1529\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1529_combout\ = ( !\datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1525_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1525_combout\ & ((\datapath|regfile|data~913_q\))) # 
-- (\datapath|regfile|data~1525_combout\ & (\datapath|regfile|data~945_q\))))) ) ) # ( \datapath|ir|data\(16) & ( ((!\datapath|ir|data\(17) & (((\datapath|regfile|data~1525_combout\)))) # (\datapath|ir|data\(17) & ((!\datapath|regfile|data~1525_combout\ & 
-- ((\datapath|regfile|data~977_q\))) # (\datapath|regfile|data~1525_combout\ & (\datapath|regfile|data~1009_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfile|ALT_INV_data~1009_q\,
	datab => \datapath|regfile|ALT_INV_data~945_q\,
	datac => \datapath|regfile|ALT_INV_data~977_q\,
	datad => \datapath|ir|ALT_INV_data\(17),
	datae => \datapath|ir|ALT_INV_data\(16),
	dataf => \datapath|regfile|ALT_INV_data~1525_combout\,
	datag => \datapath|regfile|ALT_INV_data~913_q\,
	combout => \datapath|regfile|data~1529_combout\);

-- Location: LABCELL_X22_Y27_N34
\datapath|regfile|data~1533\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfile|data~1533_combout\ = ( \datapath|regfile|data~1505_combout\ & ( \datapath|regfile|data~1529_combout\ & ( (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1513_combout\)))) # (\datapath|ir|data\(19) & 
-- (((\datapath|regfile|data~1521_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( !\datapath|regfile|data~1505_combout\ & ( \datapath|regfile|data~1529_combout\ & ( (!\datapath|ir|data\(19) & (\datapath|ir|data\(18) & 
-- ((\datapath|regfile|data~1513_combout\)))) # (\datapath|ir|data\(19) & (((\datapath|regfile|data~1521_combout\)) # (\datapath|ir|data\(18)))) ) ) ) # ( \datapath|regfile|data~1505_combout\ & ( !\datapath|regfile|data~1529_combout\ & ( 
-- (!\datapath|ir|data\(19) & ((!\datapath|ir|data\(18)) # ((\datapath|regfile|data~1513_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1521_combout\))) ) ) ) # ( !\datapath|regfile|data~1505_combout\ & ( 
-- !\datapath|regfile|data~1529_combout\ & ( (!\datapath|ir|data\(19) & (\datapath|ir|data\(18) & ((\datapath|regfile|data~1513_combout\)))) # (\datapath|ir|data\(19) & (!\datapath|ir|data\(18) & (\datapath|regfile|data~1521_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ir|ALT_INV_data\(19),
	datab => \datapath|ir|ALT_INV_data\(18),
	datac => \datapath|regfile|ALT_INV_data~1521_combout\,
	datad => \datapath|regfile|ALT_INV_data~1513_combout\,
	datae => \datapath|regfile|ALT_INV_data~1505_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1529_combout\,
	combout => \datapath|regfile|data~1533_combout\);

-- Location: MLABCELL_X21_Y27_N10
\datapath|alu|ShiftRight1~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~3_combout\ = ( \datapath|regfile|data~1443_combout\ & ( \datapath|regfile|data~1503_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1533_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1473_combout\)))) ) ) ) # ( !\datapath|regfile|data~1443_combout\ & ( \datapath|regfile|data~1503_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alumux2|f[1]~4_combout\)) # 
-- (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1533_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1473_combout\))))) ) ) ) # ( \datapath|regfile|data~1443_combout\ & ( 
-- !\datapath|regfile|data~1503_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (\datapath|alumux2|f[1]~4_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1533_combout\)) # 
-- (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1473_combout\))))) ) ) ) # ( !\datapath|regfile|data~1443_combout\ & ( !\datapath|regfile|data~1503_combout\ & ( (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & 
-- (\datapath|regfile|data~1533_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & ((\datapath|regfile|data~1473_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datac => \datapath|regfile|ALT_INV_data~1533_combout\,
	datad => \datapath|regfile|ALT_INV_data~1473_combout\,
	datae => \datapath|regfile|ALT_INV_data~1443_combout\,
	dataf => \datapath|regfile|ALT_INV_data~1503_combout\,
	combout => \datapath|alu|ShiftRight1~3_combout\);

-- Location: MLABCELL_X21_Y30_N20
\datapath|alu|ShiftRight1~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight1~4_combout\ = ( \datapath|alu|ShiftRight1~2_combout\ & ( \datapath|alu|ShiftRight1~1_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (((\datapath|alu|ShiftLeft0~0_combout\)) # (\datapath|alu|ShiftRight1~3_combout\))) # 
-- (\datapath|alumux2|f[2]~6_combout\ & (((!\datapath|alu|ShiftLeft0~0_combout\) # (\datapath|alu|ShiftRight1~0_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~2_combout\ & ( \datapath|alu|ShiftRight1~1_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & 
-- (((\datapath|alu|ShiftLeft0~0_combout\)) # (\datapath|alu|ShiftRight1~3_combout\))) # (\datapath|alumux2|f[2]~6_combout\ & (((\datapath|alu|ShiftRight1~0_combout\ & \datapath|alu|ShiftLeft0~0_combout\)))) ) ) ) # ( \datapath|alu|ShiftRight1~2_combout\ & ( 
-- !\datapath|alu|ShiftRight1~1_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftRight1~3_combout\ & ((!\datapath|alu|ShiftLeft0~0_combout\)))) # (\datapath|alumux2|f[2]~6_combout\ & (((!\datapath|alu|ShiftLeft0~0_combout\) # 
-- (\datapath|alu|ShiftRight1~0_combout\)))) ) ) ) # ( !\datapath|alu|ShiftRight1~2_combout\ & ( !\datapath|alu|ShiftRight1~1_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\ & (\datapath|alu|ShiftRight1~3_combout\ & 
-- ((!\datapath|alu|ShiftLeft0~0_combout\)))) # (\datapath|alumux2|f[2]~6_combout\ & (((\datapath|alu|ShiftRight1~0_combout\ & \datapath|alu|ShiftLeft0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight1~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight1~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight1~1_combout\,
	combout => \datapath|alu|ShiftRight1~4_combout\);

-- Location: MLABCELL_X21_Y30_N28
\datapath|alu|ShiftRight0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~1_combout\ = ( \datapath|regfile|data~1053DUPLICATE_combout\ & ( \datapath|alumux2|f[0]~2_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1953_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|regfile|data~1983_combout\))) ) ) ) # ( !\datapath|regfile|data~1053DUPLICATE_combout\ & ( \datapath|alumux2|f[0]~2_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\ & (\datapath|regfile|data~1953_combout\)) # (\datapath|alumux2|f[1]~4_combout\ 
-- & ((\datapath|regfile|data~1983_combout\))) ) ) ) # ( \datapath|regfile|data~1053DUPLICATE_combout\ & ( !\datapath|alumux2|f[0]~2_combout\ & ( (!\datapath|alumux2|f[1]~4_combout\) # (\datapath|regfile|data~1923_combout\) ) ) ) # ( 
-- !\datapath|regfile|data~1053DUPLICATE_combout\ & ( !\datapath|alumux2|f[0]~2_combout\ & ( (\datapath|alumux2|f[1]~4_combout\ & \datapath|regfile|data~1923_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|regfile|ALT_INV_data~1923_combout\,
	datac => \datapath|regfile|ALT_INV_data~1953_combout\,
	datad => \datapath|regfile|ALT_INV_data~1983_combout\,
	datae => \datapath|regfile|ALT_INV_data~1053DUPLICATE_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	combout => \datapath|alu|ShiftRight0~1_combout\);

-- Location: MLABCELL_X21_Y30_N8
\datapath|alu|ShiftRight0~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~2_combout\ = ( \datapath|alu|ShiftRight0~1_combout\ & ( (!\datapath|alumux2|f[2]~6_combout\) # ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alu|ShiftRight1~8_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|alu|ShiftRight1~7_combout\)))) ) ) # ( !\datapath|alu|ShiftRight0~1_combout\ & ( (\datapath|alumux2|f[2]~6_combout\ & ((!\datapath|alumux2|f[1]~4_combout\ & (\datapath|alu|ShiftRight1~8_combout\)) # (\datapath|alumux2|f[1]~4_combout\ & 
-- ((\datapath|alu|ShiftRight1~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~4_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~8_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~7_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~1_combout\,
	combout => \datapath|alu|ShiftRight0~2_combout\);

-- Location: MLABCELL_X21_Y30_N6
\datapath|alu|ShiftRight0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|ShiftRight0~5_combout\ = ( \datapath|alu|ShiftRight0~2_combout\ & ( \datapath|alu|ShiftRight0~0_combout\ & ( ((\datapath|alu|ShiftRight0~3_combout\ & \datapath|alu|ShiftRight1~4_combout\)) # (\datapath|alu|ShiftRight0~4_combout\) ) ) ) # ( 
-- !\datapath|alu|ShiftRight0~2_combout\ & ( \datapath|alu|ShiftRight0~0_combout\ & ( (!\datapath|alu|ShiftRight0~3_combout\ & (\datapath|alu|ShiftRight0~4_combout\ & (\datapath|alu|ShiftLeft0~0_combout\))) # (\datapath|alu|ShiftRight0~3_combout\ & 
-- (((\datapath|alu|ShiftRight0~4_combout\ & \datapath|alu|ShiftLeft0~0_combout\)) # (\datapath|alu|ShiftRight1~4_combout\))) ) ) ) # ( \datapath|alu|ShiftRight0~2_combout\ & ( !\datapath|alu|ShiftRight0~0_combout\ & ( (!\datapath|alu|ShiftRight0~3_combout\ 
-- & (\datapath|alu|ShiftRight0~4_combout\ & (!\datapath|alu|ShiftLeft0~0_combout\))) # (\datapath|alu|ShiftRight0~3_combout\ & (((\datapath|alu|ShiftRight0~4_combout\ & !\datapath|alu|ShiftLeft0~0_combout\)) # (\datapath|alu|ShiftRight1~4_combout\))) ) ) ) 
-- # ( !\datapath|alu|ShiftRight0~2_combout\ & ( !\datapath|alu|ShiftRight0~0_combout\ & ( (\datapath|alu|ShiftRight0~3_combout\ & \datapath|alu|ShiftRight1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100000111010100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight0~3_combout\,
	datab => \datapath|alu|ALT_INV_ShiftRight0~4_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight1~4_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~2_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~0_combout\,
	combout => \datapath|alu|ShiftRight0~5_combout\);

-- Location: MLABCELL_X21_Y30_N12
\datapath|alu|Selector31~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector31~1_combout\ = ( \datapath|alu|ShiftRight0~5_combout\ & ( (!\control|aluop[2]~0_combout\) # ((!\datapath|alumux2|f[4]~8_combout\ & (\datapath|alumux1|f[0]~1_combout\ & \datapath|alu|ShiftRight1~9_combout\))) ) ) # ( 
-- !\datapath|alu|ShiftRight0~5_combout\ & ( (!\datapath|alumux2|f[4]~8_combout\ & (\datapath|alumux1|f[0]~1_combout\ & (\datapath|alu|ShiftRight1~9_combout\ & \control|aluop[2]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011111111000000101111111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~8_combout\,
	datab => \datapath|alumux1|ALT_INV_f[0]~1_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight1~9_combout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~5_combout\,
	combout => \datapath|alu|Selector31~1_combout\);

-- Location: MLABCELL_X21_Y30_N32
\datapath|alu|Selector31~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector31~0_combout\ = ( \control|aluop[2]~0_combout\ & ( \datapath|alu|ShiftRight0~5_combout\ & ( (!\datapath|alu|Selector1~0_combout\) # (\datapath|alu|Add1~5_sumout\) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( 
-- \datapath|alu|ShiftRight0~5_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alu|Selector1~0_combout\ & \datapath|alumux1|f[0]~1_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alu|Selector1~0_combout\) # 
-- (\datapath|alumux1|f[0]~1_combout\))) ) ) ) # ( \control|aluop[2]~0_combout\ & ( !\datapath|alu|ShiftRight0~5_combout\ & ( (\datapath|alu|Selector1~0_combout\ & \datapath|alu|Add1~5_sumout\) ) ) ) # ( !\control|aluop[2]~0_combout\ & ( 
-- !\datapath|alu|ShiftRight0~5_combout\ & ( (!\datapath|alumux2|f[0]~2_combout\ & (!\datapath|alu|Selector1~0_combout\ & \datapath|alumux1|f[0]~1_combout\)) # (\datapath|alumux2|f[0]~2_combout\ & ((!\datapath|alu|Selector1~0_combout\) # 
-- (\datapath|alumux1|f[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011011101000000110000001101000100110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datac => \datapath|alu|ALT_INV_Add1~5_sumout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~1_combout\,
	datae => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~5_combout\,
	combout => \datapath|alu|Selector31~0_combout\);

-- Location: MLABCELL_X21_Y30_N16
\datapath|alu|Selector31~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector31~2_combout\ = ( \datapath|alu|Selector31~0_combout\ & ( ((!\datapath|alu|Selector1~0_combout\ & (\datapath|alu|Add0~1_sumout\)) # (\datapath|alu|Selector1~0_combout\ & ((\datapath|alu|Selector31~1_combout\)))) # 
-- (\control|aluop[1]~1_combout\) ) ) # ( !\datapath|alu|Selector31~0_combout\ & ( (!\control|aluop[1]~1_combout\ & ((!\datapath|alu|Selector1~0_combout\ & (\datapath|alu|Add0~1_sumout\)) # (\datapath|alu|Selector1~0_combout\ & 
-- ((\datapath|alu|Selector31~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[1]~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector1~0_combout\,
	datac => \datapath|alu|ALT_INV_Add0~1_sumout\,
	datad => \datapath|alu|ALT_INV_Selector31~1_combout\,
	dataf => \datapath|alu|ALT_INV_Selector31~0_combout\,
	combout => \datapath|alu|Selector31~2_combout\);

-- Location: MLABCELL_X35_Y29_N18
\control|load_mar\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|load_mar~combout\ = ( \control|state.calc_addr~q\ & ( \control|state.fetch1~q\ ) ) # ( \control|state.calc_addr~q\ & ( !\control|state.fetch1~q\ ) ) # ( !\control|state.calc_addr~q\ & ( !\control|state.fetch1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_state.calc_addr~q\,
	dataf => \control|ALT_INV_state.fetch1~q\,
	combout => \control|load_mar~combout\);

-- Location: FF_X21_Y30_N17
\datapath|mar|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector31~2_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(0));

-- Location: FF_X29_Y25_N17
\datapath|mar|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector30~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(1));

-- Location: MLABCELL_X29_Y28_N34
\datapath|alu|Selector29~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector29~2_combout\ = ( \datapath|alu|Selector29~0_combout\ & ( \datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector29~3_combout\) # (\datapath|alu|Selector28~5_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (((!\datapath|alu|Selector28~5_combout\)) # (\datapath|alu|Add0~9_sumout\))) ) ) ) # ( !\datapath|alu|Selector29~0_combout\ & ( \datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & 
-- (((\datapath|alu|Selector29~3_combout\) # (\datapath|alu|Selector28~5_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Add0~9_sumout\ & (\datapath|alu|Selector28~5_combout\))) ) ) ) # ( \datapath|alu|Selector29~0_combout\ & ( 
-- !\datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (((!\datapath|alu|Selector28~5_combout\ & \datapath|alu|Selector29~3_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (((!\datapath|alu|Selector28~5_combout\)) # 
-- (\datapath|alu|Add0~9_sumout\))) ) ) ) # ( !\datapath|alu|Selector29~0_combout\ & ( !\datapath|alu|Selector29~1_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (((!\datapath|alu|Selector28~5_combout\ & \datapath|alu|Selector29~3_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Add0~9_sumout\ & (\datapath|alu|Selector28~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datab => \datapath|alu|ALT_INV_Add0~9_sumout\,
	datac => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datad => \datapath|alu|ALT_INV_Selector29~3_combout\,
	datae => \datapath|alu|ALT_INV_Selector29~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector29~1_combout\,
	combout => \datapath|alu|Selector29~2_combout\);

-- Location: FF_X29_Y28_N35
\datapath|mar|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector29~2_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(2));

-- Location: FF_X29_Y27_N33
\datapath|mar|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector28~9_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(3));

-- Location: FF_X21_Y24_N9
\datapath|mar|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector27~2_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(4));

-- Location: MLABCELL_X29_Y27_N2
\datapath|marmux|f[5]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|marmux|f[5]~0_combout\ = ( \datapath|alu|Selector26~2_combout\ & ( (!\datapath|pc|data\(6)) # (\control|state.calc_addr~q\) ) ) # ( !\datapath|alu|Selector26~2_combout\ & ( (!\datapath|pc|data\(6) & !\control|state.calc_addr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pc|ALT_INV_data\(6),
	datac => \control|ALT_INV_state.calc_addr~q\,
	dataf => \datapath|alu|ALT_INV_Selector26~2_combout\,
	combout => \datapath|marmux|f[5]~0_combout\);

-- Location: FF_X29_Y27_N3
\datapath|mar|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|marmux|f[5]~0_combout\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(5));

-- Location: MLABCELL_X29_Y27_N20
\datapath|marmux|f[6]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|marmux|f[6]~1_combout\ = ( \datapath|alu|Selector25~2_combout\ & ( (!\datapath|pc|data\(6)) # (\control|state.calc_addr~q\) ) ) # ( !\datapath|alu|Selector25~2_combout\ & ( (!\datapath|pc|data\(6) & !\control|state.calc_addr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pc|ALT_INV_data\(6),
	datad => \control|ALT_INV_state.calc_addr~q\,
	dataf => \datapath|alu|ALT_INV_Selector25~2_combout\,
	combout => \datapath|marmux|f[6]~1_combout\);

-- Location: FF_X29_Y27_N21
\datapath|mar|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|marmux|f[6]~1_combout\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(6));

-- Location: LABCELL_X25_Y22_N8
\datapath|alu|Selector24~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector24~2_combout\ = ( \datapath|alu|Add0~29_sumout\ & ( \datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & ((!\datapath|alu|Selector28~5_combout\) # ((\datapath|alu|Selector24~1_combout\)))) # 
-- (\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector24~0_combout\)) # (\datapath|alu|Selector28~5_combout\))) ) ) ) # ( !\datapath|alu|Add0~29_sumout\ & ( \datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & 
-- ((!\datapath|alu|Selector28~5_combout\) # ((\datapath|alu|Selector24~1_combout\)))) # (\datapath|alu|Selector28~4_combout\ & (!\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Selector24~0_combout\)))) ) ) ) # ( \datapath|alu|Add0~29_sumout\ & ( 
-- !\datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector24~1_combout\))) # (\datapath|alu|Selector28~4_combout\ & (((\datapath|alu|Selector24~0_combout\)) # 
-- (\datapath|alu|Selector28~5_combout\))) ) ) ) # ( !\datapath|alu|Add0~29_sumout\ & ( !\datapath|alu|Selector24~3_combout\ & ( (!\datapath|alu|Selector28~4_combout\ & (\datapath|alu|Selector28~5_combout\ & (\datapath|alu|Selector24~1_combout\))) # 
-- (\datapath|alu|Selector28~4_combout\ & (!\datapath|alu|Selector28~5_combout\ & ((\datapath|alu|Selector24~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~4_combout\,
	datab => \datapath|alu|ALT_INV_Selector28~5_combout\,
	datac => \datapath|alu|ALT_INV_Selector24~1_combout\,
	datad => \datapath|alu|ALT_INV_Selector24~0_combout\,
	datae => \datapath|alu|ALT_INV_Add0~29_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector24~3_combout\,
	combout => \datapath|alu|Selector24~2_combout\);

-- Location: FF_X25_Y22_N9
\datapath|mar|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector24~2_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(7));

-- Location: FF_X29_Y21_N11
\datapath|mar|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector23~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(8));

-- Location: FF_X25_Y21_N35
\datapath|mar|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector22~4_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(9));

-- Location: FF_X29_Y21_N39
\datapath|mar|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector21~5_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(10));

-- Location: FF_X29_Y23_N19
\datapath|mar|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector20~4_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(11));

-- Location: FF_X22_Y25_N17
\datapath|mar|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector19~7_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(12));

-- Location: LABCELL_X30_Y21_N10
\datapath|alu|Selector18~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector18~5_combout\ = ( \datapath|alu|Selector18~4_combout\ & ( \datapath|alu|Selector18~6_combout\ & ( ((!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector18~1_combout\)) # (\datapath|alu|Selector28~3_combout\) ) ) ) # ( 
-- !\datapath|alu|Selector18~4_combout\ & ( \datapath|alu|Selector18~6_combout\ & ( ((!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector18~1_combout\)) # (\datapath|alu|Selector28~3_combout\) ) ) ) # ( \datapath|alu|Selector18~4_combout\ & ( 
-- !\datapath|alu|Selector18~6_combout\ & ( ((!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector18~1_combout\)) # (\datapath|alu|Selector28~3_combout\) ) ) ) # ( !\datapath|alu|Selector18~4_combout\ & ( !\datapath|alu|Selector18~6_combout\ & ( 
-- (!\datapath|alu|Selector28~3_combout\ & (!\datapath|alumux1|f[0]~0_combout\ & \datapath|alu|Selector18~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010101011111010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector18~1_combout\,
	datae => \datapath|alu|ALT_INV_Selector18~4_combout\,
	dataf => \datapath|alu|ALT_INV_Selector18~6_combout\,
	combout => \datapath|alu|Selector18~5_combout\);

-- Location: FF_X30_Y21_N11
\datapath|mar|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector18~5_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(13));

-- Location: FF_X25_Y25_N27
\datapath|mar|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector17~7_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(14));

-- Location: FF_X27_Y22_N25
\datapath|mar|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector16~5_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(15));

-- Location: FF_X26_Y30_N17
\datapath|mar|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector15~4_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(16));

-- Location: LABCELL_X30_Y22_N8
\datapath|alu|Selector14~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector14~3_combout\ = ( \control|aluop[2]~0_combout\ & ( \datapath|alu|Selector14~1_combout\ ) ) # ( !\control|aluop[2]~0_combout\ & ( \datapath|alu|Selector14~1_combout\ & ( \datapath|alu|Selector14~2_combout\ ) ) ) # ( 
-- !\control|aluop[2]~0_combout\ & ( !\datapath|alu|Selector14~1_combout\ & ( \datapath|alu|Selector14~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector14~2_combout\,
	datae => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector14~1_combout\,
	combout => \datapath|alu|Selector14~3_combout\);

-- Location: FF_X30_Y22_N9
\datapath|mar|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector14~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(17));

-- Location: MLABCELL_X29_Y25_N4
\datapath|alu|Selector13~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector13~3_combout\ = ( \datapath|alu|Selector13~1_combout\ & ( (\control|aluop[2]~0_combout\) # (\datapath|alu|Selector13~2_combout\) ) ) # ( !\datapath|alu|Selector13~1_combout\ & ( (\datapath|alu|Selector13~2_combout\ & 
-- !\control|aluop[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alu|ALT_INV_Selector13~2_combout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector13~1_combout\,
	combout => \datapath|alu|Selector13~3_combout\);

-- Location: FF_X29_Y25_N5
\datapath|mar|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector13~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(18));

-- Location: LABCELL_X30_Y27_N24
\datapath|alu|Selector12~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector12~4_combout\ = ( \datapath|alu|Selector4~2_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & ((\datapath|alu|ShiftRight0~36_combout\))) # (\datapath|alu|Selector4~1_combout\ & (\datapath|alumux1|f[31]~8_combout\)) ) ) # ( 
-- !\datapath|alu|Selector4~2_combout\ & ( !\datapath|alu|Selector4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000111111001111110000111100000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~36_combout\,
	datae => \datapath|alu|ALT_INV_Selector4~2_combout\,
	combout => \datapath|alu|Selector12~4_combout\);

-- Location: LABCELL_X30_Y23_N26
\datapath|alu|Selector12~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector12~3_combout\ = ( \datapath|alu|Selector12~2_combout\ & ( \datapath|alu|Selector12~0_combout\ & ( (!\control|aluop[2]~0_combout\) # (((\datapath|alu|Add1~81_sumout\ & !\datapath|alu|Selector4~2_combout\)) # 
-- (\datapath|alu|Selector12~4_combout\)) ) ) ) # ( !\datapath|alu|Selector12~2_combout\ & ( \datapath|alu|Selector12~0_combout\ & ( (\control|aluop[2]~0_combout\ & (((\datapath|alu|Add1~81_sumout\ & !\datapath|alu|Selector4~2_combout\)) # 
-- (\datapath|alu|Selector12~4_combout\))) ) ) ) # ( \datapath|alu|Selector12~2_combout\ & ( !\datapath|alu|Selector12~0_combout\ & ( (!\control|aluop[2]~0_combout\) # ((!\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Add1~81_sumout\ & 
-- !\datapath|alu|Selector12~4_combout\)) # (\datapath|alu|Selector4~2_combout\ & ((\datapath|alu|Selector12~4_combout\)))) ) ) ) # ( !\datapath|alu|Selector12~2_combout\ & ( !\datapath|alu|Selector12~0_combout\ & ( (\control|aluop[2]~0_combout\ & 
-- ((!\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Add1~81_sumout\ & !\datapath|alu|Selector12~4_combout\)) # (\datapath|alu|Selector4~2_combout\ & ((\datapath|alu|Selector12~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000011110111001100111100010000001100111101110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Add1~81_sumout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector12~4_combout\,
	datae => \datapath|alu|ALT_INV_Selector12~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector12~0_combout\,
	combout => \datapath|alu|Selector12~3_combout\);

-- Location: FF_X30_Y23_N27
\datapath|mar|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector12~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(19));

-- Location: MLABCELL_X21_Y24_N12
\datapath|alu|Selector11~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector11~4_combout\ = ( \datapath|alu|ShiftRight0~32_combout\ & ( \datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~1_combout\) # (\datapath|alu|Selector4~2_combout\) ) ) ) # ( !\datapath|alu|ShiftRight0~32_combout\ & ( 
-- \datapath|alumux1|f[31]~8_combout\ & ( !\datapath|alu|Selector4~2_combout\ $ (\datapath|alu|Selector4~1_combout\) ) ) ) # ( \datapath|alu|ShiftRight0~32_combout\ & ( !\datapath|alumux1|f[31]~8_combout\ & ( !\datapath|alu|Selector4~1_combout\ ) ) ) # ( 
-- !\datapath|alu|ShiftRight0~32_combout\ & ( !\datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & !\datapath|alu|Selector4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000111111110000000011001100001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datae => \datapath|alu|ALT_INV_ShiftRight0~32_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	combout => \datapath|alu|Selector11~4_combout\);

-- Location: MLABCELL_X21_Y24_N4
\datapath|alu|Selector11~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector11~3_combout\ = ( \datapath|alu|Add1~85_sumout\ & ( \datapath|alu|Selector11~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector11~2_combout\)))) # (\control|aluop[2]~0_combout\ & 
-- (((!\datapath|alu|Selector4~2_combout\)) # (\datapath|alu|Selector11~4_combout\))) ) ) ) # ( !\datapath|alu|Add1~85_sumout\ & ( \datapath|alu|Selector11~0_combout\ & ( (!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector11~2_combout\))) # 
-- (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector11~4_combout\)) ) ) ) # ( \datapath|alu|Add1~85_sumout\ & ( !\datapath|alu|Selector11~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector11~2_combout\)))) # 
-- (\control|aluop[2]~0_combout\ & (!\datapath|alu|Selector11~4_combout\ $ (((\datapath|alu|Selector4~2_combout\))))) ) ) ) # ( !\datapath|alu|Add1~85_sumout\ & ( !\datapath|alu|Selector11~0_combout\ & ( (!\control|aluop[2]~0_combout\ & 
-- (((\datapath|alu|Selector11~2_combout\)))) # (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector11~4_combout\ & ((\datapath|alu|Selector4~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101001011100001110100011101000111010011111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector11~4_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector11~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alu|ALT_INV_Add1~85_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector11~0_combout\,
	combout => \datapath|alu|Selector11~3_combout\);

-- Location: FF_X21_Y24_N5
\datapath|mar|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector11~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(20));

-- Location: LABCELL_X25_Y27_N10
\datapath|alu|Selector10~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector10~4_combout\ = ( \datapath|alu|Selector4~1_combout\ & ( (\datapath|alumux1|f[31]~8_combout\ & \datapath|alu|Selector4~2_combout\) ) ) # ( !\datapath|alu|Selector4~1_combout\ & ( (!\datapath|alu|Selector4~2_combout\) # 
-- (\datapath|alu|ShiftRight0~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_ShiftRight0~28_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector4~1_combout\,
	combout => \datapath|alu|Selector10~4_combout\);

-- Location: LABCELL_X25_Y27_N32
\datapath|alu|Selector10~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector10~3_combout\ = ( \datapath|alu|Selector4~2_combout\ & ( \datapath|alu|Selector10~4_combout\ & ( (\datapath|alu|Selector10~2_combout\) # (\control|aluop[2]~0_combout\) ) ) ) # ( !\datapath|alu|Selector4~2_combout\ & ( 
-- \datapath|alu|Selector10~4_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector10~2_combout\)) # (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector10~0_combout\))) ) ) ) # ( \datapath|alu|Selector4~2_combout\ & ( 
-- !\datapath|alu|Selector10~4_combout\ & ( (!\control|aluop[2]~0_combout\ & \datapath|alu|Selector10~2_combout\) ) ) ) # ( !\datapath|alu|Selector4~2_combout\ & ( !\datapath|alu|Selector10~4_combout\ & ( (!\control|aluop[2]~0_combout\ & 
-- (\datapath|alu|Selector10~2_combout\)) # (\control|aluop[2]~0_combout\ & ((\datapath|alu|Add1~89_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100010001000100111001001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector10~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector10~0_combout\,
	datad => \datapath|alu|ALT_INV_Add1~89_sumout\,
	datae => \datapath|alu|ALT_INV_Selector4~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector10~4_combout\,
	combout => \datapath|alu|Selector10~3_combout\);

-- Location: FF_X25_Y27_N33
\datapath|mar|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector10~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(21));

-- Location: LABCELL_X30_Y27_N6
\datapath|alu|Selector9~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector9~4_combout\ = ( \datapath|alumux1|f[31]~8_combout\ & ( \datapath|alu|ShiftRight0~24_combout\ & ( (!\datapath|alu|Selector4~1_combout\) # (\datapath|alu|Selector4~2_combout\) ) ) ) # ( !\datapath|alumux1|f[31]~8_combout\ & ( 
-- \datapath|alu|ShiftRight0~24_combout\ & ( !\datapath|alu|Selector4~1_combout\ ) ) ) # ( \datapath|alumux1|f[31]~8_combout\ & ( !\datapath|alu|ShiftRight0~24_combout\ & ( !\datapath|alu|Selector4~1_combout\ $ (\datapath|alu|Selector4~2_combout\) ) ) ) # ( 
-- !\datapath|alumux1|f[31]~8_combout\ & ( !\datapath|alu|ShiftRight0~24_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & !\datapath|alu|Selector4~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101001011010010110101010101010101010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~24_combout\,
	combout => \datapath|alu|Selector9~4_combout\);

-- Location: MLABCELL_X29_Y21_N32
\datapath|alu|Selector9~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector9~3_combout\ = ( \datapath|alu|Add1~93_sumout\ & ( \datapath|alu|Selector9~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector9~2_combout\)) # (\control|aluop[2]~0_combout\ & 
-- (((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|Selector9~4_combout\)))) ) ) ) # ( !\datapath|alu|Add1~93_sumout\ & ( \datapath|alu|Selector9~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector9~2_combout\)) # 
-- (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector9~4_combout\))) ) ) ) # ( \datapath|alu|Add1~93_sumout\ & ( !\datapath|alu|Selector9~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector9~2_combout\)) # 
-- (\control|aluop[2]~0_combout\ & ((!\datapath|alu|Selector4~2_combout\ $ (\datapath|alu|Selector9~4_combout\)))) ) ) ) # ( !\datapath|alu|Add1~93_sumout\ & ( !\datapath|alu|Selector9~0_combout\ & ( (!\control|aluop[2]~0_combout\ & 
-- (\datapath|alu|Selector9~2_combout\)) # (\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector4~2_combout\ & \datapath|alu|Selector9~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010011010111000101001101010000010111110101110001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector9~2_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector9~4_combout\,
	datae => \datapath|alu|ALT_INV_Add1~93_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector9~0_combout\,
	combout => \datapath|alu|Selector9~3_combout\);

-- Location: FF_X29_Y21_N33
\datapath|mar|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector9~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(22));

-- Location: LABCELL_X25_Y22_N14
\datapath|alu|Selector8~0DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector8~0DUPLICATE_combout\ = ( \datapath|alu|ShiftLeft0~111_combout\ & ( \datapath|alu|Add0~93_sumout\ & ( (!\datapath|alu|Selector28~10_combout\) # ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~70_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~61_combout\)))) ) ) ) # ( !\datapath|alu|ShiftLeft0~111_combout\ & ( \datapath|alu|Add0~93_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (!\datapath|alu|Selector4~0_combout\)) # 
-- (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~70_combout\)) # (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~61_combout\))))) ) ) ) # ( \datapath|alu|ShiftLeft0~111_combout\ & ( 
-- !\datapath|alu|Add0~93_sumout\ & ( (!\datapath|alu|Selector28~10_combout\ & (\datapath|alu|Selector4~0_combout\)) # (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & (\datapath|alu|ShiftLeft0~70_combout\)) # 
-- (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~61_combout\))))) ) ) ) # ( !\datapath|alu|ShiftLeft0~111_combout\ & ( !\datapath|alu|Add0~93_sumout\ & ( (\datapath|alu|Selector28~10_combout\ & ((!\datapath|alu|Selector4~0_combout\ & 
-- (\datapath|alu|ShiftLeft0~70_combout\)) # (\datapath|alu|Selector4~0_combout\ & ((\datapath|alu|ShiftLeft0~61_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector28~10_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~0_combout\,
	datac => \datapath|alu|ALT_INV_ShiftLeft0~70_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~61_combout\,
	datae => \datapath|alu|ALT_INV_ShiftLeft0~111_combout\,
	dataf => \datapath|alu|ALT_INV_Add0~93_sumout\,
	combout => \datapath|alu|Selector8~0DUPLICATE_combout\);

-- Location: LABCELL_X25_Y22_N6
\datapath|alu|Selector8~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector8~2_combout\ = ( \datapath|alu|Add1~97_sumout\ & ( \datapath|alu|Selector8~1_combout\ & ( (!\control|aluop[2]~0_combout\) # ((!\datapath|alu|Selector8~3_combout\ & ((!\datapath|alu|Selector4~2_combout\))) # 
-- (\datapath|alu|Selector8~3_combout\ & ((\datapath|alu|Selector4~2_combout\) # (\datapath|alu|Selector8~0DUPLICATE_combout\)))) ) ) ) # ( !\datapath|alu|Add1~97_sumout\ & ( \datapath|alu|Selector8~1_combout\ & ( (!\control|aluop[2]~0_combout\) # 
-- ((\datapath|alu|Selector8~3_combout\ & ((\datapath|alu|Selector4~2_combout\) # (\datapath|alu|Selector8~0DUPLICATE_combout\)))) ) ) ) # ( \datapath|alu|Add1~97_sumout\ & ( !\datapath|alu|Selector8~1_combout\ & ( (\control|aluop[2]~0_combout\ & 
-- ((!\datapath|alu|Selector8~3_combout\ & ((!\datapath|alu|Selector4~2_combout\))) # (\datapath|alu|Selector8~3_combout\ & ((\datapath|alu|Selector4~2_combout\) # (\datapath|alu|Selector8~0DUPLICATE_combout\))))) ) ) ) # ( !\datapath|alu|Add1~97_sumout\ & ( 
-- !\datapath|alu|Selector8~1_combout\ & ( (\datapath|alu|Selector8~3_combout\ & (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector4~2_combout\) # (\datapath|alu|Selector8~0DUPLICATE_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000010110000010111110001111101011111101111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector8~3_combout\,
	datab => \datapath|alu|ALT_INV_Selector8~0DUPLICATE_combout\,
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datae => \datapath|alu|ALT_INV_Add1~97_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector8~1_combout\,
	combout => \datapath|alu|Selector8~2_combout\);

-- Location: FF_X25_Y22_N7
\datapath|mar|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector8~2_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(23));

-- Location: MLABCELL_X21_Y22_N2
\datapath|alu|Selector7~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector7~4_combout\ = ( \datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & (!\datapath|alu|Selector4~1_combout\)) # (\datapath|alu|Selector4~2_combout\ & ((\datapath|alu|ShiftRight0~19_combout\) # 
-- (\datapath|alu|Selector4~1_combout\))) ) ) # ( !\datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|ShiftRight0~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111000010100101111101011010010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datad => \datapath|alu|ALT_INV_ShiftRight0~19_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	combout => \datapath|alu|Selector7~4_combout\);

-- Location: LABCELL_X19_Y23_N0
\datapath|alu|Selector7~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector7~3_combout\ = ( \datapath|alu|Selector7~2_combout\ & ( \datapath|alu|Selector7~0_combout\ & ( (!\control|aluop[2]~0_combout\) # (((!\datapath|alu|Selector4~2_combout\ & \datapath|alu|Add1~101_sumout\)) # 
-- (\datapath|alu|Selector7~4_combout\)) ) ) ) # ( !\datapath|alu|Selector7~2_combout\ & ( \datapath|alu|Selector7~0_combout\ & ( (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector4~2_combout\ & \datapath|alu|Add1~101_sumout\)) # 
-- (\datapath|alu|Selector7~4_combout\))) ) ) ) # ( \datapath|alu|Selector7~2_combout\ & ( !\datapath|alu|Selector7~0_combout\ & ( (!\control|aluop[2]~0_combout\) # ((!\datapath|alu|Selector4~2_combout\ & (!\datapath|alu|Selector7~4_combout\ & 
-- \datapath|alu|Add1~101_sumout\)) # (\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Selector7~4_combout\))) ) ) ) # ( !\datapath|alu|Selector7~2_combout\ & ( !\datapath|alu|Selector7~0_combout\ & ( (\control|aluop[2]~0_combout\ & 
-- ((!\datapath|alu|Selector4~2_combout\ & (!\datapath|alu|Selector7~4_combout\ & \datapath|alu|Add1~101_sumout\)) # (\datapath|alu|Selector4~2_combout\ & (\datapath|alu|Selector7~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000001101010111110101100000101010001011010111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~0_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \datapath|alu|ALT_INV_Selector7~4_combout\,
	datad => \datapath|alu|ALT_INV_Add1~101_sumout\,
	datae => \datapath|alu|ALT_INV_Selector7~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector7~0_combout\,
	combout => \datapath|alu|Selector7~3_combout\);

-- Location: FF_X19_Y23_N1
\datapath|mar|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector7~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(24));

-- Location: LABCELL_X25_Y21_N4
\datapath|alu|Selector6~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector6~4_combout\ = ( \datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|ShiftRight0~20_combout\))) # (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alu|Selector4~2_combout\))) ) ) # ( !\datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|ShiftRight0~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000101010001010100111101001111010011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alu|ALT_INV_ShiftRight0~20_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	combout => \datapath|alu|Selector6~4_combout\);

-- Location: LABCELL_X25_Y21_N36
\datapath|alu|Selector6~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector6~3_combout\ = ( \datapath|alu|Selector6~4_combout\ & ( \datapath|alu|Selector6~0_combout\ & ( (\control|aluop[2]~0_combout\) # (\datapath|alu|Selector6~2_combout\) ) ) ) # ( !\datapath|alu|Selector6~4_combout\ & ( 
-- \datapath|alu|Selector6~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector6~2_combout\)) # (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector4~2_combout\ & \datapath|alu|Add1~105_sumout\)))) ) ) ) # ( 
-- \datapath|alu|Selector6~4_combout\ & ( !\datapath|alu|Selector6~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector6~2_combout\)) # (\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector4~2_combout\))) ) ) ) # ( 
-- !\datapath|alu|Selector6~4_combout\ & ( !\datapath|alu|Selector6~0_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector6~2_combout\)) # (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector4~2_combout\ & 
-- \datapath|alu|Add1~105_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110100010001110100011101000100011101000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector6~2_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datad => \datapath|alu|ALT_INV_Add1~105_sumout\,
	datae => \datapath|alu|ALT_INV_Selector6~4_combout\,
	dataf => \datapath|alu|ALT_INV_Selector6~0_combout\,
	combout => \datapath|alu|Selector6~3_combout\);

-- Location: FF_X25_Y21_N37
\datapath|mar|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector6~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(25));

-- Location: LABCELL_X25_Y25_N12
\datapath|alu|Selector5~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector5~4_combout\ = ( \datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & ((!\datapath|alu|Selector4~1_combout\))) # (\datapath|alu|Selector4~2_combout\ & ((\datapath|alu|Selector4~1_combout\) # 
-- (\datapath|alu|ShiftRight0~21_combout\))) ) ) # ( !\datapath|alumux1|f[31]~8_combout\ & ( (!\datapath|alu|Selector4~1_combout\ & ((!\datapath|alu|Selector4~2_combout\) # (\datapath|alu|ShiftRight0~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000011001111001100111100111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \datapath|alu|ALT_INV_ShiftRight0~21_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	combout => \datapath|alu|Selector5~4_combout\);

-- Location: LABCELL_X25_Y25_N22
\datapath|alu|Selector5~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector5~3_combout\ = ( \datapath|alu|Selector4~2_combout\ & ( \datapath|alu|Add1~109_sumout\ & ( (!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector5~2_combout\))) # (\control|aluop[2]~0_combout\ & 
-- (\datapath|alu|Selector5~4_combout\)) ) ) ) # ( !\datapath|alu|Selector4~2_combout\ & ( \datapath|alu|Add1~109_sumout\ & ( (!\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector5~2_combout\)))) # (\control|aluop[2]~0_combout\ & 
-- ((!\datapath|alu|Selector5~4_combout\) # ((\datapath|alu|Selector5~0_combout\)))) ) ) ) # ( \datapath|alu|Selector4~2_combout\ & ( !\datapath|alu|Add1~109_sumout\ & ( (!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector5~2_combout\))) # 
-- (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector5~4_combout\)) ) ) ) # ( !\datapath|alu|Selector4~2_combout\ & ( !\datapath|alu|Add1~109_sumout\ & ( (!\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector5~2_combout\)))) # 
-- (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector5~4_combout\ & ((\datapath|alu|Selector5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000111010001110100101110001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector5~4_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector5~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector5~0_combout\,
	datae => \datapath|alu|ALT_INV_Selector4~2_combout\,
	dataf => \datapath|alu|ALT_INV_Add1~109_sumout\,
	combout => \datapath|alu|Selector5~3_combout\);

-- Location: FF_X25_Y25_N23
\datapath|mar|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector5~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(26));

-- Location: MLABCELL_X24_Y22_N12
\datapath|alu|Selector4~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~7_combout\ = ( \datapath|alu|ShiftRight0~22_combout\ & ( (!\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector4~5_combout\)))) # (\control|aluop[2]~0_combout\ & ((!\datapath|alu|Selector4~1_combout\) # 
-- ((\datapath|alumux1|f[31]~8_combout\)))) ) ) # ( !\datapath|alu|ShiftRight0~22_combout\ & ( (!\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector4~5_combout\)))) # (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector4~1_combout\ & 
-- ((\datapath|alumux1|f[31]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000101001100110000010100110011101011110011001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~8_combout\,
	datad => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_ShiftRight0~22_combout\,
	combout => \datapath|alu|Selector4~7_combout\);

-- Location: MLABCELL_X24_Y24_N2
\datapath|alu|Selector4~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector4~6_combout\ = ( \datapath|alu|Add1~113_sumout\ & ( \datapath|alu|Selector4~3_combout\ & ( ((!\datapath|alu|Selector4~2_combout\ & \control|aluop[2]~0_combout\)) # (\datapath|alu|Selector4~7_combout\) ) ) ) # ( 
-- !\datapath|alu|Add1~113_sumout\ & ( \datapath|alu|Selector4~3_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & ((!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector4~7_combout\))) # (\control|aluop[2]~0_combout\ & 
-- (!\datapath|alu|Selector4~1_combout\)))) # (\datapath|alu|Selector4~2_combout\ & (((\datapath|alu|Selector4~7_combout\)))) ) ) ) # ( \datapath|alu|Add1~113_sumout\ & ( !\datapath|alu|Selector4~3_combout\ & ( (!\datapath|alu|Selector4~2_combout\ & 
-- ((!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector4~7_combout\))) # (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector4~1_combout\)))) # (\datapath|alu|Selector4~2_combout\ & (((\datapath|alu|Selector4~7_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Add1~113_sumout\ & ( !\datapath|alu|Selector4~3_combout\ & ( (\datapath|alu|Selector4~7_combout\ & ((!\control|aluop[2]~0_combout\) # (\datapath|alu|Selector4~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000001001111011100001000111110110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector4~1_combout\,
	datab => \datapath|alu|ALT_INV_Selector4~2_combout\,
	datac => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector4~7_combout\,
	datae => \datapath|alu|ALT_INV_Add1~113_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector4~3_combout\,
	combout => \datapath|alu|Selector4~6_combout\);

-- Location: MLABCELL_X21_Y24_N18
\datapath|mar|data[27]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|mar|data[27]~feeder_combout\ = ( \datapath|alu|Selector4~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|alu|ALT_INV_Selector4~6_combout\,
	combout => \datapath|mar|data[27]~feeder_combout\);

-- Location: FF_X21_Y24_N19
\datapath|mar|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mar|data[27]~feeder_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(27));

-- Location: MLABCELL_X24_Y26_N0
\datapath|alu|Selector3~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector3~3_combout\ = ( \datapath|alu|Selector3~1_combout\ & ( (\datapath|alu|Selector3~2_combout\) # (\control|aluop[2]~0_combout\) ) ) # ( !\datapath|alu|Selector3~1_combout\ & ( (!\control|aluop[2]~0_combout\ & 
-- \datapath|alu|Selector3~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datad => \datapath|alu|ALT_INV_Selector3~2_combout\,
	dataf => \datapath|alu|ALT_INV_Selector3~1_combout\,
	combout => \datapath|alu|Selector3~3_combout\);

-- Location: FF_X24_Y26_N1
\datapath|mar|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector3~3_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(28));

-- Location: LABCELL_X30_Y21_N16
\datapath|alu|Selector2~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~5_combout\ = ( \datapath|alu|Selector2~6_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector2~3_combout\)) # (\control|aluop[2]~0_combout\ & (((!\datapath|alu|Selector1~2_combout\) # 
-- (\datapath|alu|ShiftLeft0~48_combout\)))) ) ) # ( !\datapath|alu|Selector2~6_combout\ & ( (!\control|aluop[2]~0_combout\ & (\datapath|alu|Selector2~3_combout\)) # (\control|aluop[2]~0_combout\ & (((\datapath|alu|Selector1~2_combout\ & 
-- \datapath|alu|ShiftLeft0~48_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000111010001000100011101110100011101110111010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector2~3_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector1~2_combout\,
	datad => \datapath|alu|ALT_INV_ShiftLeft0~48_combout\,
	dataf => \datapath|alu|ALT_INV_Selector2~6_combout\,
	combout => \datapath|alu|Selector2~5_combout\);

-- Location: LABCELL_X30_Y21_N28
\datapath|alu|Selector2~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector2~4_combout\ = ( \datapath|alu|Add0~117_sumout\ & ( \datapath|alu|Selector2~1_combout\ & ( ((!\datapath|alu|Selector1~3_combout\ & \control|aluop[2]~0_combout\)) # (\datapath|alu|Selector2~5_combout\) ) ) ) # ( 
-- !\datapath|alu|Add0~117_sumout\ & ( \datapath|alu|Selector2~1_combout\ & ( (!\datapath|alu|Selector1~3_combout\ & ((!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector2~5_combout\))) # (\control|aluop[2]~0_combout\ & 
-- (!\datapath|alu|Selector1~2_combout\)))) # (\datapath|alu|Selector1~3_combout\ & (((\datapath|alu|Selector2~5_combout\)))) ) ) ) # ( \datapath|alu|Add0~117_sumout\ & ( !\datapath|alu|Selector2~1_combout\ & ( (!\datapath|alu|Selector1~3_combout\ & 
-- ((!\control|aluop[2]~0_combout\ & ((\datapath|alu|Selector2~5_combout\))) # (\control|aluop[2]~0_combout\ & (\datapath|alu|Selector1~2_combout\)))) # (\datapath|alu|Selector1~3_combout\ & (((\datapath|alu|Selector2~5_combout\)))) ) ) ) # ( 
-- !\datapath|alu|Add0~117_sumout\ & ( !\datapath|alu|Selector2~1_combout\ & ( (\datapath|alu|Selector2~5_combout\ & ((!\control|aluop[2]~0_combout\) # (\datapath|alu|Selector1~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000101101111100100000111111010010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~3_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	datac => \datapath|alu|ALT_INV_Selector1~2_combout\,
	datad => \datapath|alu|ALT_INV_Selector2~5_combout\,
	datae => \datapath|alu|ALT_INV_Add0~117_sumout\,
	dataf => \datapath|alu|ALT_INV_Selector2~1_combout\,
	combout => \datapath|alu|Selector2~4_combout\);

-- Location: FF_X30_Y21_N29
\datapath|mar|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector2~4_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(29));

-- Location: LABCELL_X22_Y22_N24
\datapath|alu|Selector1~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alu|Selector1~7_combout\ = ( \datapath|alu|Selector1~5_combout\ & ( (\datapath|alu|Selector1~6_combout\ & !\control|aluop[2]~0_combout\) ) ) # ( !\datapath|alu|Selector1~5_combout\ & ( (\control|aluop[2]~0_combout\) # 
-- (\datapath|alu|Selector1~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|ALT_INV_Selector1~6_combout\,
	datab => \control|ALT_INV_aluop[2]~0_combout\,
	dataf => \datapath|alu|ALT_INV_Selector1~5_combout\,
	combout => \datapath|alu|Selector1~7_combout\);

-- Location: FF_X22_Y22_N25
\datapath|mar|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector1~7_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(30));

-- Location: FF_X27_Y22_N29
\datapath|mar|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Selector0~0_combout\,
	sclr => \control|ALT_INV_state.calc_addr~q\,
	ena => \control|load_mar~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mar|data\(31));

ww_mem_read <= \mem_read~output_o\;

ww_mem_write <= \mem_write~output_o\;

ww_mem_byte_enable(0) <= \mem_byte_enable[0]~output_o\;

ww_mem_byte_enable(1) <= \mem_byte_enable[1]~output_o\;

ww_mem_byte_enable(2) <= \mem_byte_enable[2]~output_o\;

ww_mem_byte_enable(3) <= \mem_byte_enable[3]~output_o\;

ww_mem_address(0) <= \mem_address[0]~output_o\;

ww_mem_address(1) <= \mem_address[1]~output_o\;

ww_mem_address(2) <= \mem_address[2]~output_o\;

ww_mem_address(3) <= \mem_address[3]~output_o\;

ww_mem_address(4) <= \mem_address[4]~output_o\;

ww_mem_address(5) <= \mem_address[5]~output_o\;

ww_mem_address(6) <= \mem_address[6]~output_o\;

ww_mem_address(7) <= \mem_address[7]~output_o\;

ww_mem_address(8) <= \mem_address[8]~output_o\;

ww_mem_address(9) <= \mem_address[9]~output_o\;

ww_mem_address(10) <= \mem_address[10]~output_o\;

ww_mem_address(11) <= \mem_address[11]~output_o\;

ww_mem_address(12) <= \mem_address[12]~output_o\;

ww_mem_address(13) <= \mem_address[13]~output_o\;

ww_mem_address(14) <= \mem_address[14]~output_o\;

ww_mem_address(15) <= \mem_address[15]~output_o\;

ww_mem_address(16) <= \mem_address[16]~output_o\;

ww_mem_address(17) <= \mem_address[17]~output_o\;

ww_mem_address(18) <= \mem_address[18]~output_o\;

ww_mem_address(19) <= \mem_address[19]~output_o\;

ww_mem_address(20) <= \mem_address[20]~output_o\;

ww_mem_address(21) <= \mem_address[21]~output_o\;

ww_mem_address(22) <= \mem_address[22]~output_o\;

ww_mem_address(23) <= \mem_address[23]~output_o\;

ww_mem_address(24) <= \mem_address[24]~output_o\;

ww_mem_address(25) <= \mem_address[25]~output_o\;

ww_mem_address(26) <= \mem_address[26]~output_o\;

ww_mem_address(27) <= \mem_address[27]~output_o\;

ww_mem_address(28) <= \mem_address[28]~output_o\;

ww_mem_address(29) <= \mem_address[29]~output_o\;

ww_mem_address(30) <= \mem_address[30]~output_o\;

ww_mem_address(31) <= \mem_address[31]~output_o\;

ww_mem_wdata(0) <= \mem_wdata[0]~output_o\;

ww_mem_wdata(1) <= \mem_wdata[1]~output_o\;

ww_mem_wdata(2) <= \mem_wdata[2]~output_o\;

ww_mem_wdata(3) <= \mem_wdata[3]~output_o\;

ww_mem_wdata(4) <= \mem_wdata[4]~output_o\;

ww_mem_wdata(5) <= \mem_wdata[5]~output_o\;

ww_mem_wdata(6) <= \mem_wdata[6]~output_o\;

ww_mem_wdata(7) <= \mem_wdata[7]~output_o\;

ww_mem_wdata(8) <= \mem_wdata[8]~output_o\;

ww_mem_wdata(9) <= \mem_wdata[9]~output_o\;

ww_mem_wdata(10) <= \mem_wdata[10]~output_o\;

ww_mem_wdata(11) <= \mem_wdata[11]~output_o\;

ww_mem_wdata(12) <= \mem_wdata[12]~output_o\;

ww_mem_wdata(13) <= \mem_wdata[13]~output_o\;

ww_mem_wdata(14) <= \mem_wdata[14]~output_o\;

ww_mem_wdata(15) <= \mem_wdata[15]~output_o\;

ww_mem_wdata(16) <= \mem_wdata[16]~output_o\;

ww_mem_wdata(17) <= \mem_wdata[17]~output_o\;

ww_mem_wdata(18) <= \mem_wdata[18]~output_o\;

ww_mem_wdata(19) <= \mem_wdata[19]~output_o\;

ww_mem_wdata(20) <= \mem_wdata[20]~output_o\;

ww_mem_wdata(21) <= \mem_wdata[21]~output_o\;

ww_mem_wdata(22) <= \mem_wdata[22]~output_o\;

ww_mem_wdata(23) <= \mem_wdata[23]~output_o\;

ww_mem_wdata(24) <= \mem_wdata[24]~output_o\;

ww_mem_wdata(25) <= \mem_wdata[25]~output_o\;

ww_mem_wdata(26) <= \mem_wdata[26]~output_o\;

ww_mem_wdata(27) <= \mem_wdata[27]~output_o\;

ww_mem_wdata(28) <= \mem_wdata[28]~output_o\;

ww_mem_wdata(29) <= \mem_wdata[29]~output_o\;

ww_mem_wdata(30) <= \mem_wdata[30]~output_o\;

ww_mem_wdata(31) <= \mem_wdata[31]~output_o\;
END structure;


