/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2016 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

/* This file is autogenerated by ref2h.pl.  Do not edit */
// AUTO GENERATED -- DO NOT EDIT
// Command: ../../../../bin/splice_prod_settings lw_ref_dev_tpc.h.raw lw_ref_dev_tpc.h lw_ref_dev_tpc_PROD.h
//
// DO NOT EDIT - this file automatically generated by ref2head
//

//
// Command: ../../../../bin/ref2head -s dev_tpc.ref -p .
//

#ifndef _LW_REF_DEV_TPC_H_
#define _LW_REF_DEV_TPC_H_

// dev_tpc.ref (PGPC|PTPC|LWDEC|PGRAPH|PLTC|PBE|PMETHOD|PFB|MMU|PPPC|THERM|XBAR)
#define LW_PTPC                                                     0x000007ff:0x00000000 /* RW--D */
#define LW_PTPC_PRI                                                                    /* RW--L */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT                                       0x00000560 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_INDEX                                        5:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_INDEX_LANE0                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_INDEX_LANE1                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_INDEX_ALL                             0x0000003f /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_AUTO_INCREMENT                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_AUTO_INCREMENT_DISABLED               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SELECT_AUTO_INCREMENT_ENABLED                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANES                                             0x00000570 /* R--4R */
#define LW_PTPC_PRI_TPCCS_RC_LANES_NUM_CHAINS                                         5:0 /* R--VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN                                          0x00000574 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE0                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE0_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE0_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE1                                           1:1 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE1_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE1_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE2                                           2:2 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE2_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE2_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE3                                           3:3 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE3_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE3_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE4                                           4:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE4_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE4_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE5                                           5:5 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE5_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE5_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE6                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE6_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE6_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE7                                           7:7 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE7_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE7_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE8                                           8:8 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE8_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE8_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE9                                           9:9 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE9_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE9_ENABLED                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE10                                        10:10 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE10_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE10_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE11                                        11:11 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE11_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE11_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE12                                        12:12 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE12_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE12_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE13                                        13:13 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE13_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE13_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE14                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE14_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE14_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE15                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE15_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE15_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE16                                        16:16 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE16_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE16_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE17                                        17:17 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE17_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RUN_LANE17_ENABLED                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS                                       0x00000578 /* R--4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE0                                        0:0 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE0_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE0_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE1                                        1:1 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE1_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE1_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE2                                        2:2 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE2_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE2_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE3                                        3:3 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE3_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE3_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE4                                        4:4 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE4_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE4_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE5                                        5:5 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE5_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE5_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE6                                        6:6 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE6_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE6_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE7                                        7:7 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE7_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE7_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE8                                        8:8 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE8_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE8_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE9                                        9:9 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE9_IDLE                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE9_BUSY                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE10                                     10:10 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE10_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE10_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE11                                     11:11 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE11_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE11_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE12                                     12:12 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE12_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE12_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE13                                     13:13 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE13_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE13_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE14                                     14:14 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE14_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE14_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE15                                     15:15 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE15_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE15_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE16                                     16:16 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE16_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE16_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE17                                     17:17 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE17_IDLE                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_STATUS_LANE17_BUSY                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL                                      0x00000584 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_COMPRESSION                               31:31 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_COMPRESSION_DISABLED                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_COMPRESSION_ENABLED                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_BLOAT_BUDGET                                9:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_BLOAT_BUDGET_0                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_COMPRESSION_SETTINGS                      27:10 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CONTROL_COMPRESSION_SETTINGS__0              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SAVE_OFFSET                                  0x00000588 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SAVE_OFFSET_V                                      31:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SAVE_OFFSET_V_0                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RESTORE_OFFSET                               0x0000058c /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RESTORE_OFFSET_V                                   31:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RESTORE_OFFSET_V_0                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_LWRRENT_OFFSET                               0x000005ac /* R--4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_LWRRENT_OFFSET_V                                   31:0 /* R--VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_LWRRENT_OFFSET_V_0                           0x00000000 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_LWRRENT_SUBOFFSET                            0x000005b0 /* R--4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_LWRRENT_SUBOFFSET_V                                 5:0 /* R--VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_LWRRENT_SUBOFFSET_V_0                        0x00000000 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SIZE                                         0x00000590 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SIZE_V                                             23:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SIZE_V_0                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_PREFETCH_OFFSET                              0x00000594 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_PREFETCH_OFFSET_CTL_EN                              0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_PREFETCH_OFFSET_CTL_EN_ENABLED               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_PREFETCH_OFFSET_CTL_EN_DISABLED              0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_PREFETCH_OFFSET_V                                  13:7 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_PREFETCH_OFFSET_V_10                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SAVED_WORDS                                  0x000005b4 /* R--4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SAVED_WORDS_V                                      23:0 /* R--VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_SAVED_WORDS_V_0                              0x00000000 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RESTORE_WORDS                                0x000005b8 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RESTORE_WORDS_V                                    23:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_RESTORE_WORDS_V_0                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_DATA                                     0x00000598 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_DATA_V                                         31:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_DATA_V_0                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_LOC                                      0x0000059c /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_LOC_RAMID                                      13:0 /* RW-VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_LOC_RAMID_V                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_LOC_OFFSET                                    27:16 /* RW-VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_LOC_OFFSET_V                             0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG                                      0x000005a0 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_DELAY                                       6:0 /* RW-VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_DELAY_V                              0x00000041 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_CREDITS                                   21:16 /* RW-VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_CREDITS_V                            0x0000003f /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_AUTOSEEK                                  31:31 /* RW-VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_AUTOSEEK_ENABLED                     0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_CFG_AUTOSEEK_DISABLED                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_RCCLASS                                  0x000005bc /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_RCCLASS_V                                       3:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_RCCLASS_V_3                              0x00000003 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS                                   0x000005a4 /* R--4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD                                 4:0 /* R--VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_IDLE                     0x00000000 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_SEEK                     0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_DISCOVER_LENGTH          0x00000002 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_SAVE                     0x00000003 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_RESTORE                  0x00000004 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_LOAD                     0x00000005 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_READ_POP                 0x00000006 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_WRITE_PUSH               0x00000007 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_RAMID_ENABLE             0x00000008 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_RAMID_DISABLE            0x00000009 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_CLASS_ENABLE             0x0000000a /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_CLASS_DISABLE            0x0000000b /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_CHAIN_ENABLE             0x0000000c /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_CHAIN_DISABLE            0x0000000d /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_CLASS_OVERRIDE           0x0000000e /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_FLUSH                    0x0000000f /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LAST_CMD_SUSPEND                  0x00000010 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LWRRENT                                  9:8 /* R--VF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LWRRENT_IDLE                      0x00000000 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_STATUS_LWRRENT_BUSY                      0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC                                     0x000005a8 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD                                        4:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_NONE                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_IDLE                            0x00000000 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_SEEK                            0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_DISCOVER_LENGTH                 0x00000002 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_SAVE                            0x00000003 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_RESTORE                         0x00000004 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_LOAD                            0x00000005 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_READ_POP                        0x00000006 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_WRITE_PUSH                      0x00000007 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_RAMID_ENABLE                    0x00000008 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_RAMID_DISABLE                   0x00000009 /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_CLASS_ENABLE                    0x0000000a /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_CLASS_DISABLE                   0x0000000b /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_CHAIN_ENABLE                    0x0000000c /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_CHAIN_DISABLE                   0x0000000d /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_CLASS_OVERRIDE                  0x0000000e /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_FLUSH                           0x0000000f /* -W--T */
#define LW_PTPC_PRI_TPCCS_RC_LANE_CMD_EXEC_CMD_SUSPEND                         0x00000010 /* -W--T */
#define LW_PTPC_PRI_TPCCS_CG1                                                  0x00000564 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_CG1_SLCG                                                    8:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_CG1_SLCG_DISABLED                                    0x000001ff /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_LANE_CTL                                         0x000005c0 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_LANE_CTL_RETURN_FIFO_ENTRIES                            3:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_LANE_CTL_RETURN_FIFO_ENTRIES_V                   0x00000008 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_LANE_CTL_WRR_WEIGHT                                     6:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_LANE_CTL_WRR_WEIGHT_V                            0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_BASE_ADDR                                        0x000005c4 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_BASE_ADDR_F                                            31:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_BASE_ADDR_F_V                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_PREFETCH_CTL                                     0x000005c8 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_PREFETCH_CTL_EN                                         0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_PREFETCH_CTL_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_PREFETCH_CTL_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_PREFETCH_CTL_OFFSET                                    13:7 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_PREFETCH_CTL_OFFSET_V                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD                                          0x000005d0 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD                                             4:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_NONE                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_IDLE                                 0x00000000 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_FLUSH                          0x00000005 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_SOFT_FLUSH                     0x00000006 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_BIND_INST_BLK_PTR              0x00000007 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_MMU_TEST                       0x00000008 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_MMU_TLB_ILWALIDATE             0x00000009 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_VIRTUAL_L2_PREFETCH            0x0000000a /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_PHYSICAL_L2_CACHE_MGMT         0x0000000b /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_VIRTUAL_L2_CACHE_MGMT          0x0000000c /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_L2_PEER_ILWALIDATE             0x0000000d /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_L2_SYSMEM_ILWALIDATE           0x0000000e /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_PHY_L2_CLEAN_COMPTAGS          0x0000000f /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_FB_OP_PHY_L2_FLUSH_DIRTY             0x00000010 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_CMD_MEMBAR                               0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_SUB_OP                                          8:8 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_SUB_OP_ILWALIDATE                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_SUB_OP_CLEAN                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK                                           17:16 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_DEFAULT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_FLUSH                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_TLB                                  0x00000002 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_MEM                                  0x00000003 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_NONE_REQUIRED                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_GLOBALLY                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CTX_CMD_ACK_INTRANODE                            0x00000002 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL                                  0x000005d4 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_WR                                      1:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_WR_FIRST                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_WR_NORMAL                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_WR_LAST                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_RD                                      9:8 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_RD_FIRST                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_RD_NORMAL                        0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_L2_EVICTION_CTL_RD_LAST                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_PRIV                                             0x000005d8 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_PRIV_OVERRIDE                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_PRIV_OVERRIDE_PRIV                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_PRIV_OVERRIDE_NONPRIV                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS                                           0x000005dc /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_CLEAR                                            0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_CLEAR_IDLE                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_CLEAR_CLEAR                               0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_ACK                                              1:1 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_ACK_OK                                    0x00000001 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_ACK_NACK                                  0x00000000 /* R---V */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_SUBID                                           15:2 /* R--VF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_OUTSTANDING_TRANSACTIONS                       23:16 /* R--VF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_BUFFER_NOT_EMPTY                               24:24 /* R--VF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_FLUSH_WHEN_BUSY                                28:28 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_FLUSH_WHEN_BUSY_DEFAULT                   0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_FLUSH_WHEN_BUSY_ERROR                     0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_HALTED                                         30:30 /* R--VF */
#define LW_PTPC_PRI_TPCCS_ARB_STATUS_BUSY                                           31:31 /* R--VF */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE                                     0x000005e0 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_CMD                                        4:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_CMD_VIRTUAL                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_CMD_PHYS_VID_MEM                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_CMD_PHYS_SYS_MEM_NONCOHERENT        0x00000003 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_CMD_PHYS_SYS_MEM_COHERENT           0x00000004 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_ENABLE                                   31:31 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_ENABLE_OFF                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_CMD_OVERRIDE_ENABLE_ON                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK                              0x000005e8 /* RWE4R */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION                     2:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL  0x00000004 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED  0x00000007 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0              0:0 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1              1:1 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2              2:2 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_VIOLATION                      3:3 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON    0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION                    6:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL  0x00000004 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED  0x00000007 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0             4:4 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1             5:5 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2             6:6 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_VIOLATION                     7:7 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON   0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR                                              0x000005ec /* RWE4R */
#define LW_PTPC_PRI_TPCCS_ARB_WPR__PRIV_LEVEL_MASK                             0x00000a28 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_RC_ID                                               1:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_RC_ID_DISABLE                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_RC_SELWRE_LEVEL                                     5:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_RC_SELWRE_LEVEL_DISABLE                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PVS_ID                                              9:8 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PVS_ID_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PVS_SELWRE_LEVEL                                  13:12 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_PVS_SELWRE_LEVEL_DISABLE                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_ID                                            17:16 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_ID_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_SELWRE_LEVEL                                  21:20 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_SELWRE_LEVEL_DISABLE                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_OVERRIDE_PHYSICAL_WRITES                      24:24 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_OVERRIDE_PHYSICAL_WRITES_BLOCKED         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_WPR_CMD_OVERRIDE_PHYSICAL_WRITES_ALLOWED         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK                 0x000005f0 /* RWE4R */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION        2:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL  0x00000004 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED  0x00000007 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0  0:0 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1  1:1 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2  2:2 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_VIOLATION         3:3 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION       6:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL  0x00000004 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED  0x00000007 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0  4:4 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1  5:5 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2  6:6 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_VIOLATION        7:7 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG                                 0x000005f4 /* RWE4R */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG__PRIV_LEVEL_MASK                0x00000a30 /*       */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T0                                     3:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T0_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T1                                     7:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T1_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T2                                    11:8 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T2_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T3                                   15:12 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T3_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T4                                   19:16 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T4_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T5                                   23:20 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T5_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T6                                   27:24 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T6_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T7                                   31:28 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_ARB_FALCON_REGIONCFG_T7_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0                                        0x00000500 /* R--4R */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE                                            2:0 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_EMPTY                               0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_ACTIVE                              0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_PAUSED                              0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_QUIESCENT                           0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_PREEMPTED                           0x00000004 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_STALLED                             0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_FAULTED                             0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_HALTED                              0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX                                           5:3 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_EMPTY                              0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_ACTIVE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_PAUSED                             0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_QUIESCENT                          0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_PREEMPTED                          0x00000004 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_STALLED                            0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_FAULTED                            0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_HALTED                             0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC                                           8:6 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_EMPTY                              0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_ACTIVE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_PAUSED                             0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_QUIESCENT                          0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_PREEMPTED                          0x00000004 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_STALLED                            0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_FAULTED                            0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_HALTED                             0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM                                           11:9 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_EMPTY                               0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_ACTIVE                              0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_PAUSED                              0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_QUIESCENT                           0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_PREEMPTED                           0x00000004 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_STALLED                             0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_FAULTED                             0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_HALTED                              0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION                                        0x00000508 /* R--4R */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX                                           0:0 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM                                            1:1 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM_NOT_PENDING                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM_PENDING                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE                                            2:2 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE_NOT_PENDING                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE_PENDING                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C                                           3:3 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_MPC                                           4:4 /* R-EVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_MPC_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_MPC_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN                                     0x0000050c /* RW-4R */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_TEX                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_TEX_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_TEX_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_SM                                         1:1 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_SM_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_SM_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_PE                                         2:2 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_PE_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_PE_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_L1C                                        3:3 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_L1C_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_L1C_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_MPC                                        4:4 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_MPC_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_MPC_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_DEBUG                                                0x00000510 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_DEBUG_STATUS_FILTER                                         7:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_DEBUG_STATUS_FILTER_INIT                             0x00000014 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_DEBUG_STATUS_FILTER_20                               0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG                                                 0x00000200 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE                                         1:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE_AUTO                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE_HIT                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE_MISS                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE                                        3:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE_AUTO                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE_HIT                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE_MISS                            0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_ERRFIX                                          4:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_ERRFIX_DISABLE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_ERRFIX_ENABLE                            0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_ERRFIX                                         5:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_ERRFIX_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_ERRFIX_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_HDR_SMP_ERRFIX                                         6:6 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_HDR_SMP_ERRFIX_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HDR_SMP_ERRFIX_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_STATE_INST_ERRFIX                                      7:7 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_STATE_INST_ERRFIX_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_STATE_INST_ERRFIX_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES                                     9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_ILWALIDATE                                     10:10 /* -WIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_ILWALIDATE_RESET                          0x00000000 /* -WI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_ILWALIDATE_ACTIVE                         0x00000001 /* -W--T */
#define LW_PTPC_PRI_TEX_IN_DBG_TSL1_ENTRIES                                         15:12 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_TSL1_ENTRIES_FULL                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_ZERO_OFFSET_OPT                                      16:16 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_ZERO_OFFSET_OPT_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_ZERO_OFFSET_OPT_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_UNCACHED_L                                     17:17 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_UNCACHED_L_DISABLE                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_UNCACHED_L_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG                                                0x00000204 /* RW-4R */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBEMAP_ANISO                                         0:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBEMAP_ANISO_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBEMAP_ANISO_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBESEAM_ANISO                                        1:1 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBESEAM_ANISO_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBESEAM_ANISO_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG_UNOPT_LOD_CLAMP                                       2:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_UNOPT_LOD_CLAMP_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG_UNOPT_LOD_CLAMP_ENABLE                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_TXL                                         3:3 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_TXL_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_TXL_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_TXB                                         4:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_TXB_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_TXB_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_LC                                          5:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_LC_DISABLE                           0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_SERIALIZE_LC_ENABLE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG                                               0x00000208 /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_DBG_NOP_OPT                                              0:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_NOP_OPT_DISABLE                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_NOP_OPT_ENABLE                                0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ENDIAN_SENSE                                         2:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ENDIAN_SENSE_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ENDIAN_SENSE_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_SAMPSTAT                                             3:3 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_SAMPSTAT_DISABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_SAMPSTAT_ENABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_UNOPT_LOD_SPREAD                                     4:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_UNOPT_LOD_SPREAD_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_UNOPT_LOD_SPREAD_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_TESLA_PRECISION                                      5:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_TESLA_PRECISION_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_TESLA_PRECISION_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_FILTER_64B                                           7:6 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_FILTER_64B_FULL_SPEED                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_FILTER_64B_HALF_SPEED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_FILTER_64B_ANISO_HALF_SPEED                   0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_W_WEIGHT_CG_OPT                                      9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_W_WEIGHT_CG_OPT_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_W_WEIGHT_CG_OPT_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ZERO_OFFSET_OPT                                    10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ZERO_OFFSET_OPT_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ZERO_OFFSET_OPT_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_PM                                                0x000002b0 /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL                                                6:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP0                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP1                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP2                                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP3                                    0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP4                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP5                                    0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP6                                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP7                                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP8                                    0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP9                                    0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP10                                   0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP11                                   0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP12                                   0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP13                                   0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP14                                   0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP15                                   0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP16                                   0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP17                                   0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP18                                   0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP19                                   0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP20                                   0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP21                                   0x00000015 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP22                                   0x00000016 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP23                                   0x00000017 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP24                                   0x00000018 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP25                                   0x00000019 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP26                                   0x0000001a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP27                                   0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP28                                   0x0000001c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP29                                   0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP30                                   0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP31                                   0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP32                                   0x00000020 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP33                                   0x00000021 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP34                                   0x00000022 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP35                                   0x00000023 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP36                                   0x00000024 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP37                                   0x00000025 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP38                                   0x00000026 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP39                                   0x00000027 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP40                                   0x00000028 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP41                                   0x00000029 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP42                                   0x0000002a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP43                                   0x0000002b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP44                                   0x0000002c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP45                                   0x0000002d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP46                                   0x0000002e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP47                                   0x0000002f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP48                                   0x00000030 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP49                                   0x00000031 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP50                                   0x00000032 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP51                                   0x00000033 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP52                                   0x00000034 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP53                                   0x00000035 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP54                                   0x00000036 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP55                                   0x00000037 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP56                                   0x00000038 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP61                                   0x0000003d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP62                                   0x0000003e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP63                                   0x0000003f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP64                                   0x00000040 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP65                                   0x00000041 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP66                                   0x00000042 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP67                                   0x00000043 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP68                                   0x00000044 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP69                                   0x00000045 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP70                                   0x00000046 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP71                                   0x00000047 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP72                                   0x00000048 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP73                                   0x00000049 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP74                                   0x0000004a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP75                                   0x0000004b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP76                                   0x0000004c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP77                                   0x0000004d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP78                                   0x0000004e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP79                                   0x0000004f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP80                                   0x00000050 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP81                                   0x00000051 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP82                                   0x00000052 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP83                                   0x00000053 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP84                                   0x00000054 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP85                                   0x00000055 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP86                                   0x00000056 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP87                                   0x00000057 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP88                                   0x00000058 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP89                                   0x00000059 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP90                                   0x0000005a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP91                                   0x0000005b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP92                                   0x0000005c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP93                                   0x0000005d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP94                                   0x0000005e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP95                                   0x0000005f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP96                                   0x00000060 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP97                                   0x00000061 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP98                                   0x00000062 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP99                                   0x00000063 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP100                                  0x00000064 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP101                                  0x00000065 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP102                                  0x00000066 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP103                                  0x00000067 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP104                                  0x00000068 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP105                                  0x00000069 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP106                                  0x0000006a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP107                                  0x0000006b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP108                                  0x0000006c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP109                                  0x0000006d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP110                                  0x0000006e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP111                                  0x0000006f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP112                                  0x00000070 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP113                                  0x00000071 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP114                                  0x00000072 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP115                                  0x00000073 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP116                                  0x00000074 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP117                                  0x00000075 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP118                                  0x00000076 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP119                                  0x00000077 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP120                                  0x00000078 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP121                                  0x00000079 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP122                                  0x0000007a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP123                                  0x0000007b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_MAX                                     0x0000007b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_ENABLE                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_ENABLE_OFF                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_ENABLE_ON                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG                                                  0x0000020c /* RW-4R */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK                                           1:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK_AUTO                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK_ZERO                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK_ONE                                0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK                                             3:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK_AUTO                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK_ZERO                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK_ZERO_TO_ONE                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_1B                                              5:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_1B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_2B                                              7:6 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_2B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_4B                                              9:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_4B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_8B                                            11:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_8B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_12B                                           13:12 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_12B_INIT                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_16B                                           15:14 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_16B_INIT                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT1                                          17:16 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT1_INIT                                0x00000002 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT2                                          19:18 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT2_INIT                                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_T2D_COMPRESSION                                       20:20 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_T2D_COMPRESSION_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_T2D_COMPRESSION_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SINGLE_TEXEL_OPT                                      21:21 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SINGLE_TEXEL_OPT_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SINGLE_TEXEL_OPT_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_W_DBG                                                  0x00000210 /* RW-4R */
#define LW_PTPC_PRI_TEX_W_DBG_LATFIFO_DEPTH_DIV4                                      7:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_W_DBG_LATFIFO_DEPTH_DIV4_FULL                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG                                                  0x00000214 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_DBG_LINES_PER_SET                                           4:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_LINES_PER_SET_FULL                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT                                        6:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_AUTO                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_HIT                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_MISS                            0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_DUAL_LOD_SERIAL                                         7:7 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_DUAL_LOD_SERIAL_AUTO                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_DUAL_LOD_SERIAL_ON                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_REPLACE_POLICY                                          9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_REPLACE_POLICY_PLRU                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_REPLACE_POLICY_NMRU                              0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_ENDIAN_SENSE                                          10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_ENDIAN_SENSE_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_ENDIAN_SENSE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_IGNORE_ILWALIDATES                                    11:11 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_IGNORE_ILWALIDATES_DISABLE                       0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_IGNORE_ILWALIDATES_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_M2T_ILW_TIMEOUT                                       13:12 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_M2T_ILW_TIMEOUT_IMMMEDIATE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_M2T_ILW_TIMEOUT_1_X_N                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_M2T_ILW_TIMEOUT_2_X_N                            0x00000002 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_M2T_ILW_TIMEOUT_DISABLE                          0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_L                                    17:16 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_L_AUTO                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_L_HIT                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_L_MISS                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_G                                    19:18 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_G_AUTO                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_G_HIT                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_G_MISS                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_SU                                   21:20 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_SU_AUTO                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_SU_HIT                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_SU_MISS                         0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_ILWALIDATE                                      22:22 /* -WIVF */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_ILWALIDATE_RESET                           0x00000000 /* -WI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_ILWALIDATE_ACTIVE                          0x00000001 /* -W--T */
#define LW_PTPC_PRI_TEX_T_PM                                                   0x000002b8 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE                                              2:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_1D_2D                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_1D_2D_ARRAY                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_LWBEMAP                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_NO_MIPMAP                             0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_3D                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_1D_BUFFER                             0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_ANY                                   0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT                                           7:3 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_1D_2D                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_1D_2D                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_1D_2D                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_1D_2D                          0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_1D_2D_ARRAY                0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_1D_2D_ARRAY                0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_1D_2D_ARRAY                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_1D_2D_ARRAY                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_LWBEMAP                    0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_LWBEMAP                    0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_LWBEMAP                        0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_LWBEMAP                        0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_3D                         0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_3D                         0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_3D                             0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_3D                             0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_1D_BUFFER                  0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_1D_BUFFER                  0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_1D_BUFFER                      0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_1D_BUFFER                      0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_NO_MIPMAP                  0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_NO_MIPMAP                  0x00000015 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_NO_MIPMAP                      0x00000016 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_NO_MIPMAP                      0x00000017 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECTORS_PROMOTED                   0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_ANY                        0x0000001c /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_ANY                        0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_ANY                            0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_ANY                            0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT                                             10:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_1                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_2                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_3                                 0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_4                                 0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_5                                 0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_6                                 0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_7                                 0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_BLK_ACT_SIG_8                                 0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0                                                   17:11 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP0                                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP1                                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP2                                         0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP3                                         0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP4                                         0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP5                                         0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP6                                         0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP7                                         0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP8                                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP9                                         0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP10                                        0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP11                                        0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP12                                        0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP13                                        0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP14                                        0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP15                                        0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP16                                        0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP17                                        0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP18                                        0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP19                                        0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP20                                        0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP21                                        0x00000015 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP22                                        0x00000016 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP23                                        0x00000017 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP24                                        0x00000018 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP25                                        0x00000019 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP26                                        0x0000001a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP27                                        0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP28                                        0x0000001c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP29                                        0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP30                                        0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP31                                        0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP32                                        0x00000020 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP33                                        0x00000021 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP34                                        0x00000022 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP35                                        0x00000023 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP36                                        0x00000024 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP37                                        0x00000025 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP38                                        0x00000026 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP39                                        0x00000027 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP40                                        0x00000028 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP41                                        0x00000029 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP42                                        0x0000002a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP43                                        0x0000002b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP44                                        0x0000002c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP45                                        0x0000002d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP46                                        0x0000002e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP47                                        0x0000002f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP48                                        0x00000030 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP49                                        0x00000031 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP50                                        0x00000032 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP51                                        0x00000033 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP52                                        0x00000034 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP53                                        0x00000035 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP54                                        0x00000036 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP55                                        0x00000037 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP56                                        0x00000038 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP57                                        0x00000039 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP58                                        0x0000003a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP59                                        0x0000003b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP60                                        0x0000003c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP61                                        0x0000003d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP62                                        0x0000003e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP63                                        0x0000003f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP64                                        0x00000040 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP65                                        0x00000041 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP66                                        0x00000042 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP67                                        0x00000043 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP68                                        0x00000044 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP69                                        0x00000045 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP70                                        0x00000046 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP71                                        0x00000047 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP72                                        0x00000048 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP73                                        0x00000049 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP74                                        0x0000004a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP75                                        0x0000004b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP76                                        0x0000004c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP77                                        0x0000004d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP78                                        0x0000004e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP79                                        0x0000004f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP80                                        0x00000050 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP81                                        0x00000051 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP82                                        0x00000052 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP83                                        0x00000053 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP84                                        0x00000054 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP85                                        0x00000055 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP86                                        0x00000056 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP87                                        0x00000057 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP88                                        0x00000058 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_GRP89                                        0x00000059 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL0_MAX                                          0x00000059 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_PM_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_PM_ENABLE_OFF                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_PM_ENABLE_ON                                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG                                                  0x0000021c /* RW-4R */
#define LW_PTPC_PRI_TEX_D_DBG_LATFIFO_DEPTH_DIV4                                      7:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_LATFIFO_DEPTH_DIV4_FULL                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_ROWCOL_SERIAL                                           8:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_ROWCOL_SERIAL_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_ROWCOL_SERIAL_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_BANK_SERIAL                                             9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_BANK_SERIAL_DISABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_BANK_SERIAL_ENABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_ENDIAN_SENSE                                          10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_ENDIAN_SENSE_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_ENDIAN_SENSE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_COLWERT_NEAREST_AS_TLD                                11:11 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_COLWERT_NEAREST_AS_TLD_DISABLE                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_COLWERT_NEAREST_AS_TLD_ENABLE                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_FILTER_64B                                            13:12 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_FILTER_64B_FULL_SPEED                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_FILTER_64B_HALF_SPEED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_FILTER_64B_ANISO_HALF_SPEED                      0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_COMPUTE_COLWERT_NEAREST_AS_TLD                        14:14 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_COMPUTE_COLWERT_NEAREST_AS_TLD_DISABLE           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_COMPUTE_COLWERT_NEAREST_AS_TLD_ENABLE            0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_CACHE_QUIET_READ                                      15:15 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_CACHE_QUIET_READ_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_CACHE_QUIET_READ_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_OVERRIDE                                         17:17 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_OVERRIDE_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_OVERRIDE_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_IDLE_EN                                          18:18 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_IDLE_EN_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_IDLE_EN_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_STALL_EN                                         19:19 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_STALL_EN_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_SLCG_STALL_EN_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_LG_EXPAND_BILERP                                      20:20 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_LG_EXPAND_BILERP_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_LG_EXPAND_BILERP_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_PM                                                   0x000002bc /* RW-4R */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL                                                   5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP0                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP1                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP2                                       0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP3                                       0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP4                                       0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP5                                       0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP6                                       0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP7                                       0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP8                                       0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP9                                       0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP10                                      0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP11                                      0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP12                                      0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP13                                      0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP14                                      0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP15                                      0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP16                                      0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP17                                      0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP18                                      0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP19                                      0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP20                                      0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP21                                      0x00000015 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP22                                      0x00000016 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP23                                      0x00000017 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP24                                      0x00000018 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP25                                      0x00000019 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP26                                      0x0000001a /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP27                                      0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP28                                      0x0000001c /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP29                                      0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP30                                      0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP31                                      0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP32                                      0x00000020 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP33                                      0x00000021 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP34                                      0x00000022 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP35                                      0x00000023 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP36                                      0x00000024 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP37                                      0x00000025 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP38                                      0x00000026 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_MAX                                        0x00000026 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PM_PM_ENABLE_OFF                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PM_PM_ENABLE_ON                                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK                         0x000002cc /* RWE4R */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION                2:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL  "ba" /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED_FUSE0  0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED_FUSE1  0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0         0:0 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1         1:1 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2         2:2 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION                 3:3 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION               6:4 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL  "ba" /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0  0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1  0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0        4:4 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1        5:5 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2        6:6 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION                7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG                                                  0x00000220 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_DBG_SUPERSET_VICTIMS_LMT                                    7:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_SUPERSET_VICTIMS_LMT_FULL                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_SECTOR_SERIAL                                        8:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_FB_SECTOR_SERIAL_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_SECTOR_SERIAL_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_READ_PACKING_EN                                     9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_READ_PACKING_EN_ENABLE                       0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_READ_PACKING_EN_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_ONLY_ONE_FB_REQ                                       10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_ONLY_ONE_FB_REQ_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_ONLY_ONE_FB_REQ_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY                                       12:11 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY_FIRST                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY_NORMAL                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY_LAST                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_STENCIL_SERIAL                                     13:13 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_FB_STENCIL_SERIAL_DISABLE                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_STENCIL_SERIAL_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_VCAA8B_SERIAL                                      14:14 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_FB_VCAA8B_SERIAL_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_VCAA8B_SERIAL_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_WRITE_CONCAT_EN                                   15:15 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_WRITE_CONCAT_EN_ENABLE                       0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_WRITE_CONCAT_EN_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_HALT_ON_ERROR                                         16:16 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_HALT_ON_ERROR_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_HALT_ON_ERROR_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_MEMBAR_CTA_STALL                                      17:17 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_MEMBAR_CTA_STALL_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_MEMBAR_CTA_STALL_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_FORMAT                                          18:18 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_FORMAT_DISABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_FORMAT_ENABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_LAYOUT                                          19:19 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_LAYOUT_DISABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_LAYOUT_ENABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_BLK_ACTIVITY_ERR_EN                                   20:20 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_BLK_ACTIVITY_ERR_EN_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_BLK_ACTIVITY_ERR_EN_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_APERTURE                                        21:21 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_APERTURE_DISABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_APERTURE_ENABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_NACK                                            22:22 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_NACK_DISABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_NACK_ENABLE                                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_OVERRIDE                                         23:23 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_OVERRIDE_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_OVERRIDE_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_IDLE_EN                                          24:24 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_IDLE_EN_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_IDLE_EN_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_STALL_EN                                         25:25 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_STALL_EN_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_SLCG_STALL_EN_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_READ_CMD_HOLDOFF                                  28:26 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_MIW_READ_CMD_HOLDOFF_ZERO                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_STALL_LG_AFTER_MEMBAR                                 29:29 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_STALL_LG_AFTER_MEMBAR_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_STALL_LG_AFTER_MEMBAR_ENABLE                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_M2T_ILWAL_MODE                                        31:30 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_M2T_ILWAL_MODE_AUTO                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_M2T_ILWAL_MODE_FORCE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_M2T_ILWAL_MODE_IGNORE                            0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2                                                 0x0000023c /* RW-4R */
#define LW_PTPC_PRI_TEX_M_DBG2_CG_ZERO_VA32                                           0:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_CG_ZERO_VA32_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_CG_ZERO_VA32_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_WR_COALESCE_EN                                      1:1 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_WR_COALESCE_EN_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_WR_COALESCE_EN_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_RD_COALESCE_EN                                      2:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_RD_COALESCE_EN_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_RD_COALESCE_EN_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_WR_COALESCE_EN                                      3:3 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_WR_COALESCE_EN_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_WR_COALESCE_EN_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_RD_COALESCE_EN                                      4:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_RD_COALESCE_EN_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_RD_COALESCE_EN_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_TEX_RD_COALESCE_EN                                     5:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_TEX_RD_COALESCE_EN_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_TEX_RD_COALESCE_EN_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_COMPLEX_COALESCE_EN                                    6:6 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_COMPLEX_COALESCE_EN_DISABLE                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_COMPLEX_COALESCE_EN_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_ATOM_COALESCE_EN                                    7:7 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_ATOM_COALESCE_EN_DISABLE                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_ATOM_COALESCE_EN_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_RED_COALESCE_EN                                     8:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_RED_COALESCE_EN_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_LG_RED_COALESCE_EN_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_ATOM_COALESCE_EN                                    9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_ATOM_COALESCE_EN_DISABLE                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_ATOM_COALESCE_EN_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_RED_COALESCE_EN                                   10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_RED_COALESCE_EN_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_SU_RED_COALESCE_EN_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_CONCAT_ATOMIC_EN                                     11:11 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_CONCAT_ATOMIC_EN_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_CONCAT_ATOMIC_EN_ENABLE                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG2_COALESCE_FLUSH                                       13:12 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG2_COALESCE_FLUSH_END_OF_WARP                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG2_COALESCE_FLUSH_FULL_LINE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_ROUTING                                              0x000002c4 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_ROUTING_SEL                                                 1:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_ROUTING_SEL_DEFAULT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_ROUTING_SEL_PIPE0                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_ROUTING_SEL_PIPE1                                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS                                      0x000002dc /* R--4R */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX2X                                       2:0 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX2X_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX2X_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX2X_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX2X_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX2X_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX0                                        6:4 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX0_EMPTY                           0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX0_ACTIVE                          0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX0_QUIESCENT                       0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX0_STALLED                         0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX0_HALTED                          0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX1                                       10:8 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX1_EMPTY                           0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX1_ACTIVE                          0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX1_QUIESCENT                       0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX1_STALLED                         0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_PIPE_STATUS_TEX1_HALTED                          0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_PM                                                   0x000002c0 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL                                                   6:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP0                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP1                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP2                                       0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP3                                       0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP4                                       0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP5                                       0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP6                                       0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP7                                       0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP8                                       0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP9                                       0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP10                                      0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP11                                      0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP12                                      0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP13                                      0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP14                                      0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP15                                      0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP16                                      0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP17                                      0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP18                                      0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP19                                      0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP20                                      0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP21                                      0x00000015 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP22                                      0x00000016 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP23                                      0x00000017 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP24                                      0x00000018 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP25                                      0x00000019 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP26                                      0x0000001a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP27                                      0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP28                                      0x0000001c /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP29                                      0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP30                                      0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP31                                      0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP32                                      0x00000020 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP33                                      0x00000021 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP34                                      0x00000022 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP35                                      0x00000023 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP36                                      0x00000024 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP37                                      0x00000025 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP38                                      0x00000026 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP39                                      0x00000027 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP40                                      0x00000028 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP41                                      0x00000029 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP42                                      0x0000002a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP43                                      0x0000002b /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP44                                      0x0000002c /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP45                                      0x0000002d /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP46                                      0x0000002e /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP47                                      0x0000002f /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP48                                      0x00000030 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP49                                      0x00000031 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP50                                      0x00000032 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP51                                      0x00000033 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP52                                      0x00000034 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP53                                      0x00000035 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP54                                      0x00000036 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP55                                      0x00000037 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP56                                      0x00000038 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP57                                      0x00000039 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP58                                      0x0000003a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP59                                      0x0000003b /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP60                                      0x0000003c /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP61                                      0x0000003d /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP62                                      0x0000003e /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP63                                      0x0000003f /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP64                                      0x00000040 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_MAX                                        0x00000040 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT                                               11:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_1D_2D                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_1D_2DARRAY                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_1D_BUFFER                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_3D                                      0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_LWBE                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_NO_MIPMAP                               0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_ANY                                     0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_TEX2FB                                  0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_GLOAD                                   0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_LOAD                                    0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_READ                                    0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_MAX                                     0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_PM_PM_ENABLE_OFF                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_PM_PM_ENABLE_ON                                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR                                              0x00000224 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_INTR                                                0:0 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_INTR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_INTR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_FORMAT                                              2:2 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_FORMAT_NOT_PENDING                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_FORMAT_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_LAYOUT                                              3:3 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_LAYOUT_NOT_PENDING                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_LAYOUT_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_APERTURE                                            5:5 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_APERTURE_NOT_PENDING                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_APERTURE_PENDING                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_NACK                                                6:6 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_NACK_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_NACK_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_BLK_ACTIVITY_ERR                                  13:13 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_BLK_ACTIVITY_ERR_NOT_PENDING                 0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_BLK_ACTIVITY_ERR_PENDING                     0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_TRAP                                              14:14 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_TRAP_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_TRAP_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_RESET                                             30:30 /* -WEVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_RESET_INIT                                   0x00000000 /* -WE-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_RESET_ACTIVE                                 0x00000001 /* -W--T */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_EN                                                31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_EN_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_EN_ENABLE                                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ                                          0x00000228 /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_FETCH_MASK                                      7:0 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_FETCH_MASK_DEFAULT                       0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SUPERSET_ID                                   16:16 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SUPERSET_ID_DEFAULT                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SUBKIND                                       18:17 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SUBKIND_DEFAULT                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_REPLACEMENT                                   19:19 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_REPLACEMENT_DEFAULT                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_MEMORY_LAYOUT                                 20:20 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_MEMORY_LAYOUT_DEFAULT                    0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_MASK_ROTATE_RIGHT                             22:21 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_MASK_ROTATE_RIGHT_DEFAULT                0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SIZE_SWAP                                     25:23 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SIZE_SWAP_DEFAULT                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_COMPONENT_SIZES                               31:26 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_COMPONENT_SIZES_DEFAULT                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR                                         0x0000022c /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR_ADDR_DIV_256                                  31:0 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR_ADDR_DIV_256_DEFAULT                    0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR1                                        0x000002e8 /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR1_ADDR_DIV_256_UPPER                            7:0 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR1_ADDR_DIV_256_UPPER_DEFAULT             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR1_D_SLOT_ID                                   31:24 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR1_D_SLOT_ID_DEFAULT                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_F_DBG                                                  0x00000230 /* RW-4R */
#define LW_PTPC_PRI_TEX_F_DBG_MADD_64B_LANA_CYA                                       0:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_F_DBG_MADD_64B_LANA_CYA_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_F_DBG_MADD_64B_LANA_CYA_ENABLE                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_F_DBG_SKIP_ALL_ILWALID_RDAT                                   1:1 /* RWIVF */
#define LW_PTPC_PRI_TEX_F_DBG_SKIP_ALL_ILWALID_RDAT_DISABLE                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_F_DBG_SKIP_ALL_ILWALID_RDAT_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_DBG_FP16_ROUNDING_MODE                                      3:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_F_DBG_FP16_ROUNDING_MODE_INSTR                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_F_DBG_FP16_ROUNDING_MODE_FORCE_RTZ                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_DBG_FP16_ROUNDING_MODE_FORCE_RTNE                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU                                          0x00000234 /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_APERTURE                                        1:0 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_APERTURE_DEFAULT                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_KIND                                           12:5 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_KIND_DEFAULT                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_BASE_DIV_256                                  31:16 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_BASE_DIV_256_DEFAULT                     0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS                                  0x00000238 /* R--4R */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX                                     2:0 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_EMPTY                        0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_ACTIVE                       0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_QUIESCENT                    0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_STALLED                      0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_HALTED                       0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M                                       6:4 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN                                  10:8 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_EMPTY                      0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_ACTIVE                     0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_QUIESCENT                  0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_STALLED                    0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_HALTED                     0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F                                     13:11 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D                                     16:14 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM                                    19:17 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_EMPTY                         0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_ACTIVE                        0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_QUIESCENT                     0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_STALLED                       0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_HALTED                        0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X                                     22:20 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T                                     25:23 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W                                     28:26 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB                                  31:29 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_EMPTY                       0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_ACTIVE                      0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_QUIESCENT                   0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_STALLED                     0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_HALTED                      0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX                                        0x000002a8 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX__PRIV_LEVEL_MASK                       0x000002cc /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_INDEX                                         7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_INDEX_ZERO                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_INDEX_MAX                              0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_ENABLE                                      31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_ENABLE_DISABLE                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_ENABLE_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_INDEX_ENABLE_INIT                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_DATA                                         0x000002ac /* RW-4R */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_DATA__PRIV_LEVEL_MASK                        0x000002cc /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_DATA__APERTURE_INDEX_OFFSET                 (0x000002a8 - 0x000002ac) /*       */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_DATA_DATA                                          31:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_BLK_ACT_DATA_DATA_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL                                        0x000002d0 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_INDEX                                         3:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_INDEX_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_INDEX_MIN                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_INDEX_MAX                              0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_TRIGGER                                      11:4 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_TRIGGER_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_CONTROL                                     30:12 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_CONTROL_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_ENABLE                                      31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_CTL_ENABLE_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_DATA                                       0x000002d4 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_DATA_DATA                                        31:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_THROTTLE_DATA_DATA_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL                                         0x000002e0 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_INDEX                                          3:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_INDEX_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_INDEX_MIN                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_INDEX_MAX                               0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_TRIGGER                                       11:4 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_TRIGGER_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_CONTROL                                      30:12 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_CONTROL_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_ENABLE                                       31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_THROTTLE_CTL_ENABLE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_THROTTLE_DATA                                        0x000002e4 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_THROTTLE_DATA_DATA                                         31:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_THROTTLE_DATA_DATA_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL                                         0x000002f0 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_INDEX                                          3:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_INDEX_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_INDEX_MIN                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_INDEX_MAX                               0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_TRIGGER                                       11:4 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_TRIGGER_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_CONTROL                                      30:12 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_CONTROL_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_ENABLE                                       31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_THROTTLE_CTL_ENABLE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_THROTTLE_DATA                                        0x000002f4 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_THROTTLE_DATA_DATA                                         31:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_THROTTLE_DATA_DATA_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL                                         0x000002f8 /* RW-4R */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_INDEX                                          3:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_INDEX_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_INDEX_MIN                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_INDEX_MAX                               0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_TRIGGER                                       11:4 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_TRIGGER_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_CONTROL                                      30:12 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_CONTROL_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_ENABLE                                       31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_THROTTLE_CTL_ENABLE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_THROTTLE_DATA                                        0x000002fc /* RW-4R */
#define LW_PTPC_PRI_TEX_F_THROTTLE_DATA_DATA                                         31:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_THROTTLE_DATA_DATA_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG                                                  0x00000240 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_DLY_CNT                                         5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_EN                                              6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_STATE_CG_EN                                             7:7 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_STATE_CG_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_STATE_CG_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_DLY_CNT                                       13:8 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_DLY_CNT_HWINIT                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_EN                                           14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_QUIESCENT_CG_EN                                       15:15 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_QUIESCENT_CG_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_QUIESCENT_CG_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_WAKEUP_DLY_CNT                                        19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_WAKEUP_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_CNT                                         23:20 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_CNT_FULLSPEED                          0x0000000f /*       */
#define LW_PTPC_PRI_TEX_IN_CG_DI_DT_SKEW_VAL                                        27:24 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_DI_DT_SKEW_VAL_HWINIT                            0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_EN                                          28:28 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_EN_ENABLED                             0x00000001 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_EN_DISABLED                            0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_SW_OVER                                     29:29 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_SW_OVER_EN                             0x00000001 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_SW_OVER_DIS                            0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_PAUSE_CG_EN                                           30:30 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_PAUSE_CG_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_PAUSE_CG_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_HALT_CG_EN                                            31:31 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_HALT_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_IN_CG_HALT_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_IN_CG1                                                 0x00000244 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_CG1_MONITOR_CG_EN                                          0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG1_MONITOR_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG1_MONITOR_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG1_SLCG                                                   3:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG1_SLCG_ENABLED                                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG1_SLCG_DISABLED                                   0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG                                                0x00000248 /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_DLY_CNT                                       5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_EN                                            6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STATE_CG_EN                                           7:7 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_STATE_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_STATE_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_DLY_CNT                                     13:8 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_DLY_CNT_HWINIT                        0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_EN                                         14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_QUIESCENT_CG_EN                                     15:15 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_QUIESCENT_CG_EN_ENABLED                        0x00000001 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_QUIESCENT_CG_EN_DISABLED                       0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_WAKEUP_DLY_CNT                                      19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_WAKEUP_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_CNT                                       23:20 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_CNT_FULLSPEED                        0x0000000f /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_DI_DT_SKEW_VAL                                      27:24 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_DI_DT_SKEW_VAL_HWINIT                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_EN                                        28:28 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_SW_OVER                                   29:29 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_SW_OVER_EN                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_SW_OVER_DIS                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_PAUSE_CG_EN                                         30:30 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_PAUSE_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_PAUSE_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_HALT_CG_EN                                          31:31 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_HALT_CG_EN_ENABLED                             0x00000001 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG_HALT_CG_EN_DISABLED                            0x00000000 /*       */
#define LW_PTPC_PRI_TEX_SAMP_CG1                                               0x0000024c /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_CG1_MONITOR_CG_EN                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG1_MONITOR_CG_EN_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG1_MONITOR_CG_EN_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG1_SLCG                                                 8:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG1_SLCG_ENABLED                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG1_SLCG_DISABLED                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG                                                   0x00000250 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_STATE_CG_EN                                              7:7 /*       */
#define LW_PTPC_PRI_TEX_X_CG_STATE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_X_CG_STATE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_DLY_CNT                                        13:8 /*       */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_QUIESCENT_CG_EN                                        15:15 /*       */
#define LW_PTPC_PRI_TEX_X_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_X_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_CNT                                          23:20 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /*       */
#define LW_PTPC_PRI_TEX_X_CG_DI_DT_SKEW_VAL                                         27:24 /*       */
#define LW_PTPC_PRI_TEX_X_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_EN                                           28:28 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_SW_OVER                                      29:29 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_PAUSE_CG_EN                                            30:30 /*       */
#define LW_PTPC_PRI_TEX_X_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_X_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG_HALT_CG_EN                                             31:31 /*       */
#define LW_PTPC_PRI_TEX_X_CG_HALT_CG_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_TEX_X_CG_HALT_CG_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_TEX_X_CG1                                                  0x00000254 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG1_SLCG                                                    5:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG1_SLCG_DISABLED                                    0x0000001f /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG                                                   0x00000258 /* RW-4R */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_STATE_CG_EN                                              7:7 /*       */
#define LW_PTPC_PRI_TEX_W_CG_STATE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_W_CG_STATE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_DLY_CNT                                        13:8 /*       */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_QUIESCENT_CG_EN                                        15:15 /*       */
#define LW_PTPC_PRI_TEX_W_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_W_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_CNT                                          23:20 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /*       */
#define LW_PTPC_PRI_TEX_W_CG_DI_DT_SKEW_VAL                                         27:24 /*       */
#define LW_PTPC_PRI_TEX_W_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_EN                                           28:28 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_SW_OVER                                      29:29 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_PAUSE_CG_EN                                            30:30 /*       */
#define LW_PTPC_PRI_TEX_W_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_W_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG_HALT_CG_EN                                             31:31 /*       */
#define LW_PTPC_PRI_TEX_W_CG_HALT_CG_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_TEX_W_CG_HALT_CG_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_TEX_W_CG1                                                  0x0000025c /* RW-4R */
#define LW_PTPC_PRI_TEX_W_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG1_SLCG                                                    3:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG1_SLCG_DISABLED                                    0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG                                                   0x00000260 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_STATE_CG_EN                                              7:7 /*       */
#define LW_PTPC_PRI_TEX_D_CG_STATE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_D_CG_STATE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_DLY_CNT                                        13:8 /*       */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_QUIESCENT_CG_EN                                        15:15 /*       */
#define LW_PTPC_PRI_TEX_D_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_D_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_CNT                                          23:20 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /*       */
#define LW_PTPC_PRI_TEX_D_CG_DI_DT_SKEW_VAL                                         27:24 /*       */
#define LW_PTPC_PRI_TEX_D_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_EN                                           28:28 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_SW_OVER                                      29:29 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_PAUSE_CG_EN                                            30:30 /*       */
#define LW_PTPC_PRI_TEX_D_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_D_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG_HALT_CG_EN                                             31:31 /*       */
#define LW_PTPC_PRI_TEX_D_CG_HALT_CG_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_TEX_D_CG_HALT_CG_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_TEX_D_CG1                                                  0x00000264 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG1_SLCG                                                    8:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG1_SLCG_DISABLED                                    0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG                                                   0x00000268 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_STATE_CG_EN                                              7:7 /*       */
#define LW_PTPC_PRI_TEX_T_CG_STATE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_T_CG_STATE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_DLY_CNT                                        13:8 /*       */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_QUIESCENT_CG_EN                                        15:15 /*       */
#define LW_PTPC_PRI_TEX_T_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_T_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_CNT                                          23:20 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /*       */
#define LW_PTPC_PRI_TEX_T_CG_DI_DT_SKEW_VAL                                         27:24 /*       */
#define LW_PTPC_PRI_TEX_T_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_EN                                           28:28 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_SW_OVER                                      29:29 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_PAUSE_CG_EN                                            30:30 /*       */
#define LW_PTPC_PRI_TEX_T_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_T_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG_HALT_CG_EN                                             31:31 /*       */
#define LW_PTPC_PRI_TEX_T_CG_HALT_CG_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_TEX_T_CG_HALT_CG_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_TEX_T_CG1                                                  0x0000026c /* RW-4R */
#define LW_PTPC_PRI_TEX_T_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG1_SLCG                                                    3:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG1_SLCG_DISABLED                                    0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG                                                   0x00000270 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_STATE_CG_EN                                              7:7 /*       */
#define LW_PTPC_PRI_TEX_M_CG_STATE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_CG_STATE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_DLY_CNT                                        13:8 /*       */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_QUIESCENT_CG_EN                                        15:15 /*       */
#define LW_PTPC_PRI_TEX_M_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_CNT                                          23:20 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /*       */
#define LW_PTPC_PRI_TEX_M_CG_DI_DT_SKEW_VAL                                         27:24 /*       */
#define LW_PTPC_PRI_TEX_M_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_EN                                           28:28 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_SW_OVER                                      29:29 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_PAUSE_CG_EN                                            30:30 /*       */
#define LW_PTPC_PRI_TEX_M_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG_HALT_CG_EN                                             31:31 /*       */
#define LW_PTPC_PRI_TEX_M_CG_HALT_CG_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_TEX_M_CG_HALT_CG_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_TEX_M_CG1                                                  0x00000274 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG1_SLCG                                                    3:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG1_SLCG_DISABLED                                    0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG                                                   0x00000278 /* RW-4R */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_STATE_CG_EN                                              7:7 /*       */
#define LW_PTPC_PRI_TEX_F_CG_STATE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_F_CG_STATE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_DLY_CNT                                        13:8 /*       */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_QUIESCENT_CG_EN                                        15:15 /*       */
#define LW_PTPC_PRI_TEX_F_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_F_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_CNT                                          23:20 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /*       */
#define LW_PTPC_PRI_TEX_F_CG_DI_DT_SKEW_VAL                                         27:24 /*       */
#define LW_PTPC_PRI_TEX_F_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_EN                                           28:28 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_SW_OVER                                      29:29 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /*       */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_PAUSE_CG_EN                                            30:30 /*       */
#define LW_PTPC_PRI_TEX_F_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /*       */
#define LW_PTPC_PRI_TEX_F_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG_HALT_CG_EN                                             31:31 /*       */
#define LW_PTPC_PRI_TEX_F_CG_HALT_CG_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_TEX_F_CG_HALT_CG_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_TEX_F_CG1                                                  0x0000027c /* RW-4R */
#define LW_PTPC_PRI_TEX_F_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG1_SLCG                                                    5:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG1_SLCG_ENABLED                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG1_SLCG_DISABLED                                    0x0000001f /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG                                                0x00000280 /* RW-4R */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_DLY_CNT                                       5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_EN                                            6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STATE_CG_EN                                           7:7 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_STATE_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_STATE_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_DLY_CNT                                     13:8 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_DLY_CNT_HWINIT                        0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_EN                                         14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_QUIESCENT_CG_EN                                     15:15 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_QUIESCENT_CG_EN_ENABLED                        0x00000001 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_QUIESCENT_CG_EN_DISABLED                       0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_WAKEUP_DLY_CNT                                      19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_WAKEUP_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_CNT                                       23:20 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_CNT_FULLSPEED                        0x0000000f /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_DI_DT_SKEW_VAL                                      27:24 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_DI_DT_SKEW_VAL_HWINIT                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_EN                                        28:28 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_SW_OVER                                   29:29 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_SW_OVER_EN                           0x00000001 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_SW_OVER_DIS                          0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_PAUSE_CG_EN                                         30:30 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_PAUSE_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_PAUSE_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_HALT_CG_EN                                          31:31 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_HALT_CG_EN_ENABLED                             0x00000001 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG_HALT_CG_EN_DISABLED                            0x00000000 /*       */
#define LW_PTPC_PRI_TEX_MIPB_CG1                                               0x00000284 /* RW-4R */
#define LW_PTPC_PRI_TEX_MIPB_CG1_MONITOR_CG_EN                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG1_MONITOR_CG_EN_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG1_MONITOR_CG_EN_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG1_SLCG                                                 3:1 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG1_SLCG_ENABLED                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG1_SLCG_DISABLED                                 0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG                                                  0x00000288 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_DLY_CNT                                       7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_DLY_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_ELPG_EN_OFFSET_CNT                                     15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_ELPG_EN_OFFSET_CNT_HWINIT                        0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_EN                                          16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DIS_EARLY_WUP                                         17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_DIS_EARLY_WUP_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_DIS_EARLY_WUP_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DEEP_ELPG_EN                                          18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_DEEP_ELPG_EN_ENABLED                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DEEP_ELPG_EN_DISABLED                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_ELPG_EN                                          19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_ELPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_ELPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DIDT_DELAY                                            23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_DIDT_DELAY_HWINIT                                0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_RESET_DURATION                                        26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_RESET_DURATION_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_CLAMP_DELAY                                           29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_CLAMP_DELAY_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_ZONE_OFF_MASK                                         30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_ZONE_OFF_MASK_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_SOFT_GATING_EN                                        31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_SOFT_GATING_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_SOFT_GATING_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG1                                                 0x0000028c /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_SEQ                                              23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_SEQ_HWINIT                                 0x00053977 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_MASK                                            31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_MASK_HWINIT                                0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG                                                   0x00000290 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_DIDT_DELAY_HWINIT                                 0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG1                                                  0x00000294 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_SEQ_HWINIT                                  0x00053977 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG                                                   0x00000298 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_DIDT_DELAY_HWINIT                                 0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG1                                                  0x0000029c /* RW-4R */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_SEQ_HWINIT                                  0x00053977 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG                                                   0x000002a0 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_DIDT_DELAY_HWINIT                                 0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG1                                                  0x000002a4 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_SEQ_HWINIT                                  0x00053977 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK                            0x00000100 /* RWE4R */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION                   2:0 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0            0:0 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1            1:1 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2            2:2 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL               "ba" /*      */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED_FUSE0  0x00000007 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED_FUSE1  0x00000004 /* RW--V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION                    3:3 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION                  6:4 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0           4:4 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1           5:5 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2           6:6 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL               "ba" /*      */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0  0x00000007 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1  0x00000004 /* RW--V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION                   7:7 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG                                                0x00000004 /* RW-4R */
#define LW_PTPC_PRI_PE_BLKCG_CG__PRIV_LEVEL_MASK                               0x00000100 /*       */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ENABLE                                    5:5 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ENABLE_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ENABLE_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ENABLE_INIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ERR                                       6:6 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ERR_FALSE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ERR_TRUE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_BLKACTIVITY_ERR_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_DEBUG                                                   0x00000010 /* RW-4R */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_0                                                  0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_0_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_0_ENABLE                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_0_INIT                                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_1                                                  1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_1_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_1_ENABLE                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_1_INIT                                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_2                                                  2:2 /* RWEVF */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_2_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_2_ENABLE                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_2_INIT                                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_3                                                  3:3 /* RWEVF */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_3_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_3_ENABLE                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_DEBUG_SPARE_3_INIT                                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF                                                     0x0000000c /* RW-4R */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM_DISABLE                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN                                      1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN_INIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN_TRUE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN_FALSE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE                                         2:2 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE_TRUE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE_FALSE                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE                                              3:3 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE_INIT                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE_TRUE                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE_FALSE                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_FAST_MODE_SWITCH                                           4:4 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_FAST_MODE_SWITCH_INIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_FAST_MODE_SWITCH_TRUE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_FAST_MODE_SWITCH_FALSE                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_CPI_FORCE_PER_TASK_CACHE_ILWAL                             5:5 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_CPI_FORCE_PER_TASK_CACHE_ILWAL_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_CPI_FORCE_PER_TASK_CACHE_ILWAL_TRUE                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_CPI_FORCE_PER_TASK_CACHE_ILWAL_FALSE                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_WRACK_DISABLE                                              6:6 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_WRACK_DISABLE_INIT                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_WRACK_DISABLE_TRUE                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_WRACK_DISABLE_FALSE                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_CPI_VC_IN_CPO_OPT_MODE                                     7:7 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_CPI_VC_IN_CPO_OPT_MODE_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_CPI_VC_IN_CPO_OPT_MODE_IS_BLOCKING                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_CPI_VC_IN_CPO_OPT_MODE_IS_NON_BLOCKING              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_XBAR_PORT_ID                                        0x00000044 /* RW-4R */
#define LW_PTPC_PRI_PE_PIN_XBAR_PORT_ID_VALUE                                         1:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PIN_XBAR_PORT_ID_VALUE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PIN_MIW                                                 0x00000038 /* RW-4R */
#define LW_PTPC_PRI_PE_PIN_MIW_READ_PACKING                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PIN_MIW_READ_PACKING_DISABLED                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_MIW_READ_PACKING_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_MIW_READ_PACKING_INIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PIN_MIW_WRITE_PACKING                                          1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_PIN_MIW_WRITE_PACKING_DISABLED                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_MIW_WRITE_PACKING_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_MIW_WRITE_PACKING_INIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PIN_MIW_READ_CMD_HOLDOFF                                       4:2 /* RWEVF */
#define LW_PTPC_PRI_PE_PIN_MIW_READ_CMD_HOLDOFF_INIT                           0x00000007 /* RWE-V */
#define LW_PTPC_PRI_PE_PIN_MIW_ACACHE_READ_CMD_HOLDOFF                                7:5 /* RWEVF */
#define LW_PTPC_PRI_PE_PIN_MIW_ACACHE_READ_CMD_HOLDOFF_INIT                    0x00000007 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE                                                  0x0000004c /* RW-4R */
#define LW_PTPC_PRI_PE_ACACHE_VAF_LINES                                               8:0 /* RWXVF */
#define LW_PTPC_PRI_PE_ACACHE_STRI_LINES                                             16:9 /* RWXVF */
#define LW_PTPC_PRI_PE_ACACHE_GPULL_LINES                                           24:17 /* RWXVF */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE                                         25:25 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE_TRUE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE_FALSE                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE                                     26:26 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE_TRUE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE_FALSE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE                                    27:27 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE_INIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE_TRUE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE_FALSE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STRI                                                    0x00000050 /* RW-4R */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE                                               0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE_TRUE                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE_FALSE                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE                                             1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE_TRUE                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE_FALSE                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_LRU_KEEP_HIST_ENABLE                                      2:2 /* RWEVF */
#define LW_PTPC_PRI_PE_STRI_LRU_KEEP_HIST_ENABLE_INIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_STRI_LRU_KEEP_HIST_ENABLE_TRUE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_LRU_KEEP_HIST_ENABLE_FALSE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PM                                                      0x00000054 /* RW-4R */
#define LW_PTPC_PRI_PE_PM_SELECT                                                      6:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS                                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_ACACHE                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_PIF                                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_PIN                                    0x00000003 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_STRI                                   0x00000004 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_TG                                     0x00000005 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_VAF                                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_VSC                                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_ACACHE                              0x00000008 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_PIF                                 0x00000009 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_PIN                                 0x0000000a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_STRI                                0x0000000b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_TG                                  0x0000000c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_VAF                                 0x0000000d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_VSC                                 0x0000000e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS                                     0x0000000f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_BLK_ACTIVITY                                  0x00000010 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_WAKEUP                                        0x00000011 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_0                                  0x00000012 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_1                                  0x00000013 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_2                                  0x00000014 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_3                                  0x00000015 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_4                                  0x00000016 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CPO_GRP_0                                     0x00000017 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CPO_GRP_1                                     0x00000018 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIF_GRP_0                                     0x00000019 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIF_GRP_1                                     0x0000001a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIF_GRP_2                                     0x0000001b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIN_GRP_0                                     0x0000001c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIN_GRP_1                                     0x0000001d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_SSYNC_GRP_0                                   0x0000001e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_0                                  0x0000001f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_1                                  0x00000020 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_2                                  0x00000021 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_3                                  0x00000022 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STRI_GRP_0                                    0x00000023 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_0                                      0x00000024 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_1                                      0x00000025 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_2                                      0x00000026 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_3                                      0x00000027 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_4                                      0x00000028 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_5                                      0x00000029 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_6                                      0x0000002a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_7                                      0x0000002b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_8                                      0x0000002c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_9                                      0x0000002d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_10                                     0x0000002e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_11                                     0x0000002f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_12                                     0x00000030 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_13                                     0x00000031 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_0                                     0x00000032 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_1                                     0x00000033 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_2                                     0x00000034 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_3                                     0x00000035 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_4                                     0x00000036 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_5                                     0x00000037 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_6                                     0x00000038 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_7                                     0x00000039 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_8                                     0x0000003a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_0                                     0x0000003b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_1                                     0x0000003c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_2                                     0x0000003d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_3                                     0x0000003e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_4                                     0x0000003f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_5                                     0x00000040 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_6                                     0x00000041 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_7                                     0x00000042 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_8                                     0x00000043 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY1                                      0x00000044 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY2                                      0x00000045 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY3                                      0x00000046 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY4                                      0x00000047 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VALID1                                        0x00000048 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VALID2                                        0x00000049 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VALID3                                        0x0000004a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY5                                      0x0000004b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY6                                      0x0000004c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_9                                     0x0000004d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_10                                    0x0000004e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_11                                    0x0000004f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PG_STATUS                                     0x00000050 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STRI_GRP_1                                    0x00000051 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_9                                     0x00000052 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_11                                    0x00000053 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_12                                    0x00000054 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_14                                    0x00000055 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_15                                    0x00000056 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_16                                    0x00000057 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_17                                    0x00000058 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_18                                    0x00000059 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_19                                    0x0000005a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_20                                    0x0000005b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_22                                    0x0000005c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STRI_GRP_2                                    0x0000005d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_BA_GRP_1                                      0x0000005f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_INIT                                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN                                               7:7 /* RWEVF */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN_TRUE                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN_FALSE                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE                                        0x00000058 /* RW-4R */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE_TRUE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE_FALSE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STATUS                                                  0x00000060 /* R--4R */
#define LW_PTPC_PRI_PE_STATUS_PE                                                      2:0 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_PE_INIT                                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_PIF                                                     5:3 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_PIF_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_PIN                                                     8:6 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_PIN_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_VAF                                                    11:9 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_VAF_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_ACACHE                                                14:12 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_ACACHE_INIT                                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_STRI                                                  17:15 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_STRI_INIT                                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_TGA                                                   20:18 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_TGA_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_GSPILL                                                23:21 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_GSPILL_INIT                                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_GPULL                                                 26:24 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_GPULL_INIT                                       0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_VSC                                                   29:27 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_VSC_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR                                 0x00000048 /* RW-4R */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_V                                     27:0 /* RWIVF */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_V_INIT                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID                                28:28 /* RWIVF */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID_INIT                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID_FALSE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID_TRUE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY                                         0x00000064 /* RW-4R */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI                                            1:0 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_FIRST                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_NORMAL                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_LAST                                0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_INIT                                0x00000001 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI                                           3:2 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_FIRST                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_NORMAL                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_LAST                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_INIT                               0x00000002 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC                                            5:4 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_FIRST                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_NORMAL                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_LAST                                0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_INIT                                0x00000002 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM                                       11:10 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_FIRST                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_NORMAL                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_LAST                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_INIT                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_CG                                                      0x00000068 /* RW-4R */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_DLY_CNT                                             5:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_DLY_CNT_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_EN                                                  6:6 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_EN_ENABLED                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_EN_DISABLED                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_STATE_CG_EN                                                 7:7 /*       */
#define LW_PTPC_PRI_PE_CG_STATE_CG_EN_ENABLED                                  0x00000001 /*       */
#define LW_PTPC_PRI_PE_CG_STATE_CG_EN_DISABLED                                 0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_STALL_CG_DLY_CNT                                           13:8 /*       */
#define LW_PTPC_PRI_PE_CG_STALL_CG_DLY_CNT_HWINIT                              0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_STALL_CG_EN                                               14:14 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_STALL_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_STALL_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_QUIESCENT_CG_EN                                           15:15 /*       */
#define LW_PTPC_PRI_PE_CG_QUIESCENT_CG_EN_ENABLED                              0x00000001 /*       */
#define LW_PTPC_PRI_PE_CG_QUIESCENT_CG_EN_DISABLED                             0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_WAKEUP_DLY_CNT                                            19:16 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_WAKEUP_DLY_CNT_HWINIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_CNT                                             23:20 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_CNT_FULLSPEED                              0x0000000f /*       */
#define LW_PTPC_PRI_PE_CG_DI_DT_SKEW_VAL                                            27:24 /*       */
#define LW_PTPC_PRI_PE_CG_DI_DT_SKEW_VAL_HWINIT                                0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_EN                                              28:28 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_EN_ENABLED                                 0x00000001 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_EN_DISABLED                                0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_SW_OVER                                         29:29 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_SW_OVER_EN                                 0x00000001 /*       */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_SW_OVER_DIS                                0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_PAUSE_CG_EN                                               30:30 /*       */
#define LW_PTPC_PRI_PE_CG_PAUSE_CG_EN_ENABLED                                  0x00000001 /*       */
#define LW_PTPC_PRI_PE_CG_PAUSE_CG_EN_DISABLED                                 0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG_HALT_CG_EN                                                31:31 /*       */
#define LW_PTPC_PRI_PE_CG_HALT_CG_EN_ENABLED                                   0x00000001 /*       */
#define LW_PTPC_PRI_PE_CG_HALT_CG_EN_DISABLED                                  0x00000000 /*       */
#define LW_PTPC_PRI_PE_CG1                                                     0x0000006c /* RW-4R */
#define LW_PTPC_PRI_PE_CG1_MONITOR_CG_EN                                              0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CG1_MONITOR_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG1_MONITOR_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG1_SLCG                                                      23:1 /* RWEVF */
#define LW_PTPC_PRI_PE_CG1_SLCG_ENABLED                                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_CG1_SLCG_DISABLED                                       0x007fffff /* RWE-V */
#define LW_PTPC_PRI_PE_PG                                                      0x00000070 /* RW-4R */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_DLY_CNT                                           7:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_DLY_CNT_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_PE_PG_ELPG_EN_OFFSET_CNT                                         15:8 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_ELPG_EN_OFFSET_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_EN                                              16:16 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DIS_EARLY_WUP                                             17:17 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_DIS_EARLY_WUP_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_DIS_EARLY_WUP_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DEEP_ELPG_EN                                              18:18 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_DEEP_ELPG_EN_ENABLED                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DEEP_ELPG_EN_DISABLED                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PG_IDLE_ELPG_EN                                              19:19 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_IDLE_ELPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_IDLE_ELPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DIDT_DELAY                                                23:20 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_DIDT_DELAY_HWINIT                                    0x0000000a /* RWE-V */
#define LW_PTPC_PRI_PE_PG_RESET_DURATION                                            26:24 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_RESET_DURATION_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_CLAMP_DELAY                                               29:27 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_CLAMP_DELAY_HWINIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_ZONE_OFF_MASK                                             30:30 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_ZONE_OFF_MASK_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_SOFT_GATING_EN                                            31:31 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_SOFT_GATING_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_SOFT_GATING_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG1                                                     0x00000074 /* RW-4R */
#define LW_PTPC_PRI_PE_PG1_ZONE_SEQ                                                  23:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PG1_ZONE_SEQ_HWINIT                                     0x00053977 /* RWE-V */
#define LW_PTPC_PRI_PE_PG1_ZONE_MASK                                                31:24 /* RWEVF */
#define LW_PTPC_PRI_PE_PG1_ZONE_MASK_HWINIT                                    0x000000ff /* RWE-V */
#define LW_PTPC_PRI_PE_HWW_ESR                                                 0x00000084 /* RW-4R */
#define LW_PTPC_PRI_PE_HWW_ESR_PIF_ERR                                                0:0 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_PIF_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_PIF_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_PIN_ERR                                                1:1 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_PIN_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_PIN_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_VAF_ERR                                                2:2 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_VAF_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_VAF_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_ACACHE_ERR                                             3:3 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_ACACHE_ERR_NOT_PENDING                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_ACACHE_ERR_PENDING                              0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_STRI_ERR                                               4:4 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_STRI_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_STRI_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_TG_ERR                                                 5:5 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_TG_ERR_NOT_PENDING                              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_TG_ERR_PENDING                                  0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_GSPILL_ERR                                             6:6 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_GSPILL_ERR_NOT_PENDING                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_GSPILL_ERR_PENDING                              0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_GPULL_ERR                                              7:7 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_GPULL_ERR_NOT_PENDING                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_GPULL_ERR_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_VSC_ERR                                                8:8 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_VSC_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_VSC_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_RESET                                                30:30 /* -WEVF */
#define LW_PTPC_PRI_PE_HWW_ESR_RESET_TASK                                      0x00000001 /* -W--T */
#define LW_PTPC_PRI_PE_HWW_ESR_RESET_INIT                                      0x00000000 /* -WE-V */
#define LW_PTPC_PRI_PE_HWW_ESR_EN                                                   31:31 /* RWEVF */
#define LW_PTPC_PRI_PE_HWW_ESR_EN_INIT                                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_HWW_ESR_EN_DISABLE                                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_HWW_ESR_EN_ENABLE                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CFG_SMID                                                0x00000088 /* RW-4R */
#define LW_PTPC_PRI_PE_CFG_SMID_VALUE                                                15:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CFG_SMID_VALUE_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A                                  0x00000094 /* RW-4R */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A__PRIV_LEVEL_MASK                 0x00000100 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A_1                                       9:0 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A_1_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A_2                                     19:10 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A_2_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A_3                                     29:20 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_A_3_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B                                  0x00000098 /* RW-4R */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B__PRIV_LEVEL_MASK                 0x00000100 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B_4                                       9:0 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B_4_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B_5                                     19:10 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B_5_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B_6                                     29:20 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_B_6_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C                                  0x0000009c /* RW-4R */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C__PRIV_LEVEL_MASK                 0x00000100 /*       */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C_7                                       9:0 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C_7_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C_8                                     19:10 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C_8_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C_9                                     29:20 /* RWEVF */
#define LW_PTPC_PRI_PE_BLK_ACTIVITY_WEIGHTS_C_9_INIT                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_HWW_ESR                                                0x0000048c /* RW-4R */
#define LW_PTPC_PRI_L1C_HWW_ESR_ECC_ERR                                               4:4 /* R-EVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_ECC_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_ECC_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_RESET                                               30:30 /* -WEVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_RESET_ACTIVE                                   0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_HWW_ESR_RESET_INIT                                     0x00000000 /* -WE-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_EN                                                  31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_EN_DISABLE                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_HWW_ESR_EN_ENABLE                                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR                                         0x00000498 /* RW-4R */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_ECC_DISABLED_CB                               14:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_ECC_DISABLED_CB_ZERO                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR                                                0x000004c0 /* RW-4R */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE                                                0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE_EN                                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE_DIS                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE_INIT                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC                                            1:1 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC_EN                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC_DIS                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED                                            2:2 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED_EN                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED_DIS                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB                                                 3:3 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB_PENDING                                  0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB_NOT_PENDING                              0x00000000 /* -W--T */
#define LW_PTPC_PRI_L1C_ECC_CSR_BANK_SELECT                                           9:4 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_BANK_SELECT_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST                                          10:10 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST_DISABLE                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SEC_COUNT                                           23:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_SEC_COUNT_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_DED_COUNT                                           31:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_DED_COUNT_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_ERROR                                              0x000004c4 /* RW-4R */
#define LW_PTPC_PRI_L1C_ECC_ERROR_BANKMASK                                           31:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_ERROR_BANKMASK_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_ADDRESS                                            0x000004c8 /* R--4R */
#define LW_PTPC_PRI_L1C_ECC_ADDRESS_INDEX                                             8:0 /* R-XVF */
#define LW_PTPC_PRI_L1C_ECC_ADDRESS_SYNDROME                                        30:24 /* R-XVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG                                              0x000004d4 /* RW-4R */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_DLY_CNT                                     5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_DLY_CNT_HWINIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_EN                                          6:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STATE_CG_EN                                         7:7 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STATE_CG_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STATE_CG_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_DLY_CNT                                   13:8 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_DLY_CNT_HWINIT                      0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_EN                                       14:14 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_QUIESCENT_CG_EN                                   15:15 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_QUIESCENT_CG_EN_ENABLED                      0x00000001 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_QUIESCENT_CG_EN_DISABLED                     0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_WAKEUP_DLY_CNT                                    19:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_WAKEUP_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_CNT                                     23:20 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_CNT_FULLSPEED                      0x0000000f /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_DI_DT_SKEW_VAL                                    27:24 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_DI_DT_SKEW_VAL_HWINIT                        0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_EN                                      28:28 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_EN_ENABLED                         0x00000001 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_EN_DISABLED                        0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_SW_OVER                                 29:29 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_SW_OVER_EN                         0x00000001 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_SW_OVER_DIS                        0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_PAUSE_CG_EN                                       30:30 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_PAUSE_CG_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_PAUSE_CG_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_HALT_CG_EN                                        31:31 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_HALT_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_HALT_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1                                             0x000004d8 /* RW-4R */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_MONITOR_CG_EN                                      0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_MONITOR_CG_EN_ENABLED                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_MONITOR_CG_EN_DISABLED                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_SLCG                                              20:1 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_SLCG_ENABLED                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_SLCG_DISABLED                               0x000fffff /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG                                               0x000004dc /* RW-4R */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_L1C_WHOLE_CG1                                              0x000004e0 /* RW-4R */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_SLCG                                               20:1 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_SLCG_ENABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_SLCG_DISABLED                                0x000fffff /* RWE-V */
#define LW_PTPC_PRI_L1C_PG                                                     0x000004e4 /* RW-4R */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_DLY_CNT                                          7:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_DLY_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_ELPG_EN_OFFSET_CNT                                        15:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_ELPG_EN_OFFSET_CNT_HWINIT                           0x0000000a /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_EN                                             16:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DIS_EARLY_WUP                                            17:17 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_DIS_EARLY_WUP_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_DIS_EARLY_WUP_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DEEP_ELPG_EN                                             18:18 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_DEEP_ELPG_EN_ENABLED                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DEEP_ELPG_EN_DISABLED                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_IDLE_ELPG_EN                                             19:19 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_IDLE_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_IDLE_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DIDT_DELAY                                               23:20 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_DIDT_DELAY_HWINIT                                   0x0000000a /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_RESET_DURATION                                           26:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_RESET_DURATION_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_CLAMP_DELAY                                              29:27 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_CLAMP_DELAY_HWINIT                                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_ZONE_OFF_MASK                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_ZONE_OFF_MASK_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_SOFT_GATING_EN                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_SOFT_GATING_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_SOFT_GATING_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG1                                                    0x000004f0 /* RW-4R */
#define LW_PTPC_PRI_L1C_PG1_ZONE_SEQ                                                 23:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG1_ZONE_SEQ_HWINIT                                    0x00053977 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG1_ZONE_MASK                                               31:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG1_ZONE_MASK_HWINIT                                   0x000000ff /* RWE-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG                                              0x00000400 /* RW-4R */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC                                   0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC_DISABLE                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER                                       1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER_ENABLE                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS                                        2:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS_DISABLED                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_TIMESLICE_MODE                                      3:3 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_TIMESLICE_MODE_DISABLED                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_TIMESLICE_MODE_ENABLED                       0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_VSB_ISBE_SHARED                                     4:4 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_VSB_ISBE_SHARED_DISABLED                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_VSB_ISBE_SHARED_ENABLED                      0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_CYA_RESET_ISBE_BASE                                 5:5 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_CYA_RESET_ISBE_BASE_ENABLED                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_CYA_RESET_ISBE_BASE_DISABLED                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_FORCE_GLOBAL_CACHE                                  7:6 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_FORCE_GLOBAL_CACHE_OFF                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_FORCE_GLOBAL_CACHE_ON                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_FORCE_GLOBAL_CACHE_USE_SPH                   0x00000002 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SPARE                                              31:8 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SPARE_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG                                              0x00000404 /* RW-4R */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA                                          0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA_DISABLE                           0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA_ENABLE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE                                     1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE_ENABLE                       0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID                                 2:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_PIXOUT_FPW_ILOCK                                    3:3 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_PIXOUT_FPW_ILOCK_DISABLE                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_PIXOUT_FPW_ILOCK_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_COMP_BUNDLE_HOLD                                4:4 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_COMP_BUNDLE_HOLD_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_COMP_BUNDLE_HOLD_ENABLE                  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_PIX_BUNDLE_HOLD                                 5:5 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_PIX_BUNDLE_HOLD_DISABLE                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_PIX_BUNDLE_HOLD_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_INSTRUCTION                                 6:6 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_INSTRUCTION_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_INSTRUCTION_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_DATA                                        7:7 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_DATA_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_DATA_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_CONSTANT                                    8:8 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_CONSTANT_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SCG_ISC_CONSTANT_ENABLE                      0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_STEERING                                        9:9 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_STEERING_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_STEERING_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_FORCE_GLOBAL_CACHE                                11:10 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_FORCE_GLOBAL_CACHE_OFF                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_FORCE_GLOBAL_CACHE_ON                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_FORCE_GLOBAL_CACHE_USE_SPH                   0x00000002 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SPARE                                             29:12 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SPARE_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_QUAD_SKEW_MOD_2                               30:30 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_QUAD_SKEW_MOD_2_DISABLE                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_QUAD_SKEW_MOD_2_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_QUAD_SKEW                                     31:31 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_QUAD_SKEW_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_QUAD_SKEW_ENABLE                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG                                              0x00000408 /* RW-4R */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP                                         0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP                                 1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_USE_HALF_SM                                         2:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_USE_HALF_SM_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_USE_HALF_SM_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SPARE                                              31:3 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SPARE_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PM_CTRL                                                0x0000040c /* RW-4R */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL                                                   6:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_BLOCK                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_PIX_BLOCK                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_VTG_BLOCK                           0x00000002 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_WLU_BLOCK                           0x00000003 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_CG_PG_WAKEUP                        0x00000004 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2SM_0                                   0x00000005 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2SM_1_MPC2GPM_MPC2L1C                   0x00000006 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2PE_0                                   0x00000007 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2PE_1                                   0x00000008 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_CBMGR_IF                                   0x00000009 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_0                               0x0000000a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_1                               0x0000000b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_2                               0x0000000c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_3                               0x0000000d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_INTERNAL_PVLD_PRDY_0                       0x0000000e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_0                         0x0000000f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_1                         0x00000010 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_2                         0x00000011 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_3                         0x00000012 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_4                         0x00000013 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_5                         0x00000014 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_6                         0x00000015 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_7                         0x00000016 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ATTRIBUTES_REQUESTED_DIV4              0x00000017 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_PIXEL_RF_ALLOCATIONS                   0x00000018 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_NUMBER_OF_SUBTILES_PRIMS_PIXEL_WARPS   0x00000019 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_VTG_THROUGHPUT_0                       0x0000001a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_VTG_THROUGHPUT_1                       0x0000001b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_WARP_LAUNCHES                    0x0000001c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_COMPUTE_RF_DIV8_ALLOCATED              0x0000001d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_ACTIVE_QUADS_IN_PIX_WARPS  0x0000001e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_0  0x0000001f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_1  0x00000020 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_2  0x00000021 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_3  0x00000022 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_CTAS_IN_FLIGHT            0x00000023 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_CTAS_IN_FLIGHT_2          0x00000024 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_CTAS_IN_FLIGHT_3          0x00000025 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_CTAS_IN_FLIGHT_4          0x00000026 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_TASKS_IN_FLIGHT           0x00000027 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_TASKS_IN_FLIGHT_2         0x00000028 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_TASKS_IN_FLIGHT_3         0x00000029 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_TASKS_IN_FLIGHT_4         0x0000002a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_CTA_IDS_IN_FLIGHT                          0x0000002b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_CTA_IDS_IN_FLIGHT_2                        0x0000002c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_CTA_IDS_IN_FLIGHT_3                        0x0000002d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_CTA_IDS_IN_FLIGHT_4                        0x0000002e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT     0x0000002f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_2   0x00000030 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_3   0x00000031 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_4   0x00000032 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_5   0x00000033 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_6   0x00000034 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_7   0x00000035 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_8   0x00000036 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_WORK_REMOVAL_0                         0x00000037 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_0                          0x00000038 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_1                          0x00000039 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_2                          0x0000003a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_3                          0x0000003b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_RES_LIMIT                              0x0000003c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_RES_LIMIT_2                            0x0000003d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_INTERNAL_EVENTS                        0x0000003e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_LATENCY_TRACKING_INTERNAL              0x0000003f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_LATENCY_TO_DONE                        0x00000040 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_0                      0x00000041 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_1                      0x00000042 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_2                      0x00000043 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_3                      0x00000044 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_4                      0x00000045 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_5                      0x00000046 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_6                      0x00000047 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_0                             0x00000048 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_1                             0x00000049 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_2                             0x0000004a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_3                             0x0000004b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_4                             0x0000004c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_5                             0x0000004d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_6                             0x0000004e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_7                             0x0000004f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_8                             0x00000050 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_9                             0x00000051 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_10                            0x00000052 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_11                            0x00000053 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_12                            0x00000054 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_13                            0x00000055 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_14                            0x00000056 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_15                            0x00000057 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_16                            0x00000058 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_ALPHA_BETA_CLOCKS                          0x00000059 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_0                              0x0000005a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_1                              0x0000005b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_2                              0x0000005c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_TPC_RESOURCES_0                            0x0000005d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_TPC_RESOURCES_1                            0x0000005e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_PRI_PIX_OUTSTANDING                        0x00000063 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_PRI_VTG_OUTSTANDING_0                      0x00000064 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_PRI_VTG_OUTSTANDING_1                      0x00000065 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_SHADER_TYPE_ACTIVE                      0x00000066 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_COMPUTE_PIPE_DEBUG_1                       0x00000067 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_DM_BA_MANAGER_DEBUG_1                      0x00000068 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC_JOIN_STALLS                            0x00000069 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_EXTERNAL_SCG_EVENTS                    0x0000006a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC_STEERING_MODE_EVENTS                   0x0000006b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_0                0x0000006c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_1                0x0000006d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_2                0x0000006e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_3                0x0000006f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_4                0x00000070 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_5                0x00000071 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ACTIVE_WARP_OCLWPANCY_6                0x00000072 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_9   0x00000073 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_10  0x00000074 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_11  0x00000075 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_12  0x00000076 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_13  0x00000077 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_14  0x00000078 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_15  0x00000079 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_PIXEL_WARPS_IN_FLIGHT_16  0x0000007a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_COMP_BLOCK                          0x0000007b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_INTERNAL_PVLD_PRDY_1                       0x0000007c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_COMP_FSM_BLOCK_1                           0x0000007d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_COMP_FSM_BLOCK_2                           0x0000007e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_3                              0x0000007f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_INIT                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE_ENABLE                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE_DISABLE                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_STATUS                                                 0x00000410 /* R--4R */
#define LW_PTPC_PRI_MPC_STATUS_TOP_STATUS                                             2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_VTG_STATUS                                             5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_PIX_STATUS                                             8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_WLU_STATUS                                            11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_COMP_STATUS                                          14:12 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS                                             0x00000414 /* R--4R */
#define LW_PTPC_PRI_MPC_VTG_STATUS_ALPHA_STATUS                                       2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_BETA_STATUS                                        5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_ISBMGR_STATUS                                      8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_SMIO_STATUS                                       11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_MODE                                             12:12 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_MODE_ALPHA                                  0x00000000 /* R---V */
#define LW_PTPC_PRI_MPC_VTG_STATUS_MODE_BETA                                   0x00000001 /* R---V */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VAFA_OUTSTANDING                                 16:16 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VAFB_OUTSTANDING                                 17:17 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSC_ALPHA_OUTSTANDING                            20:20 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VAF_BETA_OUTSTANDING                             21:21 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_TGBFILL_OUTSTANDING                              22:22 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_GSPILL_OUTSTANDING                               23:23 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSC_BETA_OUTSTANDING                             24:24 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSA_WARP_OUTSTANDING                             25:25 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSB_WARP_OUTSTANDING                             26:26 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_TI_WARP_OUTSTANDING                              27:27 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_TS_WARP_OUTSTANDING                              28:28 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_GS_WARP_OUTSTANDING                              29:29 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_CBMGR_OUTSTANDING                                30:30 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS                                             0x00000418 /* R--4R */
#define LW_PTPC_PRI_MPC_PIX_STATUS_TRAM_STATUS                                        2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_INPUT_STATUS                                       5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_LAUNCH_STATUS                                      8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_OUTPUT_STATUS                                     11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_TRAMFILL_OUTSTANDING                             16:16 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_START_XY_OUTSTANDING                             17:17 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_PS_WARP_OUTSTANDING                              18:18 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_DQUAD_UNLOAD_OUTSTANDING                         19:19 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_TRAM_STATE                                       24:20 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_INPUT_STATE                                      27:25 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_2D_PIXOUT_CMD_DONE_OUTSTANDING                   28:28 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_RCVD_3D_AFTER_CONTEXT_SWITCH                     29:29 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_UNEXPECTED_TRAM_DEALLOC                          30:30 /* R--VF */
#define LW_PTPC_PRI_MPC_WLU_STATUS                                             0x0000041c /* R--4R */
#define LW_PTPC_PRI_MPC_WLU_STATUS_VTG_STATUS                                         2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_WLU_STATUS_PIX_STATUS                                         5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER                                      0x00000420 /* RW-4R */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_START_ADDR                                 15:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_START_ADDR_INIT                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_END_ADDR                                  31:16 /* RWIVF */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_END_ADDR_INIT                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK                                  0x00000424 /* RW-4R */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_ALPHA_VSA                               4:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_ALPHA_VSA_INIT                   0x00000010 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_ALPHA_VSB                               9:5 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_ALPHA_VSB_INIT                   0x00000010 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_BETA_VAF                              14:10 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_BETA_VAF_INIT                    0x00000010 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_BETA_TS                               19:15 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_PREFUNC_WATERMARK_BETA_TS_INIT                     0x00000010 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK                                 0x00000428 /* RW-4R */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_VSA                                    5:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_VSA_INIT                        0x0000003e /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_VSB                                   11:6 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_VSB_INIT                        0x0000003e /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_TI                                   17:12 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_TI_INIT                         0x0000003e /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_TS                                   23:18 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_TS_INIT                         0x0000003e /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_GS                                   29:24 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_MAINFUNC_WATERMARK_GS_INIT                         0x0000003e /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_CB_GLOBAL_BASE_ADDR                                0x0000042c /* RW-4R */
#define LW_PTPC_PRI_MPC_VTG_CB_GLOBAL_BASE_ADDR_V                                    27:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_CB_GLOBAL_BASE_ADDR_V_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_CB_GLOBAL_BASE_ADDR_VALID                               28:28 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_CB_GLOBAL_BASE_ADDR_VALID_FALSE                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_CB_GLOBAL_BASE_ADDR_VALID_TRUE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_HWW_ESR                                                0x00000430 /* RW-4R */
#define LW_PTPC_PRI_MPC_HWW_ESR_VTG_ERR                                               0:0 /* R-EVF */
#define LW_PTPC_PRI_MPC_HWW_ESR_VTG_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_MPC_HWW_ESR_VTG_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_MPC_HWW_ESR_UNEXPECTED_GRAPHICS_WORK                              1:1 /* R-EVF */
#define LW_PTPC_PRI_MPC_HWW_ESR_UNEXPECTED_GRAPHICS_WORK_NOT_PENDING           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_MPC_HWW_ESR_UNEXPECTED_GRAPHICS_WORK_PENDING               0x00000001 /* R---V */
#define LW_PTPC_PRI_MPC_HWW_ESR_UNEXPECTED_COMPUTE_WORK                               2:2 /* R-EVF */
#define LW_PTPC_PRI_MPC_HWW_ESR_UNEXPECTED_COMPUTE_WORK_NOT_PENDING            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_MPC_HWW_ESR_UNEXPECTED_COMPUTE_WORK_PENDING                0x00000001 /* R---V */
#define LW_PTPC_PRI_MPC_HWW_ESR_RESET                                               30:30 /* RWEVF */
#define LW_PTPC_PRI_MPC_HWW_ESR_RESET_IDLE                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_HWW_ESR_RESET_TRIGGER                                  0x00000001 /* RW--T */
#define LW_PTPC_PRI_MPC_HWW_ESR_EN                                                  31:31 /* RWEVF */
#define LW_PTPC_PRI_MPC_HWW_ESR_EN_DISABLE                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_HWW_ESR_EN_ENABLE                                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_VTG_WTC                                                0x00000434 /* RW-4R */
#define LW_PTPC_PRI_MPC_VTG_WTC_ALPHA                                                 0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_ALPHA_ENABLE                                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_WTC_ALPHA_DISABLE                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_WTC_BETA                                                  1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_BETA_ENABLE                                    0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_WTC_BETA_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_WTC_WATERMARK_ALPHA                                      12:4 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_WATERMARK_ALPHA_INIT                           0x000001ff /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_WTC_WATERMARK_BETA                                      24:16 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_WATERMARK_BETA_INIT                            0x000001ff /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_WTC_ALPHA_PFF_HALF_SIZE                                 28:28 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_ALPHA_PFF_HALF_SIZE_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_WTC_ALPHA_PFF_HALF_SIZE_ENABLE                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_WTC_BETA_PFF_HALF_SIZE                                  29:29 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_BETA_PFF_HALF_SIZE_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_WTC_BETA_PFF_HALF_SIZE_ENABLE                      0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_WTC_MFF_HALF_SIZE                                       30:30 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_WTC_MFF_HALF_SIZE_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_WTC_MFF_HALF_SIZE_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_HOLD_CNT                                           0x0000043c /* RW-4R */
#define LW_PTPC_PRI_MPC_PIX_HOLD_CNT_3D_WARPS                                         5:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_HOLD_CNT_3D_WARPS_INIT                             0x00000019 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_HOLD_CNT_3DPFM_SUBTILES                                  13:8 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_HOLD_CNT_3DPFM_SUBTILES_INIT                       0x00000019 /* RWI-V */
#define LW_PTPC_PRI_MPC_COMP_STATUS                                            0x0000044c /* R--4R */
#define LW_PTPC_PRI_MPC_COMP_STATUS_TRAM_STATUS                                       2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_INPUT_STATUS                                      5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_LAUNCH_STATUS                                     8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_OUTPUT_STATUS                                    11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_TRAM_STATE                                      15:12 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_CTA_IN_PROG                                     16:16 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_GOT_ALPHA_DRAIN                                 17:17 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_GOT_BETA_DRAIN                                  18:18 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_STATUS_GOT_PIX_DRAIN                                   19:19 /* R--VF */
#define LW_PTPC_PRI_MPC_COMP_DEBUG                                             0x00000450 /* RW-4R */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_INSTRUCTION                                0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_INSTRUCTION_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_INSTRUCTION_ENABLE                  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_DATA                                       1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_DATA_DISABLE                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_DATA_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_CONSTANT                                   2:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_CONSTANT_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_COMP_DEBUG_SCG_ISC_CONSTANT_ENABLE                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM                                         0x00000454 /* R--4R */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_ALPHA_MPIPEFE                                  3:0 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE0_PREFUNC                                 4:4 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE0_MAINFUNC                                5:5 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE1_PREFUNC                                 6:6 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE1_MAINFUNC                                7:7 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE2_PREFUNC                                 8:8 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE2_MAINFUNC                                9:9 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_BETA_MPIPEFE                                 15:12 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE3_TGB                                   16:16 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE3_PREFUNC                               18:17 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE3_MAINFUNC                              19:19 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE4_TGB                                   20:20 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE4_PREFUNC                               22:21 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_STAGE4_MAINFUNC                              23:23 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_ISBMGR                                       26:24 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_SMIO                                         29:28 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_FSM_SMIO_FGS_ILOCK                               30:30 /* R--VF */
#define LW_PTPC_PRI_MPC_CG                                                     0x00000470 /* RW-4R */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_DLY_CNT                                            5:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_DLY_CNT_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_EN                                                 6:6 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_STATE_CG_EN                                                7:7 /*       */
#define LW_PTPC_PRI_MPC_CG_STATE_CG_EN_ENABLED                                 0x00000001 /*       */
#define LW_PTPC_PRI_MPC_CG_STATE_CG_EN_DISABLED                                0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_DLY_CNT                                          13:8 /*       */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_DLY_CNT_HWINIT                             0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_EN                                              14:14 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_QUIESCENT_CG_EN                                          15:15 /*       */
#define LW_PTPC_PRI_MPC_CG_QUIESCENT_CG_EN_ENABLED                             0x00000001 /*       */
#define LW_PTPC_PRI_MPC_CG_QUIESCENT_CG_EN_DISABLED                            0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_WAKEUP_DLY_CNT                                           19:16 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_WAKEUP_DLY_CNT_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_CNT                                            23:20 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_CNT_FULLSPEED                             0x0000000f /*       */
#define LW_PTPC_PRI_MPC_CG_DI_DT_SKEW_VAL                                           27:24 /*       */
#define LW_PTPC_PRI_MPC_CG_DI_DT_SKEW_VAL_HWINIT                               0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_EN                                             28:28 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_EN_ENABLED                                0x00000001 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_EN_DISABLED                               0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_SW_OVER                                        29:29 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_SW_OVER_EN                                0x00000001 /*       */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_SW_OVER_DIS                               0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_PAUSE_CG_EN                                              30:30 /*       */
#define LW_PTPC_PRI_MPC_CG_PAUSE_CG_EN_ENABLED                                 0x00000001 /*       */
#define LW_PTPC_PRI_MPC_CG_PAUSE_CG_EN_DISABLED                                0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG_HALT_CG_EN                                               31:31 /*       */
#define LW_PTPC_PRI_MPC_CG_HALT_CG_EN_ENABLED                                  0x00000001 /*       */
#define LW_PTPC_PRI_MPC_CG_HALT_CG_EN_DISABLED                                 0x00000000 /*       */
#define LW_PTPC_PRI_MPC_CG1                                                    0x00000474 /* RW-4R */
#define LW_PTPC_PRI_MPC_CG1_MONITOR_CG_EN                                             0:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG1_MONITOR_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG1_MONITOR_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG1_SLCG                                                      4:1 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG1_SLCG_ENABLED                                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_CG1_SLCG_DISABLED                                      0x0000000f /* RWE-V */
#define LW_PTPC_PRI_MPC_PG                                                     0x00000478 /* RW-4R */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_DLY_CNT                                          7:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_DLY_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_ELPG_EN_OFFSET_CNT                                        15:8 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_ELPG_EN_OFFSET_CNT_HWINIT                           0x0000000a /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_EN                                             16:16 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DIS_EARLY_WUP                                            17:17 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_DIS_EARLY_WUP_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_DIS_EARLY_WUP_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DEEP_ELPG_EN                                             18:18 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_DEEP_ELPG_EN_ENABLED                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DEEP_ELPG_EN_DISABLED                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_IDLE_ELPG_EN                                             19:19 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_IDLE_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_IDLE_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DIDT_DELAY                                               23:20 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_DIDT_DELAY_HWINIT                                   0x0000000a /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_RESET_DURATION                                           26:24 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_RESET_DURATION_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_CLAMP_DELAY                                              29:27 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_CLAMP_DELAY_HWINIT                                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_ZONE_OFF_MASK                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_ZONE_OFF_MASK_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_SOFT_GATING_EN                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_SOFT_GATING_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_SOFT_GATING_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG1                                                    0x0000047c /* RW-4R */
#define LW_PTPC_PRI_MPC_PG1_ZONE_SEQ                                                 23:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG1_ZONE_SEQ_HWINIT                                    0x00053977 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG1_ZONE_MASK                                               31:24 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG1_ZONE_MASK_HWINIT                                   0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK                            0x00000630 /* RWE4R */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION                   2:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL     "ba" /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED_FUSE0  0x00000007 /* RWE-V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED_FUSE1  0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0            0:0 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1            1:1 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2            2:2 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION                    3:3 /* RWEVF */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION                  6:4 /* RWEVF */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL    "ba" /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0  0x00000007 /* RWE-V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1  0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0           4:4 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1           5:5 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2           6:6 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE  0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE  0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION                   7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL                                                 0x00000600 /* RW-4R */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL                                               6:0 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_STATUS                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_ACTIVE_WARPS                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_ACTIVE_WARPS2                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_RFA_WARP_CANT_DRAIN_OUT_OF_ORDER       0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_RFA_WARP_CANT_DRAIN                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_ICC                                    0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_ACTIVE_CTAS                            0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_TRAP                                   0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_SHADER_PROGRAM                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_SFE_DEBUG0                             0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_PROFILER                               0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_SIGDUMP_CORE_DEBUG                     0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_DEBUG_ACTIVE_WARPS_FULL                0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_DEBUG_ACTIVE_WARPS_PS_FULL             0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_DEBUG_ACTIVE_WARPS_VTG_FULL            0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_SEL_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_ENABLE                                            7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_ENABLE_DISABLE                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_CORE_ENABLE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL                                              14:8 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_STATUS_ACTIVITY                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_ACTIVE_WARPS                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_INST_ISSUE_EXELWTED_IPC                0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_REGISTER_BANK_UTIL                     0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_MSCH_1                  0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_MSCH_2                  0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_MSCH_3                  0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_MSCH_4                  0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_ASCH_1                  0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_ASCH_2                  0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_USCH_1                  0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_USCH_2                  0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_CANT_ISSUE_USCH_3                  0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_1                   0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_2                   0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_3                   0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_4                   0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_5                   0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_6                   0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_7                   0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_INST_EXELWTED_8                   0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_THREAD_INST_EXELWTED              0x00000015 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_IMC                                    0x00000016 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_TEX                                    0x00000017 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_PMTRIG                                 0x00000018 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_THREADS_LAUNCHED                       0x00000019 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_LSU_WB_OPS                             0x0000001a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_CANT_DISPATCH                          0x0000001b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_TEX_PENDING                            0x0000001c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_MIO_0                                  0x0000001d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU                                    0x0000001e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_REGISTER_READ                          0x0000001f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_UNWEIGHTED_SCH_CANT_ISSUE_1            0x00000020 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_UNWEIGHTED_SCH_CANT_ISSUE_2            0x00000021 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_IFB                                    0x00000022 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_TEX_WB_INST_PENDING_HIST               0x00000023 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG0                             0x00000024 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG1                             0x00000025 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG2                             0x00000026 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG3                             0x00000027 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG4                             0x00000028 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG5                             0x00000029 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG6                             0x0000002a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG7                             0x0000002b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG8                             0x0000002c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG9                             0x0000002d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG10                            0x0000002e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG11                            0x0000002f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG12                            0x00000030 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG13                            0x00000031 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG14                            0x00000032 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG15                            0x00000033 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG16                            0x00000034 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG17                            0x00000035 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG18                            0x00000036 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG19                            0x00000037 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG20                            0x00000038 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG21                            0x00000039 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG22                            0x0000003a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG23                            0x0000003b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG24                            0x0000003c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG25                            0x0000003d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG26                            0x0000003e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG27                            0x0000003f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG28                            0x00000040 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG29                            0x00000041 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG30                            0x00000042 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG31                            0x00000043 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG32                            0x00000044 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG33                            0x00000045 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_DEBUG0                            0x00000046 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_DEBUG1                            0x00000047 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DISP_DEBUG2                            0x00000048 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU_DEBUG0                             0x00000049 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU_DEBUG1                             0x0000004a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU_DEBUG2                             0x0000004b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU_DEBUG3                             0x0000004c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU_DEBUG4                             0x0000004d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_BRU_DEBUG5                             0x0000004e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG34                            0x0000004f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG35                            0x00000050 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG36                            0x00000051 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG37                            0x00000052 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG38                            0x00000053 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SCH_DEBUG39                            0x00000054 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_UNIFORM_DATA_DETECT                    0x00000055 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DATA_ACTIVITY0                         0x00000056 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_DATA_ACTIVITY1                         0x00000057 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_LRF_READ_0                             0x00000058 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_LRF_READ_1                             0x00000059 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_WARP_OFF_DECK_REASON                   0x0000005a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_THREAD_OCLWPANCY0                      0x0000005b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_THREAD_OCLWPANCY1                      0x0000005c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_THREAD_OCLWPANCY2                      0x0000005d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_SIGDUMP_SCTL_DEBUG                     0x0000005e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_POWER_THROTTLE                         0x0000005f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_SEL_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_ENABLE                                          15:15 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_ENABLE_DISABLE                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_QCTL_ENABLE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL                                              22:16 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_STATUS                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIO_STATUS                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_PIXOUT                                  0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_IDC                                     0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOP                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_PQ                                      0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_PQ_2                                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOS                                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_PIXOUT_2                                0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_IQ_FULL                                 0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_TEXIO                                   0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOP_DEBUG0                             0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOP_DEBUG1                             0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOP_DEBUG2                             0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOP_DEBUG3                             0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_TEXIO_DEBUG0                            0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_TEXIO_DEBUG1                            0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_TEXIO_DEBUG2                            0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_TEXIO_DEBUG3                            0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOS_DEBUG0                             0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOS_DEBUG1                             0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MIOS_DEBUG2                             0x00000015 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_PIXOUT_DEBUG0                           0x00000016 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_MMISC_DEBUG0                            0x00000017 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_SIGDUMP_MIO_DEBUG                       0x00000018 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_SEL_INIT                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_ENABLE                                           23:23 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_ENABLE_DISABLE                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_MIO_ENABLE_ENABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0                           0x00000604 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP0                             7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP0_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP1                            15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP1_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP2                           23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP2_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP3                           31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP3_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1                           0x00000608 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP4                             7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP4_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP5                            15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP5_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP6                           23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP6_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP7                           31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP7_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0                                            0x0000060c /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_SM_IN_TRAP_MODE                                   0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_SM_IN_TRAP_MODE_FALSE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_SM_IN_TRAP_MODE_TRUE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CRS_FLUSH                                         1:1 /* R-IVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CRS_FLUSH_NOT_DONE                         0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CRS_FLUSH_DONE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_RUN_TRIGGER                                       2:2 /* R-IVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_RUN_TRIGGER_DONE                           0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_RUN_TRIGGER_IN_PROGRESS                    0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CONTEXT                                           3:3 /* R-IVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CONTEXT_GRAPHICS                           0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CONTEXT_COMPUTE                            0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_LOCKED_DOWN                                       4:4 /* R-IVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_LOCKED_DOWN_FALSE                          0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_LOCKED_DOWN_TRUE                           0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0                                           0x00000610 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_DEBUGGER_MODE                                    0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_DEBUGGER_MODE_OFF                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_DEBUGGER_MODE_ON                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_WARP                                 1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_WARP_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_WARP_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_SM                                   2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_SM_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_SM_DISABLE                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_MODE                                 3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_MODE_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_MODE_DISABLE                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_TIMEOUT                              4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_TIMEOUT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_TIMEOUT_DISABLE               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_ECCERR                               5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_ECCERR_ENABLE                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_ECCERR_DISABLE                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_PAIRS                                6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_PAIRS_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_PAIRS_DISABLE                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_TRAP_COALLESCE_WINDOW                           10:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_TRAP_COALLESCE_WINDOW_256                 0x00000008 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_TRAP_DEGLITCH_WINDOW                           14:11 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_TRAP_DEGLITCH_WINDOW_INIT                 0x00000003 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_IS_NOT_MASKABLE                           28:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_IS_NOT_MASKABLE_ENABLE               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_IS_NOT_MASKABLE_DISABLE              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SKIP_IDLE_WARP_DETECT                          29:29 /* -WIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SKIP_IDLE_WARP_DETECT_TASK                0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SKIP_IDLE_WARP_DETECT_INIT                0x00000000 /* -WI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_RUN_TRIGGER                                    30:30 /* -WIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_RUN_TRIGGER_TASK                          0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_RUN_TRIGGER_TASK_INIT                     0x00000000 /* -WI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_TRIGGER                                   31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_TRIGGER_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_TRIGGER_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_0                                  0x00000614 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_0_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_1                                  0x00000618 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_1_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_2                                  0x0000061c /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_2_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_3                                  0x00000620 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_3_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_0                                   0x00000624 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_0_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_1                                   0x00000628 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_1_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_2                                   0x00000750 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_2_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_3                                   0x00000754 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_3_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_0                                    0x00000634 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_0_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_1                                    0x00000638 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_1_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_2                                    0x00000758 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_2_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_3                                    0x0000075c /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_3_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_0                                          0x0000063c /* R--4R */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_0_LO_VALUE                                       31:0 /* R-IVF */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_0_LO_VALUE_INIT                            0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1                                          0x00000640 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_HI_VALUE                                        7:0 /* R-IVF */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_HI_VALUE_INIT                            0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE                                    30:28 /* R-IVF */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE_GLOBAL_OVERFLOW_40B           0x00000000 /* R---V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE_LOCAL_OVERFLOW_24B            0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE_LOCAL_NOT_IN_WINDOW           0x00000002 /* R---V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE_GLOBAL_MISALIGN_ADDR          0x00000003 /* R---V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE_LOCAL_MISALIGN_ADDR           0x00000004 /* R---V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_ERROR_TYPE_INIT                          0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_VALUE_VALID                                   31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_VALUE_VALID_FALSE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_VALUE_VALID_TRUE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_ESR_ADDR_1_VALUE_VALID_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK                                0x00000644 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_ERROR                           1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_ERROR_REPORT             0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_ERROR_NO_REPORT          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_API_STACK_ERROR                       2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_API_STACK_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_API_STACK_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_RET_EMPTY_STACK_ERROR                 3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_RET_EMPTY_STACK_ERROR_REPORT   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_RET_EMPTY_STACK_ERROR_NO_REPORT  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_WRAP                               4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_WRAP_REPORT                 0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_WRAP_NO_REPORT              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_PC                         5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_PC_REPORT           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_PC_NO_REPORT        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_OVERFLOW                           6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_OVERFLOW_REPORT             0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_OVERFLOW_NO_REPORT          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_IMMC_ADDR                  7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_IMMC_ADDR_REPORT    0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_IMMC_ADDR_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_REG                        8:8 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_REG_REPORT          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_REG_NO_REPORT       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_ENCODING                9:9 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_ENCODING_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_ENCODING_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_SPH_INSTR_COMBO             10:10 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_SPH_INSTR_COMBO_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_SPH_INSTR_COMBO_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM                 11:11 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM_REPORT     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR                  12:12 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_REPORT      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_NO_REPORT   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_REG                             13:13 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_REG_REPORT                 0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_REG_NO_REPORT              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_ADDR                            14:14 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_ADDR_REPORT                0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_ADDR_NO_REPORT             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_ADDR                     15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_ADDR_REPORT         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_ADDR_NO_REPORT      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_ADDR_SPACE                  16:16 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_ADDR_SPACE_REPORT      0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_ADDR_SPACE_NO_REPORT   0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM2                17:17 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM2_REPORT    0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM2_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_LDC              18:18 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_LDC_REPORT  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_LDC_NO_REPORT  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_GEOMETRY_SM_ERROR                   19:19 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_GEOMETRY_SM_ERROR_REPORT       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_GEOMETRY_SM_ERROR_NO_REPORT    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_DIVERGENT                           20:20 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_DIVERGENT_REPORT               0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_DIVERGENT_NO_REPORT            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_WARP_EXIT                           21:21 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_WARP_EXIT_REPORT               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_WARP_EXIT_NO_REPORT            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_OVERFLOW                      22:22 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_OVERFLOW_REPORT          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_OVERFLOW_NO_REPORT       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MMU_FAULT                           23:23 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MMU_FAULT_REPORT               0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MMU_FAULT_NO_REPORT            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR                                            0x00000648 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR                                            15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_NONE                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_STACK_ERROR                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_API_STACK_ERROR                      0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_RET_EMPTY_STACK_ERROR                0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_PC_WRAP                              0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_PC                        0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_PC_OVERFLOW                          0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_IMMC_ADDR                 0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_REG                       0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_INSTR_ENCODING               0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_SPH_INSTR_COMBO              0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM                  0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILWALID_CONST_ADDR                   0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_OOR_REG                              0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_OOR_ADDR                             0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_ADDR                      0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILWALID_ADDR_SPACE                   0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM2                 0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILWALID_CONST_ADDR_LDC               0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_GEOMETRY_SM_ERROR                    0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_DIVERGENT                            0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_WARP_EXIT                            0x00000015 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_STACK_OVERFLOW                       0x00000016 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MMU_FAULT                            0x00000017 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_WARP_ID                                         23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_WARP_ID_INIT                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_PC                                         0x00000654 /* R--4R */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_PC_VALUE                                         31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK                              0x0000064c /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SM_TO_SM_FAULT                      0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SM_TO_SM_FAULT_REPORT        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SM_TO_SM_FAULT_NO_REPORT     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_L1_ERROR                            1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_L1_ERROR_REPORT              0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_L1_ERROR_NO_REPORT           0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_MULTIPLE_WARP_ERRORS                2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_MULTIPLE_WARP_ERRORS_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_MULTIPLE_WARP_ERRORS_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_PHYSICAL_STACK_OVERFLOW_ERROR       3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_PHYSICAL_STACK_OVERFLOW_ERROR_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_PHYSICAL_STACK_OVERFLOW_ERROR_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_BPT_INT                             4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_BPT_INT_REPORT               0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_BPT_INT_NO_REPORT            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_BPT_PAUSE                           5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_BPT_PAUSE_REPORT             0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_BPT_PAUSE_NO_REPORT          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SINGLE_STEP_COMPLETE                6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SINGLE_STEP_COMPLETE_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SINGLE_STEP_COMPLETE_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_SEC_ERROR                     29:29 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_SEC_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_SEC_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_DED_ERROR                     30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_DED_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_DED_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_TIMEOUT_ERROR                     31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_TIMEOUT_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_TIMEOUT_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR                                          0x00000650 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SM_TO_SM_FAULT                                  0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SM_TO_SM_FAULT_NOT_PENDING               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SM_TO_SM_FAULT_PENDING                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_L1_ERROR                                        1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_L1_ERROR_NOT_PENDING                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_L1_ERROR_PENDING                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_MULTIPLE_WARP_ERRORS                            2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_MULTIPLE_WARP_ERRORS_NOT_PENDING         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_MULTIPLE_WARP_ERRORS_PENDING             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_PHYSICAL_STACK_OVERFLOW_ERROR                   3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_PHYSICAL_STACK_OVERFLOW_ERROR_NOT_PENDING  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_PHYSICAL_STACK_OVERFLOW_ERROR_PENDING    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_BPT_INT                                         4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_BPT_INT_NOT_PENDING                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_BPT_INT_PENDING                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_BPT_PAUSE                                       5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_BPT_PAUSE_NOT_PENDING                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_BPT_PAUSE_PENDING                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SINGLE_STEP_COMPLETE                            6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SINGLE_STEP_COMPLETE_NOT_PENDING         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SINGLE_STEP_COMPLETE_PENDING             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_SEC_ERROR                                 29:29 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_SEC_ERROR_NO_PENDING                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_SEC_ERROR_PENDING                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_DED_ERROR                                 30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_DED_ERROR_NO_PENDING                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_DED_ERROR_PENDING                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_TIMEOUT_ERROR                                 31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_TIMEOUT_ERROR_NOT_PENDING                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_TIMEOUT_ERROR_PENDING                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0                               0x0000065c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE0                                0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE0_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE0_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE0_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE0                                2:1 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE0_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE0_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE0_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE0_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED0                            3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED0_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED0_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED0_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE1                                4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE1_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE1_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE1_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE1                                6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE1_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE1_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE1_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE1_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED1                            7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED1_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED1_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED1_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE2                                8:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE2_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE2_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE2_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE2                               10:9 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE2_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE2_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE2_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE2_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED2                          11:11 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED2_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED2_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED2_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE3                              12:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE3_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE3_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE3_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE3                              14:13 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE3_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE3_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE3_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_MODE3_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED3                          15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED3_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED3_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_WINDOWED3_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE0                            28:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE0_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE0_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE0_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE1                            29:29 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE1_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE1_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE1_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE2                            30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE2_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE2_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE2_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE3                            31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE3_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE3_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_ENABLE3_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5                               0x00000658 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE4                                0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE4_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE4_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE4_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE4                                2:1 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE4_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE4_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE4_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE4_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED4                            3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED4_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED4_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED4_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE5                                4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE5_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE5_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE5_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE5                                6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE5_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE5_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE5_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE5_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED5                            7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED5_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED5_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED5_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE6                                8:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE6_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE6_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE6_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE6                               10:9 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE6_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE6_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE6_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE6_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED6                          11:11 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED6_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED6_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED6_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE7                              12:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE7_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE7_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_EDGE7_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE7                              14:13 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE7_LUT                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE7_COUNT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE7_PASS                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_MODE7_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED7                          15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED7_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED7_DISABLE             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_WINDOWED7_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE4                            28:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE4_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE4_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE4_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE5                            29:29 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE5_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE5_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE5_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE6                            30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE6_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE6_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE6_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE7                            31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE7_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE7_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL5_ENABLE7_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1                               0x00000660 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC0                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC0_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC1                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC1_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2                               0x00000664 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC2                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC2_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC3                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC3_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3                               0x00000668 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC4                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC4_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC5                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC5_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4                               0x0000066c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC6                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC6_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC7                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC7_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0                              0x00000674 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW0                           7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW0_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW1                          15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW1_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW2                         23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW2_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW3                         31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S0_OVERFLOW3_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1                              0x00000678 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW0                           7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW0_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW1                          15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW1_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW2                         23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW2_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW3                         31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S1_OVERFLOW3_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2                              0x0000067c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW0                           7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW0_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW1                          15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW1_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW2                         23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW2_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW3                         31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S2_OVERFLOW3_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3                              0x00000680 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW0                           7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW0_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW1                          15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW1_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW2                         23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW2_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW3                         31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_S3_OVERFLOW3_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1                                0x00000694 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW4                             7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW4_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW5                            15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW5_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW6                           23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW6_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW7                           31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS1_OVERFLOW7_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4                                       0x00000684 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5                                       0x00000688 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6                                       0x0000068c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7                                       0x00000690 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S0                                    0x000006f0 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S0_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S0_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S0                                    0x000006f4 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S0_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S0_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S0                                    0x000006f8 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S0_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S0_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S0                                    0x000006fc /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S0_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S0_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S1                                    0x00000700 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S1_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S1_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S1                                    0x00000704 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S1_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S1_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S1                                    0x00000708 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S1_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S1_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S1                                    0x0000070c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S1_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S1_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S2                                    0x00000710 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S2_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S2_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S2                                    0x00000714 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S2_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S2_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S2                                    0x00000718 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S2_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S2_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S2                                    0x0000071c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S2_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S2_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S3                                    0x00000720 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S3_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_S3_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S3                                    0x00000724 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S3_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_S3_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S3                                    0x00000728 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S3_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_S3_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S3                                    0x0000072c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S3_VALUE                                    31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_S3_VALUE_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_CONFIG                                                  0x00000698 /* RW-4R */
#define LW_PTPC_PRI_SM_CONFIG_SM_ID                                                  15:0 /* RWEVF */
#define LW_PTPC_PRI_SM_CONFIG_SM_ID_INIT                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_ARCH                                                    0x0000069c /* R--4R */
#define LW_PTPC_PRI_SM_ARCH_WARP_COUNT                                                7:0 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MAJOR                                       19:16 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MAJOR_5                                0x00000005 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MINOR                                        15:8 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MINOR_00                               0x00000000 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MINOR_02                               0x00000002 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MINOR_03                               0x00000003 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MINOR_04                               0x00000004 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_MINOR_05                               0x00000005 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION                                              19:8 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_5_00                                   0x00000500 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_5_02                                   0x00000502 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_5_03                                   0x00000503 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_5_04                                   0x00000504 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SPA_VERSION_5_05                                   0x00000505 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MAJOR                                        31:28 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MAJOR_5                                 0x00000005 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MINOR                                        27:20 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MINOR_00                                0x00000000 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MINOR_02                                0x00000002 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MINOR_03                                0x00000003 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_MINOR_05                                0x00000005 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION                                              31:20 /* R--UF */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_5_00                                    0x00000500 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_5_02                                    0x00000502 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_5_03                                    0x00000503 /* R---V */
#define LW_PTPC_PRI_SM_ARCH_SM_VERSION_5_05                                    0x00000505 /* R---V */
#define LW_PTPC_PRI_SM_MACHINE_ID0                                             0x000006a0 /* RW-4R */
#define LW_PTPC_PRI_SM_MACHINE_ID0_V                                                 31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_MACHINE_ID0_V_INIT                                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CONTEXT_SAVE_ADDR                                       0x000006e4 /* RW-4R */
#define LW_PTPC_PRI_SM_CONTEXT_SAVE_ADDR_V                                           31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_CONTEXT_SAVE_ADDR_V_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL                                           0x000006a4 /* RW-4R */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_ICACHE                                0:0 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_ICACHE_TASK                    0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_ICACHE_INIT                    0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IDC_CCACHE                            1:1 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IDC_CCACHE_TASK                0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IDC_CCACHE_INIT                0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE0                           2:2 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE0_TASK               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE0_INIT               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE1                           3:3 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE1_TASK               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE1_INIT               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE2                           4:4 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE2_TASK               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE2_INIT               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE3                           5:5 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE3_TASK               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE3_INIT               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION                               8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION_ENABLED                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION_DISABLED               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION_INIT                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_STATE_IMC_IV                                     9:9 /* RWEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_STATE_IMC_IV_INCLUDE_TPC_MODE             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_STATE_IMC_IV_EXCLUDE_TPC_MODE             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_BUNDLE_FILTER                       10:10 /* RWEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_BUNDLE_FILTER_ENABLE           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_BUNDLE_FILTER_DISABLE          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PRIVATE_CONTROL                                         0x000006ec /* RW-4R */
#define LW_PTPC_PRI_SM_PRIVATE_CONTROL_VPR_SCRUB                                      0:0 /* -WEVF */
#define LW_PTPC_PRI_SM_PRIVATE_CONTROL_VPR_SCRUB_TASK                          0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_PRIVATE_CONTROL_VPR_SCRUB_INIT                          0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL                                             0x000006a8 /* RW-4R */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL                                            1:0 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_STATE_BASED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_FORCE_TO_DISABLE                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_FORCE_TO_ENABLE                     0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM                                    2:2 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM_INIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_DISABLE_LANA_CYA                                   3:3 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_DISABLE_LANA_CYA_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_DISABLE_LANA_CYA_DISABLE                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_0                                            24:24 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_0_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_0_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_1                                            25:25 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_1_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_1_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_2                                            26:26 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_2_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_2_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_3                                            27:27 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_3_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_3_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_4                                            28:28 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_4_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_4_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_5                                            29:29 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_5_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_5_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_6                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_6_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_6_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_7                                            31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_7_ENABLE                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_CYA_7_DISABLE                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED                                         0x000006ac /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_EOS                              0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_EOS_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_EOS_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_EOS_INIT                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_ALLOC_BATCH                      1:1 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_ALLOC_BATCH_ENABLE        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_ALLOC_BATCH_DISABLE       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_UPDATE_ON_ALLOC_BATCH_INIT          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CLR_TEX_BOOST_ON_TEX_P                         3:3 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CLR_TEX_BOOST_ON_TEX_P_ENABLE           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CLR_TEX_BOOST_ON_TEX_P_DISABLE          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CLR_TEX_BOOST_ON_TEX_P_INIT             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_OBSERVE_STARTING_BATCH                         6:5 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_OBSERVE_STARTING_BATCH_NORMALLY         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_OBSERVE_STARTING_BATCH_INITIALLY        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_OBSERVE_STARTING_BATCH_ALWAYS           0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_OBSERVE_STARTING_BATCH_INIT             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_VTG_BOOST                                      7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_VTG_BOOST_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_VTG_BOOST_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_VTG_BOOST_INIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_TEX_BOOST                                      8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_TEX_BOOST_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_TEX_BOOST_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_TEX_BOOST_INIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CACHE_MISS_BOOST                               9:9 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CACHE_MISS_BOOST_ENABLE                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CACHE_MISS_BOOST_DISABLE                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CACHE_MISS_BOOST_INIT                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_ALL_WARPS_OFF_DECK_ON_FAIRNESS               10:10 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_ALL_WARPS_OFF_DECK_ON_FAIRNESS_ENABLE   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_ALL_WARPS_OFF_DECK_ON_FAIRNESS_DISABLE  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_ALL_WARPS_OFF_DECK_ON_FAIRNESS_INIT     0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_SUBTILE_HOLD                                 11:11 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_SUBTILE_HOLD_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_SUBTILE_HOLD_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_SUBTILE_HOLD_INIT                       0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER                               15:12 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_4                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_5                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_6                        0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_7                        0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_8                        0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_9                        0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_10                       0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_11                       0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_12                       0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_13                       0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_14                       0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_15                       0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_16                       0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_17                       0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_18                       0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_INF                      0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_FAIRNESS_TIMER_INIT                     0x0000000c /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_CS                              16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_CS_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_CS_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_CS_INIT                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_PS                              17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_PS_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_PS_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_PS_INIT                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_VTG                             18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_VTG_ENABLE                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_VTG_DISABLE                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_AGE_ROTATION_VTG_INIT                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CTA_AS_TILE                                  19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CTA_AS_TILE_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CTA_AS_TILE_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_CTA_AS_TILE_INIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_SPARE                                        31:20 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MACRO_SCHED_SPARE_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_ASCHED                                              0x000006e8 /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_ALLOCATION                                    0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_ALLOCATION_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_ALLOCATION_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_ALLOCATION_INIT                        0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_PS_BATCH_SELECT                                     1:1 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_ASCHED_PS_BATCH_SELECT_TILE_ID                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_PS_BATCH_SELECT_WARP_ID                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_PS_BATCH_SELECT_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_CS_BATCH_SELECT                                     2:2 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_ASCHED_CS_BATCH_SELECT_CTA_ID                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_CS_BATCH_SELECT_WARP_ID                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_CS_BATCH_SELECT_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT                                       7:4 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_4                              0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_5                              0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_6                              0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_7                              0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_8                              0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_9                              0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_10                             0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_11                             0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_12                             0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_13                             0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_INF                            0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_BATCH_TIMEOUT_INIT                           0x00000009 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_ASCHED_SPARE                                              31:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_ASCHED_SPARE_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED                                         0x000006b0 /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_OFF_DECK                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_OFF_DECK_LONG_TERM_DEP_ONLY             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_OFF_DECK_ALL_SCBD_DEP                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_OFF_DECK_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_UNCOND_OFF_DECK_YIELD                          1:1 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_UNCOND_OFF_DECK_YIELD_ENABLE            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_UNCOND_OFF_DECK_YIELD_DISABLE           0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_UNCOND_OFF_DECK_YIELD_INIT              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_SAFE_WAIT                                2:2 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_SAFE_WAIT_ENABLE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_SAFE_WAIT_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_SAFE_WAIT_INIT                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_REQ_ALL                                  3:3 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_REQ_ALL_ENABLE                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_REQ_ALL_DISABLE                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_REQ_ALL_INIT                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_PAIRING                                        8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_PAIRING_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_PAIRING_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_PAIRING_INIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_GROUP_BIT                                      9:9 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_GROUP_BIT_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_GROUP_BIT_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_GROUP_BIT_INIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_DEPBAR_0                               10:10 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_DEPBAR_0_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_DEPBAR_0_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_FORCE_DEPBAR_0_INIT                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_DOUBLE_PRECISION                             15:12 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_DOUBLE_PRECISION_FULL_SPEED             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_DOUBLE_PRECISION_HALF_SPEED             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_DOUBLE_PRECISION_QUARTER_SPEED          0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_DOUBLE_PRECISION_DISABLE                0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_DOUBLE_PRECISION_INIT                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_IFB_ON_OFF_DECK                         16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_IFB_ON_OFF_DECK_ENABLE             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_IFB_ON_OFF_DECK_DISABLE            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_IFB_ON_OFF_DECK_INIT               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_NXT_REQ_ON_OFF_DECK                     17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_NXT_REQ_ON_OFF_DECK_ENABLE         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_NXT_REQ_ON_OFF_DECK_DISABLE        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SAVE_NXT_REQ_ON_OFF_DECK_INIT           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SPARE                                        31:18 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_MICRO_SCHED_SPARE_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL                                         0x000006b4 /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN                                      3:0 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN_INIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT                              7:4 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT_INIT                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT                             11:8 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT_INIT                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP0                                 12:12 /* -WEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP0_TASK                       0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP0_INIT                       0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP1                                 13:13 /* -WEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP1_TASK                       0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP1_INIT                       0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP2                                 14:14 /* -WEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP2_TASK                       0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP2_INIT                       0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP3                                 15:15 /* -WEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP3_TASK                       0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP3_INIT                       0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP(i)                   (12+(i)):(12+(i)) /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP__SIZE_1                              4 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP_TASK                        0x00000001 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_QRFDP_INIT                        0x00000000 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP                                     16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS                                          0x000006b8 /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP0                      4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP0_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP0_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP1                      5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP1_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP1_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP2                      6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP2_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP2_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP3                      7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP3_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP3_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP0                      8:8 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP0_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP0_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP1                      9:9 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP1_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP1_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP2                    10:10 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP2_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP2_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP3                    11:11 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP3_NOT_PENDING   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP3_PENDING       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP0                                  12:12 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP0_PASSED                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP0_FAILED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP1                                  13:13 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP1_PASSED                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP1_FAILED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP2                                  14:14 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP2_PASSED                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP2_FAILED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP3                                  15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP3_PASSED                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP3_FAILED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP(i)        (4+(i)):(4+(i)) /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP__SIZE_1                 4 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP_NOT_PENDING    0x00000000 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_QRFDP_PENDING        0x00000001 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP(i)        (8+(i)):(8+(i)) /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP__SIZE_1                 4 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP_NOT_PENDING    0x00000000 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_QRFDP_PENDING        0x00000001 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP(i)                    (12+(i)):(12+(i)) /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP__SIZE_1                               4 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP_PASSED                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_QRFDP_FAILED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_COUNTER_OVERFLOW                   20:20 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_COUNTER_OVERFLOW_NOT_PENDING  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_COUNTER_OVERFLOW_PENDING      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_COUNTER_OVERFLOW                   24:24 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_COUNTER_OVERFLOW_NOT_PENDING  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_COUNTER_OVERFLOW_PENDING      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_RESET                                         30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_RESET_TASK                               0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_RESET_INIT                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_SINGLE_ERR_COUNT                                0x000006bc /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_SINGLE_ERR_COUNT_V                                    31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_SINGLE_ERR_COUNT_V_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_DOUBLE_ERR_COUNT                                0x000006c0 /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_DOUBLE_ERR_COUNT_V                                    31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_DOUBLE_ERR_COUNT_V_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_ADDRESS                                         0x000006c4 /* R--4R */
#define LW_PTPC_PRI_SM_LRF_ECC_ADDRESS_INDEX                                         12:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET                                            0x000006c8 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_0                                   24:24 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_1                                   25:25 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_2                                   26:26 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_3                                   27:27 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_4                                   28:28 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_5                                   29:29 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_6                                   30:30 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_OBSERVE_CYA_7                                   31:31 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS                                     0x000006d0 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_ICC                                        2:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_RFA                                        5:3 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_GIF                                        8:6 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_HALF0                                     11:9 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_HALF1                                    14:12 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_SLTP                                     17:15 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_MIOP0                                    20:18 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_MIOP1                                    23:21 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_MIO                                      26:24 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_MIOS                                     29:27 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS                                0x000006d4 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL0_SCH                             2:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL0_DISP                            5:3 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL0_BRU                             8:6 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL0_IMC                            11:9 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL0_DDP                           14:12 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL1_SCH                           17:15 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL1_DISP                          20:18 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL1_BRU                           23:21 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_QCTL1_IMC                           26:24 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_HALF_STATUS_MIO_TEXIO                           29:27 /* R-XVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL                               0x00000730 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL                               0x00000734 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL                               0x00000738 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL                               0x0000073c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL                               0x00000740 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL                               0x00000744 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL                               0x00000748 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL                               0x0000074c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_GRP                             1:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_SIG                             4:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_GRP                             6:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_SIG                             9:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_GRP                           11:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_SIG                           14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_GRP                           16:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_SIG                           19:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT4_GRP                           21:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT4_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT4_SIG                           24:22 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT4_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT5_GRP                           26:25 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT5_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT5_SIG                           29:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT5_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DFD_CONTROL                                             0x00000768 /* RW-4R */
#define LW_PTPC_PRI_SM_DFD_CONTROL_CMD                                               31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DFD_CONTROL_CMD_NOP                                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DFD_DATA                                                0x0000076c /* RW-4R */
#define LW_PTPC_PRI_SM_DFD_DATA_VALUE                                                31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DFD_DATA_VALUE_EMPTY                                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL                                            0x00000770 /* RW-4R */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BLCG_INPUT_CTRL                              0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BLCG_INPUT_CTRL_EXCLUDE_RFA           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BLCG_INPUT_CTRL_INCLUDE_RFA           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_READ_QUAD_CTL                                4:4 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_READ_QUAD_CTL_0                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_READ_QUAD_CTL_1                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_READ_QUAD_CTL_INIT                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BR_FALLTHRU_OPT                              5:5 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BR_FALLTHRU_OPT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BR_FALLTHRU_OPT_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_BR_FALLTHRU_OPT_INIT                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_6                                        6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_6_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_6_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_6_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_7                                        7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_7_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_7_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_7_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_8                                        8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_8_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_8_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_8_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_9                                        9:9 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_9_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_9_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_9_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_10                                     10:10 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_10_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_10_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_10_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_11                                     11:11 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_11_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_11_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_11_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_12                                     12:12 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_12_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_12_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_12_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_13                                     13:13 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_13_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_13_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_13_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_14                                     14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_14_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_14_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_14_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_15                                     15:15 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_15_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_15_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_SCTL_CYA_15_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_AGU_SPARE                                       31:16 /* RWEVF */
#define LW_PTPC_PRI_SM_HALFCTL_CTRL_AGU_SPARE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DISP_CTRL                                               0x00000778 /* RW-4R */
#define LW_PTPC_PRI_SM_DISP_CTRL_COLLECTOR_REUSE                                      0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_COLLECTOR_REUSE_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_COLLECTOR_REUSE_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_2_CYCLE_COLLECTION                                   1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_2_CYCLE_COLLECTION_ENABLE                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_2_CYCLE_COLLECTION_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FTZ_NARROWS                                          2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_FTZ_NARROWS_ENABLE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FTZ_NARROWS_DISABLE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FTZ_NARROWS_INIT                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_KILLED_LD_IS_NOP                                     3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_KILLED_LD_IS_NOP_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_KILLED_LD_IS_NOP_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_KILLED_LD_IS_NOP_INIT                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FORCE_ALLOW_GLOBAL_STORE                             4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_FORCE_ALLOW_GLOBAL_STORE_ENABLE               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FORCE_ALLOW_GLOBAL_STORE_DISABLE              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FORCE_ALLOW_GLOBAL_STORE_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_COLLECTOR_FP64_REUSE                                 5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_COLLECTOR_FP64_REUSE_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_COLLECTOR_FP64_REUSE_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FP64_PAIRING                                         6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_FP64_PAIRING_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_FP64_PAIRING_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_DDP_RAM_REUSE                                        7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_DDP_RAM_REUSE_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_DDP_RAM_REUSE_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_PIXOUT_READ_PARALLEL                                 8:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_PIXOUT_READ_PARALLEL_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_PIXOUT_READ_PARALLEL_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_TOQ_STATUS_STALL                                     9:9 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_TOQ_STATUS_STALL_ENABLE                       0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_TOQ_STATUS_STALL_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RFDP_UNIFORM_DATA_DETECT                           10:10 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_RFDP_UNIFORM_DATA_DETECT_ENABLE               0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RFDP_UNIFORM_DATA_DETECT_DISABLE              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS                                        12:11 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS_ON_PT                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS_ON_FULL_MASK                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS_DISABLE                           0x00000002 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_VTG_SHADER_POP                                     13:13 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_VTG_SHADER_POP_DISABLE                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_VTG_SHADER_POP_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_PIXEL_SHADER_POP                                   14:14 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_PIXEL_SHADER_POP_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_PIXEL_SHADER_POP_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_COMPUTE_SHADER_POP                                 15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_COMPUTE_SHADER_POP_DISABLE                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_COMPUTE_SHADER_POP_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS_FOR_WT                                 16:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS_FOR_WT_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL_RE_SUPPRESS_FOR_WT_ENABLE                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL_SPARE                                              31:17 /* RWIVF */
#define LW_PTPC_PRI_SM_DISP_CTRL_SPARE_INIT                                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DISP_CTRL2                                              0x000006dc /* RW-4R */
#define LW_PTPC_PRI_SM_DISP_CTRL2_PIX_PQ_WATERMARK                                    6:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DISP_CTRL2_PIX_PQ_WATERMARK_MIN                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL2_PIX_PQ_WATERMARK_INIT                        0x00000010 /* RWE-V */
#define LW_PTPC_PRI_SM_DISP_CTRL2_SHM_PQ_WATERMARK                                   13:7 /* RWEVF */
#define LW_PTPC_PRI_SM_DISP_CTRL2_SHM_PQ_WATERMARK_MIN                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL2_SHM_PQ_WATERMARK_INIT                        0x00000030 /* RWE-V */
#define LW_PTPC_PRI_SM_DISP_CTRL2_TEX_PQ_WATERMARK                                  20:14 /* RWEVF */
#define LW_PTPC_PRI_SM_DISP_CTRL2_TEX_PQ_WATERMARK_MIN                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_DISP_CTRL2_TEX_PQ_WATERMARK_INIT                        0x00000030 /* RWE-V */
#define LW_PTPC_PRI_SM_DISP_CTRL2_SPARE                                             31:21 /* RWEVF */
#define LW_PTPC_PRI_SM_DISP_CTRL2_SPARE_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE                                         0x000006cc /* R--4R */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_6                                          6:6 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_7                                          7:7 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_8                                          8:8 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_9                                          9:9 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_10                                       10:10 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_11                                       11:11 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_12                                       12:12 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_13                                       13:13 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_14                                       14:14 /* R-XVF */
#define LW_PTPC_PRI_SM_HALFCTL_OBSERVE_CYA_15                                       15:15 /* R-XVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL                                       0x0000077c /* RW-4R */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_READ_HALF_CTL                                0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_READ_HALF_CTL_0                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_READ_HALF_CTL_1                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WRITE_PRI_CTL                                1:1 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WRITE_PRI_CTL_BOTH                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WRITE_PRI_CTL_SELECT_ONE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_PULSE                                 3:2 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_PULSE_NEVER                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_PULSE_ON_SM_NONIDLE            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_PULSE_ALWAYS                   0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_COUNT                                 7:4 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_COUNT_INIT                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_BLCG                                  8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_BLCG_INIT                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_IMC                                   9:9 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_IMC_INIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_ICC_UNLOCK                          10:10 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_ICC_UNLOCK_INIT                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_ICC_IVALL                           11:11 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_ICC_IVALL_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_ECC                                 12:12 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_WAKEUP_ECC_INIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_BA_BLCG_WAKEUP                             13:13 /* RWEVF */
#define LW_PTPC_PRI_SM_DEBUG_SFE_CONTROL_BA_BLCG_WAKEUP_INIT                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL                                      0x000006d8 /* RW-4R */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_INDEX                                       3:0 /* RWEVF */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_INDEX_MIN                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_INDEX_MAX                            0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_TRIGGER                                    11:4 /* RWEVF */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_TRIGGER_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_CONTROL                                   30:12 /* RWEVF */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_CONTROL_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_ENABLE                                    31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_CTL_ENABLE_INIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_DATA                                     0x000006e0 /* RW-4R */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_DATA_DATA                                      31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_POWER_THROTTLE_DATA_DATA_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL                                          0x00000774 /* RW-4R */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FMAI                                            1:0 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FMAI_ENABLED_ALWAYS                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FMAI_ENABLED_DISP_WAKEUP                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FMAI_ENABLED_DISP_STATUS_WAKEUP          0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FMAI_ENABLED_SM_STATUS_WAKEUP            0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FXU                                             3:2 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FXU_ENABLED_ALWAYS                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FXU_ENABLED_DISP_WAKEUP                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FXU_ENABLED_DISP_STATUS_WAKEUP           0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FXU_ENABLED_SM_STATUS_WAKEUP             0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FU                                              5:4 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FU_ENABLED_ALWAYS                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FU_ENABLED_DISP_WAKEUP                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FU_ENABLED_DISP_STATUS_WAKEUP            0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FU_ENABLED_SM_STATUS_WAKEUP              0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_X2X                                             7:6 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_X2X_ENABLED_ALWAYS                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_X2X_ENABLED_DISP_WAKEUP                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_X2X_ENABLED_DISP_STATUS_WAKEUP           0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_X2X_ENABLED_SM_STATUS_WAKEUP             0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_RFDP                                            9:8 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_RFDP_ENABLED_ALWAYS                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_RFDP_ENABLED_DISP_WAKEUP                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_RFDP_ENABLED_DISP_STATUS_WAKEUP          0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_RFDP_ENABLED_SM_STATUS_WAKEUP            0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64                                    13:12 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64_ENABLED_ALWAYS                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64_ENABLED_DISP_WAKEUP           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64_ENABLED_DISP_STATUS_WAKEUP    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64_ENABLED_SM_STATUS_WAKEUP      0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64LITE                                15:14 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64LITE_ENABLED_ALWAYS            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64LITE_ENABLED_DISP_WAKEUP       0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64LITE_ENABLED_DISP_STATUS_WAKEUP  0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_SFPQ_FMA64LITE_ENABLED_SM_STATUS_WAKEUP  0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G0DP                                      17:16 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G0DP_ENABLED_ALWAYS                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G0DP_ENABLED_DISP_WAKEUP             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G0DP_ENABLED_DISP_STATUS_WAKEUP      0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G0DP_ENABLED_SM_STATUS_WAKEUP        0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G1DP                                      19:18 /* RWEVF */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G1DP_ENABLED_ALWAYS                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G1DP_ENABLED_DISP_WAKEUP             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G1DP_ENABLED_DISP_STATUS_WAKEUP      0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_WAKEUP_CONTROL_FP16G1DP_ENABLED_SM_STATUS_WAKEUP        0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL                                         0x00000780 /* RW-4R */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL__PRIV_LEVEL_MASK                        0x00000630 /*       */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_INDEX                                          4:0 /* RWEVF */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_INDEX_ZERO                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_INDEX_MIN                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_INDEX_MAX                               0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_BLKACTIVITY_ENABLE                           31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_BLKACTIVITY_ENABLE_ENABLE               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_BLKACTIVITY_ENABLE_DISABLE              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_QUAD_BA_CONTROL_BLKACTIVITY_ENABLE_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_QUAD_BA_DATA                                            0x00000784 /* RW-4R */
#define LW_PTPC_PRI_SM_QUAD_BA_DATA__APERTURE_INDEX_OFFSET                    (0x00000780 - 0x00000784) /*       */
#define LW_PTPC_PRI_SM_QUAD_BA_DATA__PRIV_LEVEL_MASK                           0x00000630 /*       */
#define LW_PTPC_PRI_SM_QUAD_BA_DATA_DATA                                             31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_QUAD_BA_DATA_DATA_INIT                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL                                          0x00000788 /* RW-4R */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL__PRIV_LEVEL_MASK                         0x00000630 /*       */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_INDEX                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_INDEX_ZERO                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_INDEX_MIN                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_INDEX_MAX                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_BLKACTIVITY_ENABLE                            31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_BLKACTIVITY_ENABLE_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_BLKACTIVITY_ENABLE_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SFE_BA_CONTROL_BLKACTIVITY_ENABLE_INIT                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SFE_BA_DATA                                             0x0000078c /* RW-4R */
#define LW_PTPC_PRI_SM_SFE_BA_DATA__APERTURE_INDEX_OFFSET                     (0x00000788 - 0x0000078c) /*       */
#define LW_PTPC_PRI_SM_SFE_BA_DATA__PRIV_LEVEL_MASK                            0x00000630 /*       */
#define LW_PTPC_PRI_SM_SFE_BA_DATA_DATA                                              31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SFE_BA_DATA_DATA_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL                                          0x000004cc /* RW-4R */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL__PRIV_LEVEL_MASK                         0x00000630 /*       */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_INDEX                                           2:0 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_INDEX_ZERO                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_INDEX_MIN                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_INDEX_MAX                                0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_BLKACTIVITY_ENABLE                            31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_BLKACTIVITY_ENABLE_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_BLKACTIVITY_ENABLE_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_BA_CONTROL_BLKACTIVITY_ENABLE_INIT                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_BA_DATA                                             0x000004d0 /* RW-4R */
#define LW_PTPC_PRI_SM_MIO_BA_DATA__APERTURE_INDEX_OFFSET                     (0x000004cc - 0x000004d0) /*       */
#define LW_PTPC_PRI_SM_MIO_BA_DATA__PRIV_LEVEL_MASK                            0x00000630 /*       */
#define LW_PTPC_PRI_SM_MIO_BA_DATA_DATA                                              31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_BA_DATA_DATA_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_0_CG                                               0x000007d0 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_0_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_0_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_0_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_0_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_0_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_0_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_0_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_0_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_0_CG1                                              0x000007d4 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_0_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_0_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_0_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_0_CG1_SLCG                                               17:1 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_0_CG1_SLCG_ENABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_0_CG1_SLCG_DISABLED                                0x0001ffff /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_1_CG                                               0x000007d8 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_1_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_1_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_1_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_1_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_1_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_1_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_1_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_1_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_1_CG1                                              0x000007dc /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_1_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_1_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_1_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_1_CG1_SLCG                                               31:1 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_1_CG1_SLCG_ENABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_1_CG1_SLCG_DISABLED                                0x7fffffff /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_2_CG                                               0x000007e0 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_2_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_2_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_2_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_2_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_2_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_2_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_2_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_2_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_2_CG1                                              0x000007e4 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_2_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_2_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_2_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_2_CG1_SLCG                                               12:1 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_2_CG1_SLCG_ENABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_2_CG1_SLCG_DISABLED                                0x00000fff /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_3_CG                                               0x000007e8 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_3_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_3_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_3_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_3_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_3_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_3_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_3_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_3_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_3_CG1                                              0x000007ec /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_3_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_3_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_3_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_4_CG                                               0x000007f0 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_4_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_4_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_4_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_4_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_4_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_4_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_4_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_4_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_4_CG1                                              0x000007f4 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_4_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_4_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_4_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_4_CG1_SLCG                                               13:1 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_4_CG1_SLCG_ENABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_4_CG1_SLCG_DISABLED                                0x00001fff /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_5_CG                                               0x000007f8 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_5_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_5_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_5_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_5_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_5_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_5_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_5_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_5_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_5_CG1                                              0x000007fc /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_5_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_5_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_5_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_5_CG1_SLCG                                               16:1 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_5_CG1_SLCG_ENABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_5_CG1_SLCG_DISABLED                                0x0000ffff /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_6_CG                                               0x00000790 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_6_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_6_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_6_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_6_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_6_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STATE_CG_EN                                          7:7 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STATE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STATE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STALL_CG_DLY_CNT                                    13:8 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_6_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_6_CG_QUIESCENT_CG_EN                                    15:15 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_6_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_CNT                                      23:20 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_DI_DT_SKEW_VAL                                     27:24 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_EN                                       28:28 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_EN_ENABLED                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_EN_DISABLED                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_SW_OVER                                  29:29 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_PAUSE_CG_EN                                        30:30 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_HALT_CG_EN                                         31:31 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_HALT_CG_EN_ENABLED                            0x00000001 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG_HALT_CG_EN_DISABLED                           0x00000000 /*       */
#define LW_PTPC_PRI_SM_BLCG_6_CG1                                              0x00000794 /* RW-4R */
#define LW_PTPC_PRI_SM_BLCG_6_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLCG_6_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLCG_6_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG                                               0x000007a0 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_BLPG_DLY_CNT                                    7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_BLPG_DLY_CNT_HWINIT                      0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_ELPG_EN_OFFSET_CNT                                  15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_ELPG_EN_OFFSET_CNT_HWINIT                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_BLPG_EN                                       16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_BLPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_BLPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DIS_EARLY_WUP                                      17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DIS_EARLY_WUP_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DIS_EARLY_WUP_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DEEP_ELPG_EN                                       18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DEEP_ELPG_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DEEP_ELPG_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_ELPG_EN                                       19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_ELPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_IDLE_ELPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DIDT_DELAY                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_DIDT_DELAY_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_RESET_DURATION                                     26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_RESET_DURATION_HWINIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_CLAMP_DELAY                                        29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_CLAMP_DELAY_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_ZONE_OFF_MASK                                      30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_ZONE_OFF_MASK_HWINIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_SOFT_GATING_EN                                     31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG_SOFT_GATING_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_0_PG_SOFT_GATING_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG1                                              0x000007a4 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_0_PG1_ZONE_SEQ                                           23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG1_ZONE_SEQ_HWINIT                              0x00053977 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_0_PG1_ZONE_MASK                                         31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_0_PG1_ZONE_MASK_HWINIT                             0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG                                               0x000007a8 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_BLPG_DLY_CNT                                    7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_BLPG_DLY_CNT_HWINIT                      0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_ELPG_EN_OFFSET_CNT                                  15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_ELPG_EN_OFFSET_CNT_HWINIT                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_BLPG_EN                                       16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_BLPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_BLPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DIS_EARLY_WUP                                      17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DIS_EARLY_WUP_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DIS_EARLY_WUP_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DEEP_ELPG_EN                                       18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DEEP_ELPG_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DEEP_ELPG_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_ELPG_EN                                       19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_ELPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_IDLE_ELPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DIDT_DELAY                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_DIDT_DELAY_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_RESET_DURATION                                     26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_RESET_DURATION_HWINIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_CLAMP_DELAY                                        29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_CLAMP_DELAY_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_ZONE_OFF_MASK                                      30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_ZONE_OFF_MASK_HWINIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_SOFT_GATING_EN                                     31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG_SOFT_GATING_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_1_PG_SOFT_GATING_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG1                                              0x000007ac /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_1_PG1_ZONE_SEQ                                           23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG1_ZONE_SEQ_HWINIT                              0x00053977 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_1_PG1_ZONE_MASK                                         31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_1_PG1_ZONE_MASK_HWINIT                             0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG                                               0x000007b0 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_BLPG_DLY_CNT                                    7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_BLPG_DLY_CNT_HWINIT                      0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_ELPG_EN_OFFSET_CNT                                  15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_ELPG_EN_OFFSET_CNT_HWINIT                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_BLPG_EN                                       16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_BLPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_BLPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DIS_EARLY_WUP                                      17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DIS_EARLY_WUP_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DIS_EARLY_WUP_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DEEP_ELPG_EN                                       18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DEEP_ELPG_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DEEP_ELPG_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_ELPG_EN                                       19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_ELPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_IDLE_ELPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DIDT_DELAY                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_DIDT_DELAY_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_RESET_DURATION                                     26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_RESET_DURATION_HWINIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_CLAMP_DELAY                                        29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_CLAMP_DELAY_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_ZONE_OFF_MASK                                      30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_ZONE_OFF_MASK_HWINIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_SOFT_GATING_EN                                     31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG_SOFT_GATING_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_2_PG_SOFT_GATING_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG1                                              0x000007b4 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_2_PG1_ZONE_SEQ                                           23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG1_ZONE_SEQ_HWINIT                              0x00053977 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_2_PG1_ZONE_MASK                                         31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_2_PG1_ZONE_MASK_HWINIT                             0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG                                               0x000007b8 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_BLPG_DLY_CNT                                    7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_BLPG_DLY_CNT_HWINIT                      0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_ELPG_EN_OFFSET_CNT                                  15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_ELPG_EN_OFFSET_CNT_HWINIT                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_BLPG_EN                                       16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_BLPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_BLPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DIS_EARLY_WUP                                      17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DIS_EARLY_WUP_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DIS_EARLY_WUP_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DEEP_ELPG_EN                                       18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DEEP_ELPG_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DEEP_ELPG_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_ELPG_EN                                       19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_ELPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_IDLE_ELPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DIDT_DELAY                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_DIDT_DELAY_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_RESET_DURATION                                     26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_RESET_DURATION_HWINIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_CLAMP_DELAY                                        29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_CLAMP_DELAY_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_ZONE_OFF_MASK                                      30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_ZONE_OFF_MASK_HWINIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_SOFT_GATING_EN                                     31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG_SOFT_GATING_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_3_PG_SOFT_GATING_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG1                                              0x000007bc /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_3_PG1_ZONE_SEQ                                           23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG1_ZONE_SEQ_HWINIT                              0x00053977 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_3_PG1_ZONE_MASK                                         31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_3_PG1_ZONE_MASK_HWINIT                             0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG                                               0x000007c0 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_BLPG_DLY_CNT                                    7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_BLPG_DLY_CNT_HWINIT                      0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_ELPG_EN_OFFSET_CNT                                  15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_ELPG_EN_OFFSET_CNT_HWINIT                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_BLPG_EN                                       16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_BLPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_BLPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DIS_EARLY_WUP                                      17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DIS_EARLY_WUP_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DIS_EARLY_WUP_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DEEP_ELPG_EN                                       18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DEEP_ELPG_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DEEP_ELPG_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_ELPG_EN                                       19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_ELPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_IDLE_ELPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DIDT_DELAY                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_DIDT_DELAY_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_RESET_DURATION                                     26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_RESET_DURATION_HWINIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_CLAMP_DELAY                                        29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_CLAMP_DELAY_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_ZONE_OFF_MASK                                      30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_ZONE_OFF_MASK_HWINIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_SOFT_GATING_EN                                     31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG_SOFT_GATING_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_4_PG_SOFT_GATING_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG1                                              0x000007c4 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_4_PG1_ZONE_SEQ                                           23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG1_ZONE_SEQ_HWINIT                              0x00053977 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_4_PG1_ZONE_MASK                                         31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_4_PG1_ZONE_MASK_HWINIT                             0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG                                               0x000007c8 /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_BLPG_DLY_CNT                                    7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_BLPG_DLY_CNT_HWINIT                      0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_ELPG_EN_OFFSET_CNT                                  15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_ELPG_EN_OFFSET_CNT_HWINIT                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_BLPG_EN                                       16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_BLPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_BLPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DIS_EARLY_WUP                                      17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DIS_EARLY_WUP_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DIS_EARLY_WUP_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DEEP_ELPG_EN                                       18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DEEP_ELPG_EN_ENABLED                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DEEP_ELPG_EN_DISABLED                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_ELPG_EN                                       19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_ELPG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_IDLE_ELPG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DIDT_DELAY                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_DIDT_DELAY_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_RESET_DURATION                                     26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_RESET_DURATION_HWINIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_CLAMP_DELAY                                        29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_CLAMP_DELAY_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_ZONE_OFF_MASK                                      30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_ZONE_OFF_MASK_HWINIT                          0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_SOFT_GATING_EN                                     31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG_SOFT_GATING_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BLPG_5_PG_SOFT_GATING_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG1                                              0x000007cc /* RW-4R */
#define LW_PTPC_PRI_SM_BLPG_5_PG1_ZONE_SEQ                                           23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG1_ZONE_SEQ_HWINIT                              0x00053977 /* RWE-V */
#define LW_PTPC_PRI_SM_BLPG_5_PG1_ZONE_MASK                                         31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_BLPG_5_PG1_ZONE_MASK_HWINIT                             0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG                                                 0x00000480 /* RW-4R */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW                                          4:0 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_INIT                              0x00000002 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_PRESCALAR                                6:5 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_PRESCALAR_X4                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_PRESCALAR_X16                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_PRESCALAR_X64                     0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_PRESCALAR_X256                    0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_MEMBAR_WINDOW_PRESCALAR_INIT                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_SHM_ST_TEX_STEAL_DISABLE                               7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_SHM_ST_TEX_STEAL_DISABLE_INIT                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_PE_BLOCKS_SM_HYSTERESIS                               11:8 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_PE_BLOCKS_SM_HYSTERESIS_INIT                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_TEX2D_CONTROL                                        13:12 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_TEX2D_CONTROL_HALF0                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_TEX2D_CONTROL_HALF1                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_TEX2D_CONTROL_BOTH                              0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_TEX2D_CONTROL_INIT                              0x00000002 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_PIX_PRIORITY_COUNT                                   16:14 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_PIX_PRIORITY_COUNT_ZERO                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_PIX_PRIORITY_COUNT_INIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_PIX_IPA_CO_ISSUE                                     17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_PIX_IPA_CO_ISSUE_ENABLE                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_PIX_IPA_CO_ISSUE_DISABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_MIOP_SPARE                                           23:18 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_MIOP_SPARE_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_BAR_COUNT_THRESHOLD                                  30:24 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG_BAR_COUNT_THRESHOLD_DISABLED                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG_BAR_COUNT_THRESHOLD_INIT                        0x0000003f /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG_BAR_COUNT_OVERFLOW                                   31:31 /* R-XVF */
#define LW_PTPC_PRI_SM_MIO_CFG2                                                0x00000488 /* RW-4R */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOS_SPARE                                            7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOS_SPARE_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOS_BLCG_INPUT_CTRL                                  8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOS_BLCG_INPUT_CTRL_EXCLUDE_RFA               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOS_BLCG_INPUT_CTRL_INCLUDE_RFA               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOP_BLCG_INPUT_CTRL                                  9:9 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOP_BLCG_INPUT_CTRL_EXCLUDE_RFA               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG2_MIOP_BLCG_INPUT_CTRL_INCLUDE_RFA               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG2_FMAX_DISABLE_LANA_CYA                               10:10 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_FMAX_DISABLE_LANA_CYA_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG2_FMAX_DISABLE_LANA_CYA_DISABLE                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG2_FMA64PLUS_DISABLE_LANA_CYA                          11:11 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_FMA64PLUS_DISABLE_LANA_CYA_ENABLE              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG2_FMA64PLUS_DISABLE_LANA_CYA_DISABLE             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG2_OUTSTANDING_MIOS_WB_REQ_COUNT                       16:12 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_OUTSTANDING_MIOS_WB_REQ_COUNT_DISABLE          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG2_OUTSTANDING_MIOS_WB_REQ_COUNT_16               0x00000010 /* RWE-V */
#define LW_PTPC_PRI_SM_MIO_CFG2_OUTSTANDING_TEX_WB_REQ_COUNT                        21:17 /* RWEVF */
#define LW_PTPC_PRI_SM_MIO_CFG2_OUTSTANDING_TEX_WB_REQ_COUNT_DISABLE           0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_MIO_CFG2_OUTSTANDING_TEX_WB_REQ_COUNT_16                0x00000010 /* RWE-V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL                                           0x00000484 /* RW-4R */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_SKIP_ALL_ILWALID_RDATA                   0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_SKIP_ALL_ILWALID_RDATA_DISABLE    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_SKIP_ALL_ILWALID_RDATA_ENABLE     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_SKIP_ALL_ILWALID_RDATA_INIT       0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_GLOBAL_GENERIC_CACHE_OP_REMAP                    2:1 /* RWIVF */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_GLOBAL_GENERIC_CACHE_OP_REMAP_DEFAULT     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_GLOBAL_GENERIC_CACHE_OP_REMAP_TO_CG       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_GLOBAL_GENERIC_CACHE_OP_REMAP_TO_CV       0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_GLOBAL_GENERIC_CACHE_OP_REMAP_BYPASS      0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_GLOBAL_GENERIC_CACHE_OP_REMAP_INIT        0x00000003 /* RWI-V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_LOCAL_CACHE_OP_REMAP                             4:3 /* RWIVF */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_LOCAL_CACHE_OP_REMAP_DEFAULT              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_LOCAL_CACHE_OP_REMAP_TO_CG                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_LOCAL_CACHE_OP_REMAP_TO_CV                0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_LOCAL_CACHE_OP_REMAP_BYPASS               0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_LOCAL_CACHE_OP_REMAP_INIT                 0x00000003 /* RWI-V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_ERR_RESPONSE_FORWARD                     5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_ERR_RESPONSE_FORWARD_DISABLE      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_ERR_RESPONSE_FORWARD_ENABLE       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_TEX2SMM_ERR_RESPONSE_FORWARD_INIT         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_FP16_ROUNDING_MODE                               7:6 /* RWIVF */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_FP16_ROUNDING_MODE_INSTR                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_FP16_ROUNDING_MODE_FORCE_RTZ              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_FP16_ROUNDING_MODE_FORCE_RTNE             0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_FP16_ROUNDING_MODE_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_SPARE                                           15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_TEXIO_CONTROL_SPARE_INIT                                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_PM_SAMP_CTRL                                            0x00000490 /* RW-4R */
#define LW_PTPC_PRI_SM_PM_SAMP_CTRL_ENABLE                                            0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_PM_SAMP_CTRL_ENABLE_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_PM_SAMP_CTRL_ENABLE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_SAMP_CTRL_TIMER                                             5:1 /* RWIVF */
#define LW_PTPC_PRI_SM_PM_SAMP_CTRL_TIMER_INIT                                 0x00000005 /* RWI-V */


#endif //
