#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13a74e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a51b0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x137cc80 .functor NOT 1, L_0x13d2f80, C4<0>, C4<0>, C4<0>;
L_0x13d2d60 .functor XOR 2, L_0x13d2c00, L_0x13d2cc0, C4<00>, C4<00>;
L_0x13d2e70 .functor XOR 2, L_0x13d2d60, L_0x13d2dd0, C4<00>, C4<00>;
v0x13cf6e0_0 .net *"_ivl_10", 1 0, L_0x13d2dd0;  1 drivers
v0x13cf7e0_0 .net *"_ivl_12", 1 0, L_0x13d2e70;  1 drivers
v0x13cf8c0_0 .net *"_ivl_2", 1 0, L_0x13d2b60;  1 drivers
v0x13cf980_0 .net *"_ivl_4", 1 0, L_0x13d2c00;  1 drivers
v0x13cfa60_0 .net *"_ivl_6", 1 0, L_0x13d2cc0;  1 drivers
v0x13cfb90_0 .net *"_ivl_8", 1 0, L_0x13d2d60;  1 drivers
v0x13cfc70_0 .net "a", 0 0, v0x13cd620_0;  1 drivers
v0x13cfd10_0 .net "b", 0 0, v0x13cd6c0_0;  1 drivers
v0x13cfdb0_0 .net "c", 0 0, v0x13cd760_0;  1 drivers
v0x13cfe50_0 .var "clk", 0 0;
v0x13cfef0_0 .net "d", 0 0, v0x13cd8a0_0;  1 drivers
v0x13cff90_0 .net "out_pos_dut", 0 0, L_0x13d29d0;  1 drivers
v0x13d0030_0 .net "out_pos_ref", 0 0, L_0x13d1670;  1 drivers
v0x13d00d0_0 .net "out_sop_dut", 0 0, L_0x13d1ee0;  1 drivers
v0x13d0170_0 .net "out_sop_ref", 0 0, L_0x13a89f0;  1 drivers
v0x13d0210_0 .var/2u "stats1", 223 0;
v0x13d02b0_0 .var/2u "strobe", 0 0;
v0x13d0460_0 .net "tb_match", 0 0, L_0x13d2f80;  1 drivers
v0x13d0530_0 .net "tb_mismatch", 0 0, L_0x137cc80;  1 drivers
v0x13d05d0_0 .net "wavedrom_enable", 0 0, v0x13cdb70_0;  1 drivers
v0x13d06a0_0 .net "wavedrom_title", 511 0, v0x13cdc10_0;  1 drivers
L_0x13d2b60 .concat [ 1 1 0 0], L_0x13d1670, L_0x13a89f0;
L_0x13d2c00 .concat [ 1 1 0 0], L_0x13d1670, L_0x13a89f0;
L_0x13d2cc0 .concat [ 1 1 0 0], L_0x13d29d0, L_0x13d1ee0;
L_0x13d2dd0 .concat [ 1 1 0 0], L_0x13d1670, L_0x13a89f0;
L_0x13d2f80 .cmp/eeq 2, L_0x13d2b60, L_0x13d2e70;
S_0x1375320 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13a51b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x137d060 .functor AND 1, v0x13cd760_0, v0x13cd8a0_0, C4<1>, C4<1>;
L_0x137d440 .functor NOT 1, v0x13cd620_0, C4<0>, C4<0>, C4<0>;
L_0x137d820 .functor NOT 1, v0x13cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x137daa0 .functor AND 1, L_0x137d440, L_0x137d820, C4<1>, C4<1>;
L_0x1394db0 .functor AND 1, L_0x137daa0, v0x13cd760_0, C4<1>, C4<1>;
L_0x13a89f0 .functor OR 1, L_0x137d060, L_0x1394db0, C4<0>, C4<0>;
L_0x13d0af0 .functor NOT 1, v0x13cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x13d0b60 .functor OR 1, L_0x13d0af0, v0x13cd8a0_0, C4<0>, C4<0>;
L_0x13d0c70 .functor AND 1, v0x13cd760_0, L_0x13d0b60, C4<1>, C4<1>;
L_0x13d0d30 .functor NOT 1, v0x13cd620_0, C4<0>, C4<0>, C4<0>;
L_0x13d0e00 .functor OR 1, L_0x13d0d30, v0x13cd6c0_0, C4<0>, C4<0>;
L_0x13d0e70 .functor AND 1, L_0x13d0c70, L_0x13d0e00, C4<1>, C4<1>;
L_0x13d0ff0 .functor NOT 1, v0x13cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x13d1060 .functor OR 1, L_0x13d0ff0, v0x13cd8a0_0, C4<0>, C4<0>;
L_0x13d0f80 .functor AND 1, v0x13cd760_0, L_0x13d1060, C4<1>, C4<1>;
L_0x13d11f0 .functor NOT 1, v0x13cd620_0, C4<0>, C4<0>, C4<0>;
L_0x13d12f0 .functor OR 1, L_0x13d11f0, v0x13cd8a0_0, C4<0>, C4<0>;
L_0x13d13b0 .functor AND 1, L_0x13d0f80, L_0x13d12f0, C4<1>, C4<1>;
L_0x13d1560 .functor XNOR 1, L_0x13d0e70, L_0x13d13b0, C4<0>, C4<0>;
v0x137c5b0_0 .net *"_ivl_0", 0 0, L_0x137d060;  1 drivers
v0x137c9b0_0 .net *"_ivl_12", 0 0, L_0x13d0af0;  1 drivers
v0x137cd90_0 .net *"_ivl_14", 0 0, L_0x13d0b60;  1 drivers
v0x137d170_0 .net *"_ivl_16", 0 0, L_0x13d0c70;  1 drivers
v0x137d550_0 .net *"_ivl_18", 0 0, L_0x13d0d30;  1 drivers
v0x137d930_0 .net *"_ivl_2", 0 0, L_0x137d440;  1 drivers
v0x137dbb0_0 .net *"_ivl_20", 0 0, L_0x13d0e00;  1 drivers
v0x13cbb90_0 .net *"_ivl_24", 0 0, L_0x13d0ff0;  1 drivers
v0x13cbc70_0 .net *"_ivl_26", 0 0, L_0x13d1060;  1 drivers
v0x13cbd50_0 .net *"_ivl_28", 0 0, L_0x13d0f80;  1 drivers
v0x13cbe30_0 .net *"_ivl_30", 0 0, L_0x13d11f0;  1 drivers
v0x13cbf10_0 .net *"_ivl_32", 0 0, L_0x13d12f0;  1 drivers
v0x13cbff0_0 .net *"_ivl_36", 0 0, L_0x13d1560;  1 drivers
L_0x7fa34dcab018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13cc0b0_0 .net *"_ivl_38", 0 0, L_0x7fa34dcab018;  1 drivers
v0x13cc190_0 .net *"_ivl_4", 0 0, L_0x137d820;  1 drivers
v0x13cc270_0 .net *"_ivl_6", 0 0, L_0x137daa0;  1 drivers
v0x13cc350_0 .net *"_ivl_8", 0 0, L_0x1394db0;  1 drivers
v0x13cc430_0 .net "a", 0 0, v0x13cd620_0;  alias, 1 drivers
v0x13cc4f0_0 .net "b", 0 0, v0x13cd6c0_0;  alias, 1 drivers
v0x13cc5b0_0 .net "c", 0 0, v0x13cd760_0;  alias, 1 drivers
v0x13cc670_0 .net "d", 0 0, v0x13cd8a0_0;  alias, 1 drivers
v0x13cc730_0 .net "out_pos", 0 0, L_0x13d1670;  alias, 1 drivers
v0x13cc7f0_0 .net "out_sop", 0 0, L_0x13a89f0;  alias, 1 drivers
v0x13cc8b0_0 .net "pos0", 0 0, L_0x13d0e70;  1 drivers
v0x13cc970_0 .net "pos1", 0 0, L_0x13d13b0;  1 drivers
L_0x13d1670 .functor MUXZ 1, L_0x7fa34dcab018, L_0x13d0e70, L_0x13d1560, C4<>;
S_0x13ccaf0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13a51b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13cd620_0 .var "a", 0 0;
v0x13cd6c0_0 .var "b", 0 0;
v0x13cd760_0 .var "c", 0 0;
v0x13cd800_0 .net "clk", 0 0, v0x13cfe50_0;  1 drivers
v0x13cd8a0_0 .var "d", 0 0;
v0x13cd990_0 .var/2u "fail", 0 0;
v0x13cda30_0 .var/2u "fail1", 0 0;
v0x13cdad0_0 .net "tb_match", 0 0, L_0x13d2f80;  alias, 1 drivers
v0x13cdb70_0 .var "wavedrom_enable", 0 0;
v0x13cdc10_0 .var "wavedrom_title", 511 0;
E_0x13887f0/0 .event negedge, v0x13cd800_0;
E_0x13887f0/1 .event posedge, v0x13cd800_0;
E_0x13887f0 .event/or E_0x13887f0/0, E_0x13887f0/1;
S_0x13cce20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13ccaf0;
 .timescale -12 -12;
v0x13cd060_0 .var/2s "i", 31 0;
E_0x1388690 .event posedge, v0x13cd800_0;
S_0x13cd160 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13ccaf0;
 .timescale -12 -12;
v0x13cd360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13cd440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13ccaf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13cddf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13a51b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13d1820 .functor AND 1, v0x13cd760_0, v0x13cd8a0_0, C4<1>, C4<1>;
L_0x13d1ad0 .functor NOT 1, v0x13cd620_0, C4<0>, C4<0>, C4<0>;
L_0x13d1b60 .functor NOT 1, v0x13cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x13d1ce0 .functor AND 1, L_0x13d1ad0, L_0x13d1b60, C4<1>, C4<1>;
L_0x13d1e20 .functor AND 1, L_0x13d1ce0, v0x13cd760_0, C4<1>, C4<1>;
L_0x13d1ee0 .functor OR 1, L_0x13d1820, L_0x13d1e20, C4<0>, C4<0>;
L_0x13d2080 .functor NOT 1, v0x13cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x13d20f0 .functor OR 1, L_0x13d2080, v0x13cd8a0_0, C4<0>, C4<0>;
L_0x13d2200 .functor AND 1, v0x13cd760_0, L_0x13d20f0, C4<1>, C4<1>;
L_0x13d22c0 .functor NOT 1, v0x13cd620_0, C4<0>, C4<0>, C4<0>;
L_0x13d24a0 .functor OR 1, L_0x13d22c0, v0x13cd6c0_0, C4<0>, C4<0>;
L_0x13d2510 .functor AND 1, L_0x13d2200, L_0x13d24a0, C4<1>, C4<1>;
L_0x13d2690 .functor NOT 1, v0x13cd620_0, C4<0>, C4<0>, C4<0>;
L_0x13d2700 .functor OR 1, L_0x13d2690, v0x13cd8a0_0, C4<0>, C4<0>;
L_0x13d2620 .functor AND 1, v0x13cd760_0, L_0x13d2700, C4<1>, C4<1>;
v0x13cdfb0_0 .net *"_ivl_12", 0 0, L_0x13d2080;  1 drivers
v0x13ce090_0 .net *"_ivl_14", 0 0, L_0x13d20f0;  1 drivers
v0x13ce170_0 .net *"_ivl_16", 0 0, L_0x13d2200;  1 drivers
v0x13ce260_0 .net *"_ivl_18", 0 0, L_0x13d22c0;  1 drivers
v0x13ce340_0 .net *"_ivl_2", 0 0, L_0x13d1ad0;  1 drivers
v0x13ce470_0 .net *"_ivl_20", 0 0, L_0x13d24a0;  1 drivers
v0x13ce550_0 .net *"_ivl_24", 0 0, L_0x13d2690;  1 drivers
v0x13ce630_0 .net *"_ivl_26", 0 0, L_0x13d2700;  1 drivers
L_0x7fa34dcab060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13ce710_0 .net *"_ivl_32", 0 0, L_0x7fa34dcab060;  1 drivers
v0x13ce880_0 .net *"_ivl_4", 0 0, L_0x13d1b60;  1 drivers
v0x13ce960_0 .net *"_ivl_6", 0 0, L_0x13d1ce0;  1 drivers
v0x13cea40_0 .net "a", 0 0, v0x13cd620_0;  alias, 1 drivers
v0x13ceae0_0 .net "b", 0 0, v0x13cd6c0_0;  alias, 1 drivers
v0x13cebd0_0 .net "c", 0 0, v0x13cd760_0;  alias, 1 drivers
v0x13cecc0_0 .net "d", 0 0, v0x13cd8a0_0;  alias, 1 drivers
v0x13cedb0_0 .net "equal", 0 0, L_0x13d2890;  1 drivers
v0x13cee70_0 .net "out_pos", 0 0, L_0x13d29d0;  alias, 1 drivers
v0x13cf040_0 .net "out_sop", 0 0, L_0x13d1ee0;  alias, 1 drivers
v0x13cf100_0 .net "pos0", 0 0, L_0x13d2510;  1 drivers
v0x13cf1c0_0 .net "pos1", 0 0, L_0x13d2620;  1 drivers
v0x13cf280_0 .net "sop0", 0 0, L_0x13d1820;  1 drivers
v0x13cf340_0 .net "sop1", 0 0, L_0x13d1e20;  1 drivers
L_0x13d2890 .cmp/eeq 1, L_0x13d2510, L_0x13d2620;
L_0x13d29d0 .functor MUXZ 1, L_0x7fa34dcab060, L_0x13d2510, L_0x13d2890, C4<>;
S_0x13cf4c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13a51b0;
 .timescale -12 -12;
E_0x13719f0 .event anyedge, v0x13d02b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13d02b0_0;
    %nor/r;
    %assign/vec4 v0x13d02b0_0, 0;
    %wait E_0x13719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13ccaf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cd990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cda30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13ccaf0;
T_4 ;
    %wait E_0x13887f0;
    %load/vec4 v0x13cdad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cd990_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13ccaf0;
T_5 ;
    %wait E_0x1388690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %wait E_0x1388690;
    %load/vec4 v0x13cd990_0;
    %store/vec4 v0x13cda30_0, 0, 1;
    %fork t_1, S_0x13cce20;
    %jmp t_0;
    .scope S_0x13cce20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cd060_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13cd060_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1388690;
    %load/vec4 v0x13cd060_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13cd060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13cd060_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13ccaf0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13887f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13cd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13cd6c0_0, 0;
    %assign/vec4 v0x13cd620_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13cd990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13cda30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13a51b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cfe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d02b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13a51b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13cfe50_0;
    %inv;
    %store/vec4 v0x13cfe50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13a51b0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13cd800_0, v0x13d0530_0, v0x13cfc70_0, v0x13cfd10_0, v0x13cfdb0_0, v0x13cfef0_0, v0x13d0170_0, v0x13d00d0_0, v0x13d0030_0, v0x13cff90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13a51b0;
T_9 ;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13a51b0;
T_10 ;
    %wait E_0x13887f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d0210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
    %load/vec4 v0x13d0460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d0210_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13d0170_0;
    %load/vec4 v0x13d0170_0;
    %load/vec4 v0x13d00d0_0;
    %xor;
    %load/vec4 v0x13d0170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13d0030_0;
    %load/vec4 v0x13d0030_0;
    %load/vec4 v0x13cff90_0;
    %xor;
    %load/vec4 v0x13d0030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13d0210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d0210_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter1/response4/top_module.sv";
