v 20130925 2
C 55800 62500 1 270 0 voltage-3.sym
{
T 56500 62300 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 56300 62100 5 10 1 1 0 0 1
refdes=V1
T 56300 61900 5 10 1 1 0 0 1
value=DC 9V
}
N 56000 61600 56000 61200 4
C 55900 60900 1 0 0 gnd-1.sym
{
T 55800 60900 5 10 1 1 0 0 1
netname=0
}
C 55800 62600 1 0 0 vcc-1.sym
{
T 55900 63000 5 10 0 1 0 0 1
netname=vcc
}
C 55200 59700 1 270 0 voltage-3.sym
{
T 55900 59500 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 55200 59700 5 10 0 0 0 0 1
value=0 SIN (0 0.01 50  0 0 0) 
T 55200 59700 5 10 0 0 0 0 1
comment=SIN (Vo Va Freq Td Df Phase)
T 54100 59200 5 10 1 1 0 0 1
refdes=VSIGNAL
}
C 55300 58500 1 0 0 gnd-1.sym
{
T 55200 58500 5 10 1 1 0 0 1
netname=0
}
N 56000 62500 56000 62600 4
C 59500 59200 1 0 0 npn-3.sym
{
T 60400 59700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 59500 59200 5 10 0 1 0 0 1
model-name=genericNPN
T 59500 59200 5 10 0 0 0 0 1
model=npn
T 60000 59600 5 10 1 1 0 0 1
refdes=Q1a
}
C 57900 61500 1 270 0 resistor-2.sym
{
T 58250 61100 5 10 0 0 270 0 1
device=RESISTOR
T 58200 60800 5 10 1 1 0 0 1
value=73682
T 58200 61000 5 10 1 1 0 0 1
refdes=R1a
}
C 57900 58900 1 270 0 resistor-2.sym
{
T 58250 58500 5 10 0 0 270 0 1
device=RESISTOR
T 58100 58200 5 10 1 1 0 0 1
value=10000
T 58200 58400 5 10 1 1 0 0 1
refdes=R2a
}
C 60000 61500 1 270 0 resistor-2.sym
{
T 60350 61100 5 10 0 0 270 0 1
device=RESISTOR
T 60200 61000 5 10 1 1 0 0 1
value=10k
T 60300 61200 5 10 1 1 0 0 1
refdes=R3a
}
N 60100 61500 60100 61900 4
N 58000 61900 60100 61900 4
N 58000 61900 58000 61500 4
N 58000 58000 58000 57500 4
N 58000 57500 61900 57500 4
N 60100 60200 60100 60600 4
N 58000 58900 58000 60600 4
C 59100 57200 1 0 0 gnd-1.sym
{
T 59000 57200 5 10 1 1 0 0 1
netname=0
}
C 59000 61900 1 0 0 vcc-1.sym
{
T 59100 62300 5 10 0 1 0 0 1
netname=vcc
}
C 60600 60200 1 0 0 capacitor-1.sym
{
T 60800 60900 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 61100 5 10 0 0 0 0 1
symversion=0.1
T 60900 60700 5 10 1 1 0 0 1
refdes=C2a
T 60900 60000 5 10 1 1 0 0 1
value=1m
}
N 60600 60400 60100 60400 4
C 61800 58900 1 270 0 resistor-2.sym
{
T 62150 58500 5 10 0 0 270 0 1
device=RESISTOR
T 62100 58200 5 10 1 1 0 0 1
value=47k
T 62100 58400 5 10 1 1 0 0 1
refdes=R5a
}
N 61900 58900 61900 60400 4
N 61900 58000 61900 57500 4
N 61500 60400 61900 60400 4
N 61900 60400 62400 60900 4
{
T 62200 60400 5 10 1 1 0 0 1
netname=Vout
}
C 64300 62300 1 0 0 spice-directive-1.sym
{
T 64400 62600 5 10 0 1 0 0 1
device=directive
T 64400 62700 5 10 1 1 0 0 1
refdes=A1
T 64300 60400 5 10 1 1 0 0 10
value=.options savecurrents
.control
.savecurrents all
.save all
tran 0.5ms 0.08s
set color0=rgb:f/f/f
set color1=rgb:0/0/0
plot vs vout
plot vs vo2
.endc
}
N 55500 59700 56000 60200 4
{
T 55800 59700 5 10 1 1 0 0 1
netname=Vs
}
C 56300 59500 1 0 0 capacitor-1.sym
{
T 56500 60200 5 10 0 0 0 0 1
device=CAPACITOR
T 56500 60400 5 10 0 0 0 0 1
symversion=0.1
T 56600 60000 5 10 1 1 0 0 1
refdes=C1a
T 56600 59300 5 10 1 1 0 0 1
value=1m
}
N 55400 59700 56300 59700 4
N 57200 59700 58000 59700 4
N 58000 59700 59500 59700 4
C 60000 58800 1 270 0 resistor-2.sym
{
T 60350 58400 5 10 0 0 270 0 1
device=RESISTOR
T 60200 58100 5 10 1 1 0 0 1
value=1000
T 60300 58300 5 10 1 1 0 0 1
refdes=R4a
}
N 60100 58800 60100 59200 4
N 60100 57900 60100 57500 4
B 53700 56800 9300 6700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 69700 59700 1 0 0 npn-3.sym
{
T 70600 60200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 69700 59700 5 10 0 1 0 0 1
model-name=genericNPN
T 69700 59700 5 10 0 0 0 0 1
model=npn
T 70200 60100 5 10 1 1 0 0 1
refdes=Q1b
}
C 67400 62000 1 270 0 resistor-2.sym
{
T 67750 61600 5 10 0 0 270 0 1
device=RESISTOR
T 67700 61500 5 10 1 1 0 0 1
refdes=R1b
T 67700 61300 5 10 1 1 0 0 1
value=7300
}
C 67400 59400 1 270 0 resistor-2.sym
{
T 67750 59000 5 10 0 0 270 0 1
device=RESISTOR
T 67700 58900 5 10 1 1 0 0 1
refdes=R2b
T 67700 58700 5 10 1 1 0 0 1
value=1700
}
C 70200 62000 1 270 0 resistor-2.sym
{
T 70550 61600 5 10 0 0 270 0 1
device=RESISTOR
T 70500 61500 5 10 1 1 0 0 1
refdes=RCb
T 70500 61300 5 10 1 1 0 0 1
value=300
}
N 70300 62000 70300 62400 4
N 67500 62400 70300 62400 4
N 67500 62400 67500 62000 4
N 67500 58500 67500 58000 4
N 70300 60700 70300 61100 4
N 67500 59400 67500 61100 4
C 68800 57700 1 0 0 gnd-1.sym
{
T 68700 57700 5 10 1 1 0 0 1
netname=0
}
C 68700 62400 1 0 0 vcc-1.sym
{
T 68800 62800 5 10 0 1 0 0 1
netname=vcc
}
N 67500 60200 69700 60200 4
C 70200 59300 1 270 0 resistor-2.sym
{
T 70550 58900 5 10 0 0 270 0 1
device=RESISTOR
T 70500 58800 5 10 1 1 0 0 1
refdes=RE
T 70500 58600 5 10 1 1 0 0 1
value=100b
}
N 70300 59300 70300 59700 4
N 70300 58400 70300 58000 4
B 63500 56800 9300 6700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 67500 58000 71700 58000 4
N 70300 59400 70700 59500 4
{
T 70700 59400 5 10 1 1 0 0 1
netname=VE
}
N 68200 60200 68500 60600 4
{
T 68500 60600 5 10 1 1 0 0 1
netname=VB
}
N 70300 60900 70000 61100 4
{
T 69700 61100 5 10 1 1 0 0 1
netname=VC
}
C 66600 60000 1 0 0 capacitor-1.sym
{
T 66800 60700 5 10 0 0 0 0 1
device=CAPACITOR
T 66800 60900 5 10 0 0 0 0 1
symversion=0.1
T 66900 60500 5 10 1 1 0 0 1
refdes=C1b
T 66900 59800 5 10 1 1 0 0 1
value=1m
}
N 66600 60200 66400 60800 4
{
T 66200 60300 5 10 1 1 0 0 1
netname=Vs
}
C 71600 59400 1 270 0 resistor-2.sym
{
T 71950 59000 5 10 0 0 270 0 1
device=RESISTOR
T 71900 58700 5 10 1 1 0 0 1
value=47k
T 71900 58900 5 10 1 1 0 0 1
refdes=R5b
}
N 71700 59400 71700 60900 4
N 71700 58500 71700 58000 4
N 71700 60900 72200 61400 4
{
T 72000 60900 5 10 1 1 0 0 1
netname=Vo2
}
C 70600 60700 1 0 0 capacitor-1.sym
{
T 70800 61400 5 10 0 0 0 0 1
device=CAPACITOR
T 70800 61600 5 10 0 0 0 0 1
symversion=0.1
T 70900 61200 5 10 1 1 0 0 1
refdes=C2b
T 70900 60500 5 10 1 1 0 0 1
value=1m
}
N 70600 60900 70300 60900 4
N 71500 60900 71700 60900 4
