# [V5](https://github.com/mcuyun/V5) 

[![sites](mcuyun/mcuyun.png)](http://www.mcuyun.com)

#### 归属：[cortex A7系列](https://github.com/mcuyun/CA7)
#### [关于悠云](https://github.com/mcuyun)可访问 www.mcuyun.com

## [描述](https://github.com/mcuyun/V5/wiki) 

V5 A7四核，28nm工艺，在单芯片上集成了双ISP
### V5 V100
[![sites](docs/V100.png)](http://www.mcuyun.com)

- V100封装：TFBGA (17mm x 17mm, 0.65mm pitch) 

### V5 DV100
[![sites](docs/DV100.png)](http://www.mcuyun.com)

- DV100封装：TFBGA (14mm x 14mm, 0.5mm pitch)

---

主要特点：双ISP

功能特点：3xSDIO

主要短板：处理性能

#### [docs](docs/)

参考设计和数据手册


---

###  [悠云，为嵌入式](http://www.mcuyun.com)   
###  qitas@qitas.cn
