
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d0  0800ddc0  0800ddc0  0001ddc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e690  0800e690  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e690  0800e690  0001e690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e698  0800e698  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e698  0800e698  0001e698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e69c  0800e69c  0001e69c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800e6a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025b8  2000020c  0800e8ac  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200027c4  0800e8ac  000227c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002aa13  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056da  00000000  00000000  0004ac4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002060  00000000  00000000  00050330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e58  00000000  00000000  00052390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027de8  00000000  00000000  000541e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c670  00000000  00000000  0007bfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e12d7  00000000  00000000  000a8640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00189917  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008df4  00000000  00000000  0018996c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dda8 	.word	0x0800dda8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800dda8 	.word	0x0800dda8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000580:	2200      	movs	r2, #0
 8000582:	2101      	movs	r1, #1
 8000584:	4830      	ldr	r0, [pc, #192]	; (8000648 <ADF_Init+0xd0>)
 8000586:	f003 fd09 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 800058a:	2200      	movs	r2, #0
 800058c:	2102      	movs	r1, #2
 800058e:	482f      	ldr	r0, [pc, #188]	; (800064c <ADF_Init+0xd4>)
 8000590:	f003 fd04 	bl	8003f9c <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000598:	f000 f85e 	bl	8000658 <ADF_reset>
	HAL_Delay(10);
 800059c:	200a      	movs	r0, #10
 800059e:	f002 fd11 	bl	8002fc4 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 80005a2:	2100      	movs	r1, #0
 80005a4:	f44f 709f 	mov.w	r0, #318	; 0x13e
 80005a8:	f000 f89c 	bl	80006e4 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 80005ac:	2100      	movs	r1, #0
 80005ae:	f240 30c7 	movw	r0, #967	; 0x3c7
 80005b2:	f000 f897 	bl	80006e4 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 80005b6:	2110      	movs	r1, #16
 80005b8:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 80005bc:	f000 f892 	bl	80006e4 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 80005c0:	2100      	movs	r1, #0
 80005c2:	f240 30c9 	movw	r0, #969	; 0x3c9
 80005c6:	f000 f88d 	bl	80006e4 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 80005ca:	2108      	movs	r1, #8
 80005cc:	f240 30ca 	movw	r0, #970	; 0x3ca
 80005d0:	f000 f888 	bl	80006e4 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 80005d4:	21ff      	movs	r1, #255	; 0xff
 80005d6:	f240 30cb 	movw	r0, #971	; 0x3cb
 80005da:	f000 f883 	bl	80006e4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 80005de:	21ff      	movs	r1, #255	; 0xff
 80005e0:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80005e4:	f000 f87e 	bl	80006e4 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 80005e8:	f000 f930 	bl	800084c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 80005ec:	200a      	movs	r0, #10
 80005ee:	f002 fce9 	bl	8002fc4 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f000 f854 	bl	80006a0 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 80005f8:	f44f 7045 	mov.w	r0, #788	; 0x314
 80005fc:	f000 f8c4 	bl	8000788 <ADF_SPI_MEM_RD>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <ADF_Init+0xd8>)
 8000606:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000608:	f240 3015 	movw	r0, #789	; 0x315
 800060c:	f000 f8bc 	bl	8000788 <ADF_SPI_MEM_RD>
 8000610:	4603      	mov	r3, r0
 8000612:	461a      	mov	r2, r3
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <ADF_Init+0xdc>)
 8000616:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000618:	f000 f918 	bl	800084c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 800061c:	200a      	movs	r0, #10
 800061e:	f002 fcd1 	bl	8002fc4 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000622:	21f1      	movs	r1, #241	; 0xf1
 8000624:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000628:	f000 f85c 	bl	80006e4 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 800062c:	211c      	movs	r1, #28
 800062e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000632:	f000 f857 	bl	80006e4 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000636:	2032      	movs	r0, #50	; 0x32
 8000638:	f002 fcc4 	bl	8002fc4 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 800063c:	f000 f924 	bl	8000888 <ADF_set_PHY_RDY_mode>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40020400 	.word	0x40020400
 800064c:	40020000 	.word	0x40020000
 8000650:	2000086c 	.word	0x2000086c
 8000654:	20000d98 	.word	0x20000d98

08000658 <ADF_reset>:

void ADF_reset(void){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 800065e:	23c8      	movs	r3, #200	; 0xc8
 8000660:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2104      	movs	r1, #4
 8000666:	480c      	ldr	r0, [pc, #48]	; (8000698 <ADF_reset+0x40>)
 8000668:	f003 fc98 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 800066c:	1d39      	adds	r1, r7, #4
 800066e:	2332      	movs	r3, #50	; 0x32
 8000670:	2201      	movs	r2, #1
 8000672:	480a      	ldr	r0, [pc, #40]	; (800069c <ADF_reset+0x44>)
 8000674:	f006 faf8 	bl	8006c68 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000678:	1cf9      	adds	r1, r7, #3
 800067a:	2332      	movs	r3, #50	; 0x32
 800067c:	2201      	movs	r2, #1
 800067e:	4807      	ldr	r0, [pc, #28]	; (800069c <ADF_reset+0x44>)
 8000680:	f006 fc2e 	bl	8006ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	2104      	movs	r1, #4
 8000688:	4803      	ldr	r0, [pc, #12]	; (8000698 <ADF_reset+0x40>)
 800068a:	f003 fc87 	bl	8003f9c <HAL_GPIO_WritePin>
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40020000 	.word	0x40020000
 800069c:	20000cf8 	.word	0x20000cf8

080006a0 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	0a1b      	lsrs	r3, r3, #8
 80006b0:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	0c1b      	lsrs	r3, r3, #16
 80006b6:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 80006b8:	7b7b      	ldrb	r3, [r7, #13]
 80006ba:	4619      	mov	r1, r3
 80006bc:	f240 3002 	movw	r0, #770	; 0x302
 80006c0:	f000 f810 	bl	80006e4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 80006c4:	7bbb      	ldrb	r3, [r7, #14]
 80006c6:	4619      	mov	r1, r3
 80006c8:	f240 3001 	movw	r0, #769	; 0x301
 80006cc:	f000 f80a 	bl	80006e4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
 80006d2:	4619      	mov	r1, r3
 80006d4:	f44f 7040 	mov.w	r0, #768	; 0x300
 80006d8:	f000 f804 	bl	80006e4 <ADF_SPI_MEM_WR>
}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	460a      	mov	r2, r1
 80006ee:	80fb      	strh	r3, [r7, #6]
 80006f0:	4613      	mov	r3, r2
 80006f2:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 80006f4:	4a21      	ldr	r2, [pc, #132]	; (800077c <ADF_SPI_MEM_WR+0x98>)
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	6812      	ldr	r2, [r2, #0]
 80006fc:	4611      	mov	r1, r2
 80006fe:	8019      	strh	r1, [r3, #0]
 8000700:	3302      	adds	r3, #2
 8000702:	0c12      	lsrs	r2, r2, #16
 8000704:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000706:	88fb      	ldrh	r3, [r7, #6]
 8000708:	2bff      	cmp	r3, #255	; 0xff
 800070a:	d802      	bhi.n	8000712 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	73fb      	strb	r3, [r7, #15]
 8000710:	e008      	b.n	8000724 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000718:	d302      	bcc.n	8000720 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 800071a:	2302      	movs	r3, #2
 800071c:	73fb      	strb	r3, [r7, #15]
 800071e:	e001      	b.n	8000724 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000720:	2301      	movs	r3, #1
 8000722:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000724:	7bfb      	ldrb	r3, [r7, #15]
 8000726:	f107 0210 	add.w	r2, r7, #16
 800072a:	4413      	add	r3, r2
 800072c:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000730:	b25a      	sxtb	r2, r3
 8000732:	88fb      	ldrh	r3, [r7, #6]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	b29b      	uxth	r3, r3
 8000738:	b25b      	sxtb	r3, r3
 800073a:	f003 0307 	and.w	r3, r3, #7
 800073e:	b25b      	sxtb	r3, r3
 8000740:	4313      	orrs	r3, r2
 8000742:	b25b      	sxtb	r3, r3
 8000744:	b2db      	uxtb	r3, r3
 8000746:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000748:	88fb      	ldrh	r3, [r7, #6]
 800074a:	b2db      	uxtb	r3, r3
 800074c:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 800074e:	797b      	ldrb	r3, [r7, #5]
 8000750:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2104      	movs	r1, #4
 8000756:	480a      	ldr	r0, [pc, #40]	; (8000780 <ADF_SPI_MEM_WR+0x9c>)
 8000758:	f003 fc20 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 800075c:	f107 0108 	add.w	r1, r7, #8
 8000760:	2332      	movs	r3, #50	; 0x32
 8000762:	2203      	movs	r2, #3
 8000764:	4807      	ldr	r0, [pc, #28]	; (8000784 <ADF_SPI_MEM_WR+0xa0>)
 8000766:	f006 fa7f 	bl	8006c68 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800076a:	2201      	movs	r2, #1
 800076c:	2104      	movs	r1, #4
 800076e:	4804      	ldr	r0, [pc, #16]	; (8000780 <ADF_SPI_MEM_WR+0x9c>)
 8000770:	f003 fc14 	bl	8003f9c <HAL_GPIO_WritePin>
}
 8000774:	bf00      	nop
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	0800ddc0 	.word	0x0800ddc0
 8000780:	40020000 	.word	0x40020000
 8000784:	20000cf8 	.word	0x20000cf8

08000788 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000792:	4a26      	ldr	r2, [pc, #152]	; (800082c <ADF_SPI_MEM_RD+0xa4>)
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	6812      	ldr	r2, [r2, #0]
 800079a:	4611      	mov	r1, r2
 800079c:	8019      	strh	r1, [r3, #0]
 800079e:	3302      	adds	r3, #2
 80007a0:	0c12      	lsrs	r2, r2, #16
 80007a2:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	2bff      	cmp	r3, #255	; 0xff
 80007a8:	d802      	bhi.n	80007b0 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	73fb      	strb	r3, [r7, #15]
 80007ae:	e008      	b.n	80007c2 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 80007b0:	88fb      	ldrh	r3, [r7, #6]
 80007b2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80007b6:	d302      	bcc.n	80007be <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 80007b8:	2302      	movs	r3, #2
 80007ba:	73fb      	strb	r3, [r7, #15]
 80007bc:	e001      	b.n	80007c2 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 80007be:	2301      	movs	r3, #1
 80007c0:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	f107 0210 	add.w	r2, r7, #16
 80007c8:	4413      	add	r3, r2
 80007ca:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80007ce:	b25a      	sxtb	r2, r3
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	0a1b      	lsrs	r3, r3, #8
 80007d4:	b29b      	uxth	r3, r3
 80007d6:	b25b      	sxtb	r3, r3
 80007d8:	f003 0307 	and.w	r3, r3, #7
 80007dc:	b25b      	sxtb	r3, r3
 80007de:	4313      	orrs	r3, r2
 80007e0:	b25b      	sxtb	r3, r3
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 80007e6:	88fb      	ldrh	r3, [r7, #6]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 80007ec:	23ff      	movs	r3, #255	; 0xff
 80007ee:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2104      	movs	r1, #4
 80007f4:	480e      	ldr	r0, [pc, #56]	; (8000830 <ADF_SPI_MEM_RD+0xa8>)
 80007f6:	f003 fbd1 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 80007fa:	f107 0108 	add.w	r1, r7, #8
 80007fe:	2332      	movs	r3, #50	; 0x32
 8000800:	2203      	movs	r2, #3
 8000802:	480c      	ldr	r0, [pc, #48]	; (8000834 <ADF_SPI_MEM_RD+0xac>)
 8000804:	f006 fa30 	bl	8006c68 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8000808:	f107 010b 	add.w	r1, r7, #11
 800080c:	2332      	movs	r3, #50	; 0x32
 800080e:	2201      	movs	r2, #1
 8000810:	4808      	ldr	r0, [pc, #32]	; (8000834 <ADF_SPI_MEM_RD+0xac>)
 8000812:	f006 fb65 	bl	8006ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000816:	2201      	movs	r2, #1
 8000818:	2104      	movs	r1, #4
 800081a:	4805      	ldr	r0, [pc, #20]	; (8000830 <ADF_SPI_MEM_RD+0xa8>)
 800081c:	f003 fbbe 	bl	8003f9c <HAL_GPIO_WritePin>

	return value;
 8000820:	7afb      	ldrb	r3, [r7, #11]
}
 8000822:	4618      	mov	r0, r3
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	0800ddc4 	.word	0x0800ddc4
 8000830:	40020000 	.word	0x40020000
 8000834:	20000cf8 	.word	0x20000cf8

08000838 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 800083c:	2108      	movs	r1, #8
 800083e:	f240 1007 	movw	r0, #263	; 0x107
 8000842:	f7ff ff4f 	bl	80006e4 <ADF_SPI_MEM_WR>
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8000852:	23b2      	movs	r3, #178	; 0xb2
 8000854:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	2104      	movs	r1, #4
 800085a:	4809      	ldr	r0, [pc, #36]	; (8000880 <ADF_set_IDLE_mode+0x34>)
 800085c:	f003 fb9e 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	2201      	movs	r2, #1
 8000864:	4619      	mov	r1, r3
 8000866:	4807      	ldr	r0, [pc, #28]	; (8000884 <ADF_set_IDLE_mode+0x38>)
 8000868:	f006 fdee 	bl	8007448 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	2104      	movs	r1, #4
 8000870:	4803      	ldr	r0, [pc, #12]	; (8000880 <ADF_set_IDLE_mode+0x34>)
 8000872:	f003 fb93 	bl	8003f9c <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40020000 	.word	0x40020000
 8000884:	20000cf8 	.word	0x20000cf8

08000888 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 800088e:	23b3      	movs	r3, #179	; 0xb3
 8000890:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	2104      	movs	r1, #4
 8000896:	4809      	ldr	r0, [pc, #36]	; (80008bc <ADF_set_PHY_RDY_mode+0x34>)
 8000898:	f003 fb80 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2201      	movs	r2, #1
 80008a0:	4619      	mov	r1, r3
 80008a2:	4807      	ldr	r0, [pc, #28]	; (80008c0 <ADF_set_PHY_RDY_mode+0x38>)
 80008a4:	f006 fdd0 	bl	8007448 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	2104      	movs	r1, #4
 80008ac:	4803      	ldr	r0, [pc, #12]	; (80008bc <ADF_set_PHY_RDY_mode+0x34>)
 80008ae:	f003 fb75 	bl	8003f9c <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40020000 	.word	0x40020000
 80008c0:	20000cf8 	.word	0x20000cf8

080008c4 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80008ca:	23b5      	movs	r3, #181	; 0xb5
 80008cc:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2104      	movs	r1, #4
 80008d2:	4809      	ldr	r0, [pc, #36]	; (80008f8 <ADF_set_Tx_mode+0x34>)
 80008d4:	f003 fb62 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	2201      	movs	r2, #1
 80008dc:	4619      	mov	r1, r3
 80008de:	4807      	ldr	r0, [pc, #28]	; (80008fc <ADF_set_Tx_mode+0x38>)
 80008e0:	f006 fdb2 	bl	8007448 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	2104      	movs	r1, #4
 80008e8:	4803      	ldr	r0, [pc, #12]	; (80008f8 <ADF_set_Tx_mode+0x34>)
 80008ea:	f003 fb57 	bl	8003f9c <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40020000 	.word	0x40020000
 80008fc:	20000cf8 	.word	0x20000cf8

08000900 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 8000906:	23b4      	movs	r3, #180	; 0xb4
 8000908:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	2104      	movs	r1, #4
 800090e:	4809      	ldr	r0, [pc, #36]	; (8000934 <ADF_set_Rx_mode+0x34>)
 8000910:	f003 fb44 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 8000914:	1d39      	adds	r1, r7, #4
 8000916:	2332      	movs	r3, #50	; 0x32
 8000918:	2201      	movs	r2, #1
 800091a:	4807      	ldr	r0, [pc, #28]	; (8000938 <ADF_set_Rx_mode+0x38>)
 800091c:	f006 f9a4 	bl	8006c68 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000920:	2201      	movs	r2, #1
 8000922:	2104      	movs	r1, #4
 8000924:	4803      	ldr	r0, [pc, #12]	; (8000934 <ADF_set_Rx_mode+0x34>)
 8000926:	f003 fb39 	bl	8003f9c <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40020000 	.word	0x40020000
 8000938:	20000cf8 	.word	0x20000cf8

0800093c <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	2104      	movs	r1, #4
 8000944:	480e      	ldr	r0, [pc, #56]	; (8000980 <ADF_SPI_READY+0x44>)
 8000946:	f003 fb29 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800094a:	2332      	movs	r3, #50	; 0x32
 800094c:	2201      	movs	r2, #1
 800094e:	21ff      	movs	r1, #255	; 0xff
 8000950:	480c      	ldr	r0, [pc, #48]	; (8000984 <ADF_SPI_READY+0x48>)
 8000952:	f006 f989 	bl	8006c68 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000956:	2332      	movs	r3, #50	; 0x32
 8000958:	2201      	movs	r2, #1
 800095a:	490b      	ldr	r1, [pc, #44]	; (8000988 <ADF_SPI_READY+0x4c>)
 800095c:	4809      	ldr	r0, [pc, #36]	; (8000984 <ADF_SPI_READY+0x48>)
 800095e:	f006 fabf 	bl	8006ee0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	2104      	movs	r1, #4
 8000966:	4806      	ldr	r0, [pc, #24]	; (8000980 <ADF_SPI_READY+0x44>)
 8000968:	f003 fb18 	bl	8003f9c <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <ADF_SPI_READY+0x4c>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	b25b      	sxtb	r3, r3
 8000972:	2b00      	cmp	r3, #0
 8000974:	da01      	bge.n	800097a <ADF_SPI_READY+0x3e>
		return 1;
 8000976:	2301      	movs	r3, #1
 8000978:	e000      	b.n	800097c <ADF_SPI_READY+0x40>
	else
		return 0;
 800097a:	2300      	movs	r3, #0
}
 800097c:	4618      	mov	r0, r3
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40020000 	.word	0x40020000
 8000984:	20000cf8 	.word	0x20000cf8
 8000988:	20000ecc 	.word	0x20000ecc

0800098c <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 8000990:	2108      	movs	r1, #8
 8000992:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000996:	f7ff fea5 	bl	80006e4 <ADF_SPI_MEM_WR>
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}

0800099e <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 800099e:	b580      	push	{r7, lr}
 80009a0:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80009a2:	2110      	movs	r1, #16
 80009a4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80009a8:	f7ff fe9c 	bl	80006e4 <ADF_SPI_MEM_WR>
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08a      	sub	sp, #40	; 0x28
 80009b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b6:	f002 fa93 	bl	8002ee0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ba:	f000 f96f 	bl	8000c9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009be:	f000 fe27 	bl	8001610 <MX_GPIO_Init>
  MX_ADC1_Init();
 80009c2:	f000 f9ef 	bl	8000da4 <MX_ADC1_Init>
  MX_DAC_Init();
 80009c6:	f000 fa65 	bl	8000e94 <MX_DAC_Init>
  MX_I2C1_Init();
 80009ca:	f000 fa8d 	bl	8000ee8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80009ce:	f000 fb13 	bl	8000ff8 <MX_SPI1_Init>
  MX_SPI2_Init();
 80009d2:	f000 fb47 	bl	8001064 <MX_SPI2_Init>
  MX_TIM1_Init();
 80009d6:	f000 fb7b 	bl	80010d0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80009da:	f000 fc65 	bl	80012a8 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80009de:	f00b ffc9 	bl	800c974 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 80009e2:	f000 fdeb 	bl	80015bc <MX_UART5_Init>
  MX_RTC_Init();
 80009e6:	f000 faad 	bl	8000f44 <MX_RTC_Init>
  MX_TIM5_Init();
 80009ea:	f000 fcdf 	bl	80013ac <MX_TIM5_Init>
  MX_TIM11_Init();
 80009ee:	f000 fdc1 	bl	8001574 <MX_TIM11_Init>
  MX_TIM2_Init();
 80009f2:	f000 fc0d 	bl	8001210 <MX_TIM2_Init>
  MX_TIM7_Init();
 80009f6:	f000 fd4d 	bl	8001494 <MX_TIM7_Init>
  MX_TIM9_Init();
 80009fa:	f000 fd81 	bl	8001500 <MX_TIM9_Init>
  MX_CRYP_Init();
 80009fe:	f000 fa25 	bl	8000e4c <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a02:	2100      	movs	r1, #0
 8000a04:	4892      	ldr	r0, [pc, #584]	; (8000c50 <main+0x2a0>)
 8000a06:	f007 fe25 	bl	8008654 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000a0a:	2108      	movs	r1, #8
 8000a0c:	4891      	ldr	r0, [pc, #580]	; (8000c54 <main+0x2a4>)
 8000a0e:	f007 fe21 	bl	8008654 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000a12:	210c      	movs	r1, #12
 8000a14:	488f      	ldr	r0, [pc, #572]	; (8000c54 <main+0x2a4>)
 8000a16:	f007 fe1d 	bl	8008654 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim7);
 8000a1a:	488f      	ldr	r0, [pc, #572]	; (8000c58 <main+0x2a8>)
 8000a1c:	f007 fbf0 	bl	8008200 <HAL_TIM_Base_Start>

  LED_RGB_status(0, 0, 35);
 8000a20:	2223      	movs	r2, #35	; 0x23
 8000a22:	2100      	movs	r1, #0
 8000a24:	2000      	movs	r0, #0
 8000a26:	f001 fa35 	bl	8001e94 <LED_RGB_status>

  startup();
 8000a2a:	f001 f9bb 	bl	8001da4 <startup>

  ssh1106_Init();  // initialise
 8000a2e:	f001 fb8d 	bl	800214c <ssh1106_Init>
  ssh1106_SetCursor(10,10);
 8000a32:	210a      	movs	r1, #10
 8000a34:	200a      	movs	r0, #10
 8000a36:	f001 fd4d 	bl	80024d4 <ssh1106_SetCursor>
  ssh1106_WriteString ("Algoritme 2", Font_7x10, White);
 8000a3a:	4a88      	ldr	r2, [pc, #544]	; (8000c5c <main+0x2ac>)
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	ca06      	ldmia	r2, {r1, r2}
 8000a40:	4887      	ldr	r0, [pc, #540]	; (8000c60 <main+0x2b0>)
 8000a42:	f001 fd21 	bl	8002488 <ssh1106_WriteString>
  ssh1106_SetCursor(10, 30);
 8000a46:	211e      	movs	r1, #30
 8000a48:	200a      	movs	r0, #10
 8000a4a:	f001 fd43 	bl	80024d4 <ssh1106_SetCursor>
  ssh1106_WriteString ("Debugging", Font_7x10, White);
 8000a4e:	4a83      	ldr	r2, [pc, #524]	; (8000c5c <main+0x2ac>)
 8000a50:	2301      	movs	r3, #1
 8000a52:	ca06      	ldmia	r2, {r1, r2}
 8000a54:	4883      	ldr	r0, [pc, #524]	; (8000c64 <main+0x2b4>)
 8000a56:	f001 fd17 	bl	8002488 <ssh1106_WriteString>
  ssh1106_UpdateScreen(); //display
 8000a5a:	f001 fc05 	bl	8002268 <ssh1106_UpdateScreen>
  ssh1106_SetDisplayOn(1);
 8000a5e:	2001      	movs	r0, #1
 8000a60:	f001 fd64 	bl	800252c <ssh1106_SetDisplayOn>
  /* USER CODE BEGIN WHILE */
  	while(1){
  		// Introduce artificial delay between receive from RX and send new dummy packet to RX
  		//-------------zie EXTI TIM2---------------

	  	if (settings_mode == 'T'){
 8000a64:	4b80      	ldr	r3, [pc, #512]	; (8000c68 <main+0x2b8>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b54      	cmp	r3, #84	; 0x54
 8000a6a:	d11a      	bne.n	8000aa2 <main+0xf2>
		  	if(send_e & send_packet){
 8000a6c:	4b7f      	ldr	r3, [pc, #508]	; (8000c6c <main+0x2bc>)
 8000a6e:	781a      	ldrb	r2, [r3, #0]
 8000a70:	4b7f      	ldr	r3, [pc, #508]	; (8000c70 <main+0x2c0>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	4013      	ands	r3, r2
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d008      	beq.n	8000a8e <main+0xde>
		  		// er mag een nieuw pakket gestuurd worden op TX + dit pakket moet e-lijn bevatten
		  		Send_e_line();
 8000a7c:	f001 fa92 	bl	8001fa4 <Send_e_line>
		  		send_e = 0;
 8000a80:	4b7a      	ldr	r3, [pc, #488]	; (8000c6c <main+0x2bc>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]
		  		send_packet = 0;
 8000a86:	4b7a      	ldr	r3, [pc, #488]	; (8000c70 <main+0x2c0>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	e009      	b.n	8000aa2 <main+0xf2>
		  	}
		  	else if (send_packet){
 8000a8e:	4b78      	ldr	r3, [pc, #480]	; (8000c70 <main+0x2c0>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <main+0xf2>
		  		// er mag een nieuw pakket gestuurd worden op TX
		  		SendDummyByte(0xDF);
 8000a96:	20df      	movs	r0, #223	; 0xdf
 8000a98:	f001 fa44 	bl	8001f24 <SendDummyByte>
		  		send_packet = 0;
 8000a9c:	4b74      	ldr	r3, [pc, #464]	; (8000c70 <main+0x2c0>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
		  	}
	  	}

		// Packet received
		if(INT_PACKET_RECEIVED){
 8000aa2:	4b74      	ldr	r3, [pc, #464]	; (8000c74 <main+0x2c4>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f000 80c8 	beq.w	8000c3c <main+0x28c>
		  	INT_PACKET_RECEIVED = 0;
 8000aac:	4b71      	ldr	r3, [pc, #452]	; (8000c74 <main+0x2c4>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
		  	if(settings_mode == 'T'){
 8000ab2:	4b6d      	ldr	r3, [pc, #436]	; (8000c68 <main+0x2b8>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b54      	cmp	r3, #84	; 0x54
 8000ab8:	d16b      	bne.n	8000b92 <main+0x1e2>
		  		// Extract Pkt_length, Pkt_type, Data and RSSI from received package
		  		RSSI = ReadPacket();
 8000aba:	f001 faaf 	bl	800201c <ReadPacket>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4b6d      	ldr	r3, [pc, #436]	; (8000c78 <main+0x2c8>)
 8000ac4:	701a      	strb	r2, [r3, #0]
		  		/* Check packet type (soort beveiliging voor "random" pakketten)
		  		 	 0xDF = dummy-packet -> change to audio packet later on in development
		  		 	 0xEF = e-line
		  		*/
		  		if(Pkt_type == 0xDF){ //normaal krijgt hij enkel DF (dummy als TX)
 8000ac6:	4b6d      	ldr	r3, [pc, #436]	; (8000c7c <main+0x2cc>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2bdf      	cmp	r3, #223	; 0xdf
 8000acc:	f040 80b6 	bne.w	8000c3c <main+0x28c>

					// Update RSSI_Measured
					RSSI_Measured[RSSI_counter] = RSSI;
 8000ad0:	4b6b      	ldr	r3, [pc, #428]	; (8000c80 <main+0x2d0>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	4b68      	ldr	r3, [pc, #416]	; (8000c78 <main+0x2c8>)
 8000ad8:	7819      	ldrb	r1, [r3, #0]
 8000ada:	4b6a      	ldr	r3, [pc, #424]	; (8000c84 <main+0x2d4>)
 8000adc:	5499      	strb	r1, [r3, r2]

					RSSI_counter++;
 8000ade:	4b68      	ldr	r3, [pc, #416]	; (8000c80 <main+0x2d0>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4b66      	ldr	r3, [pc, #408]	; (8000c80 <main+0x2d0>)
 8000ae8:	701a      	strb	r2, [r3, #0]

					// Update min and max RSSI on the fly */
					if(RSSI < RSSI_Range[0]){
 8000aea:	4b67      	ldr	r3, [pc, #412]	; (8000c88 <main+0x2d8>)
 8000aec:	781a      	ldrb	r2, [r3, #0]
 8000aee:	4b62      	ldr	r3, [pc, #392]	; (8000c78 <main+0x2c8>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d904      	bls.n	8000b00 <main+0x150>
						RSSI_Range[0] = RSSI;
 8000af6:	4b60      	ldr	r3, [pc, #384]	; (8000c78 <main+0x2c8>)
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	4b63      	ldr	r3, [pc, #396]	; (8000c88 <main+0x2d8>)
 8000afc:	701a      	strb	r2, [r3, #0]
 8000afe:	e009      	b.n	8000b14 <main+0x164>
					}
					else if(RSSI > RSSI_Range[1]){
 8000b00:	4b61      	ldr	r3, [pc, #388]	; (8000c88 <main+0x2d8>)
 8000b02:	785a      	ldrb	r2, [r3, #1]
 8000b04:	4b5c      	ldr	r3, [pc, #368]	; (8000c78 <main+0x2c8>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d203      	bcs.n	8000b14 <main+0x164>
						RSSI_Range[1] = RSSI;
 8000b0c:	4b5a      	ldr	r3, [pc, #360]	; (8000c78 <main+0x2c8>)
 8000b0e:	781a      	ldrb	r2, [r3, #0]
 8000b10:	4b5d      	ldr	r3, [pc, #372]	; (8000c88 <main+0x2d8>)
 8000b12:	705a      	strb	r2, [r3, #1]
					}


					if(RSSI_counter == 128){ //als RSSI_counter = 128 ==> RSSI_Measured[127] werd ingevuld en daarna werd de counter verhoogd
 8000b14:	4b5a      	ldr	r3, [pc, #360]	; (8000c80 <main+0x2d0>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b80      	cmp	r3, #128	; 0x80
 8000b1a:	f040 808f 	bne.w	8000c3c <main+0x28c>
						RSSI_counter = 0;
 8000b1e:	4b58      	ldr	r3, [pc, #352]	; (8000c80 <main+0x2d0>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
						makeGraycode(); // make e- and d-lines
 8000b24:	f000 ffc0 	bl	8001aa8 <makeGraycode>

						//reset RSSI_range //--> ["infinity", 0]
						//opmerking: wss zijn min en max ook omgekeerd omdat het tweecomplement is (255 ==> -127 dBm denk ik), maar vooral entropy is belangrijk dus maakt niet uit
						RSSI_Range[0] = 0XFF; //min
 8000b28:	4b57      	ldr	r3, [pc, #348]	; (8000c88 <main+0x2d8>)
 8000b2a:	22ff      	movs	r2, #255	; 0xff
 8000b2c:	701a      	strb	r2, [r3, #0]
						RSSI_Range[1] = 0X00; //max
 8000b2e:	4b56      	ldr	r3, [pc, #344]	; (8000c88 <main+0x2d8>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	705a      	strb	r2, [r3, #1]

						if(settings_mode == 'T'){
 8000b34:	4b4c      	ldr	r3, [pc, #304]	; (8000c68 <main+0x2b8>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b54      	cmp	r3, #84	; 0x54
 8000b3a:	d17f      	bne.n	8000c3c <main+0x28c>
							send_e = 1;
 8000b3c:	4b4b      	ldr	r3, [pc, #300]	; (8000c6c <main+0x2bc>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	701a      	strb	r2, [r3, #0]
							generateKeyGraycode();
 8000b42:	f001 f887 	bl	8001c54 <generateKeyGraycode>
							key_counter++;
 8000b46:	4b51      	ldr	r3, [pc, #324]	; (8000c8c <main+0x2dc>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	4a4f      	ldr	r2, [pc, #316]	; (8000c8c <main+0x2dc>)
 8000b4e:	6013      	str	r3, [r2, #0]
							// Transmit 32-bit key over USB (zal je 4 keer moeten doen om volledige 128-bit sleutel te printen [heb dit zelf nog niet gedaan])
						  	//opmerking: mss kunnen we ook de key_counter mee sturen, maar je moet goed opletten dat je buffer groot genoeg is, maar ook niet t groot omdat anders USB buffer vol komt
						  	for(int i=0; i<3; i++){
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
 8000b54:	e019      	b.n	8000b8a <main+0x1da>
						  		uint8_t TxBuf[34];
						  		sprintf(TxBuf, "R;%lu\r\n", keyGraycode[i]);
 8000b56:	4a4e      	ldr	r2, [pc, #312]	; (8000c90 <main+0x2e0>)
 8000b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b5e:	463b      	mov	r3, r7
 8000b60:	494c      	ldr	r1, [pc, #304]	; (8000c94 <main+0x2e4>)
 8000b62:	4618      	mov	r0, r3
 8000b64:	f00c ff4e 	bl	800da04 <siprintf>
						  		CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8000b68:	463b      	mov	r3, r7
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff fb30 	bl	80001d0 <strlen>
 8000b70:	4603      	mov	r3, r0
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	463b      	mov	r3, r7
 8000b76:	4611      	mov	r1, r2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f00c f84b 	bl	800cc14 <CDC_Transmit_FS>
						  		HAL_Delay(200);
 8000b7e:	20c8      	movs	r0, #200	; 0xc8
 8000b80:	f002 fa20 	bl	8002fc4 <HAL_Delay>
						  	for(int i=0; i<3; i++){
 8000b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b86:	3301      	adds	r3, #1
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
 8000b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	dde2      	ble.n	8000b56 <main+0x1a6>
 8000b90:	e054      	b.n	8000c3c <main+0x28c>
						}
					}
		  		}
		  	}

		  	else if (settings_mode == 'R'){
 8000b92:	4b35      	ldr	r3, [pc, #212]	; (8000c68 <main+0x2b8>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b52      	cmp	r3, #82	; 0x52
 8000b98:	d150      	bne.n	8000c3c <main+0x28c>

				//ADF_set_Rx_mode(); // gebeurt normaal automatisch nadat een pakket gestuurd is door de ADF_set_turnaround_Tx_Rx

				// Extract Pkt_length, Pkt_type, data and RSSI from received package
				RSSI = ReadPacket();
 8000b9a:	f001 fa3f 	bl	800201c <ReadPacket>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b35      	ldr	r3, [pc, #212]	; (8000c78 <main+0x2c8>)
 8000ba4:	701a      	strb	r2, [r3, #0]
		  		if(Pkt_type == 0xDF || Pkt_type == 0xEF){
 8000ba6:	4b35      	ldr	r3, [pc, #212]	; (8000c7c <main+0x2cc>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2bdf      	cmp	r3, #223	; 0xdf
 8000bac:	d003      	beq.n	8000bb6 <main+0x206>
 8000bae:	4b33      	ldr	r3, [pc, #204]	; (8000c7c <main+0x2cc>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2bef      	cmp	r3, #239	; 0xef
 8000bb4:	d13f      	bne.n	8000c36 <main+0x286>
		  			// Update RSSI_Measured
					RSSI_Measured[RSSI_counter] = RSSI;
 8000bb6:	4b32      	ldr	r3, [pc, #200]	; (8000c80 <main+0x2d0>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4b2e      	ldr	r3, [pc, #184]	; (8000c78 <main+0x2c8>)
 8000bbe:	7819      	ldrb	r1, [r3, #0]
 8000bc0:	4b30      	ldr	r3, [pc, #192]	; (8000c84 <main+0x2d4>)
 8000bc2:	5499      	strb	r1, [r3, r2]

					RSSI_counter++;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	; (8000c80 <main+0x2d0>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	b2da      	uxtb	r2, r3
 8000bcc:	4b2c      	ldr	r3, [pc, #176]	; (8000c80 <main+0x2d0>)
 8000bce:	701a      	strb	r2, [r3, #0]

					// Update min and max RSSI on the fly */
					if(RSSI < RSSI_Range[0]){
 8000bd0:	4b2d      	ldr	r3, [pc, #180]	; (8000c88 <main+0x2d8>)
 8000bd2:	781a      	ldrb	r2, [r3, #0]
 8000bd4:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <main+0x2c8>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d904      	bls.n	8000be6 <main+0x236>
						RSSI_Range[0] = RSSI;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <main+0x2c8>)
 8000bde:	781a      	ldrb	r2, [r3, #0]
 8000be0:	4b29      	ldr	r3, [pc, #164]	; (8000c88 <main+0x2d8>)
 8000be2:	701a      	strb	r2, [r3, #0]
 8000be4:	e009      	b.n	8000bfa <main+0x24a>
					}
					else if(RSSI > RSSI_Range[1]){
 8000be6:	4b28      	ldr	r3, [pc, #160]	; (8000c88 <main+0x2d8>)
 8000be8:	785a      	ldrb	r2, [r3, #1]
 8000bea:	4b23      	ldr	r3, [pc, #140]	; (8000c78 <main+0x2c8>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d203      	bcs.n	8000bfa <main+0x24a>
						RSSI_Range[1] = RSSI;
 8000bf2:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <main+0x2c8>)
 8000bf4:	781a      	ldrb	r2, [r3, #0]
 8000bf6:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <main+0x2d8>)
 8000bf8:	705a      	strb	r2, [r3, #1]
					}

					if(RSSI_counter == 128){ //als RSSI_counter = 128 ==> RSSI_Measured[127] werd ingevuld en daarna werd de counter verhoogd
 8000bfa:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <main+0x2d0>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b80      	cmp	r3, #128	; 0x80
 8000c00:	d10a      	bne.n	8000c18 <main+0x268>
						RSSI_counter = 0;
 8000c02:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <main+0x2d0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
						makeGraycode(); // make e- and d-lines
 8000c08:	f000 ff4e 	bl	8001aa8 <makeGraycode>

						//reset RSSI_range //--> ["infinity", 0]
						RSSI_Range[0] = 0XFF; //min
 8000c0c:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <main+0x2d8>)
 8000c0e:	22ff      	movs	r2, #255	; 0xff
 8000c10:	701a      	strb	r2, [r3, #0]
						RSSI_Range[1] = 0X00; //max
 8000c12:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <main+0x2d8>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	705a      	strb	r2, [r3, #1]
						/* Check packet type
							// 0xDF = dummy-packet -> change to audio packet later on in development
							// 0xEF = e-line
						*/
					}
					if(Pkt_type == 0xEF){
 8000c18:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <main+0x2cc>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2bef      	cmp	r3, #239	; 0xef
 8000c1e:	d10a      	bne.n	8000c36 <main+0x286>
						if(RSSI_counter == 0){ //zie ppt dia 22
 8000c20:	4b17      	ldr	r3, [pc, #92]	; (8000c80 <main+0x2d0>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d106      	bne.n	8000c36 <main+0x286>
							//e-line replacement happens in readPacket (e-line from TX is directly read in this array)
							generateKeyGraycode();
 8000c28:	f001 f814 	bl	8001c54 <generateKeyGraycode>
							key_counter++;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <main+0x2dc>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3301      	adds	r3, #1
 8000c32:	4a16      	ldr	r2, [pc, #88]	; (8000c8c <main+0x2dc>)
 8000c34:	6013      	str	r3, [r2, #0]
							CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
							 */
						}
					}
		  		}
		  		SendDummyByte(0xDF); //moet mogelijks op het einde van deze if
 8000c36:	20df      	movs	r0, #223	; 0xdf
 8000c38:	f001 f974 	bl	8001f24 <SendDummyByte>
		  	}
		}

	  	if (INT_PACKET_SENT){
 8000c3c:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <main+0x2e8>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	f43f af0f 	beq.w	8000a64 <main+0xb4>
		  	INT_PACKET_SENT = 0;
 8000c46:	4b14      	ldr	r3, [pc, #80]	; (8000c98 <main+0x2e8>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
	  	if (settings_mode == 'T'){
 8000c4c:	e70a      	b.n	8000a64 <main+0xb4>
 8000c4e:	bf00      	nop
 8000c50:	20000c60 	.word	0x20000c60
 8000c54:	200009f8 	.word	0x200009f8
 8000c58:	20000e20 	.word	0x20000e20
 8000c5c:	20000020 	.word	0x20000020
 8000c60:	0800ddc8 	.word	0x0800ddc8
 8000c64:	0800ddd4 	.word	0x0800ddd4
 8000c68:	20000000 	.word	0x20000000
 8000c6c:	20000c3c 	.word	0x20000c3c
 8000c70:	20000b5d 	.word	0x20000b5d
 8000c74:	20000228 	.word	0x20000228
 8000c78:	20000b5c 	.word	0x20000b5c
 8000c7c:	20000cf7 	.word	0x20000cf7
 8000c80:	200008c9 	.word	0x200008c9
 8000c84:	20000d9c 	.word	0x20000d9c
 8000c88:	20000e68 	.word	0x20000e68
 8000c8c:	20000230 	.word	0x20000230
 8000c90:	20000a40 	.word	0x20000a40
 8000c94:	0800dde0 	.word	0x0800dde0
 8000c98:	20000229 	.word	0x20000229

08000c9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b098      	sub	sp, #96	; 0x60
 8000ca0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ca2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ca6:	2230      	movs	r2, #48	; 0x30
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f00c fc54 	bl	800d558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cc0:	f107 030c 	add.w	r3, r7, #12
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60bb      	str	r3, [r7, #8]
 8000cd2:	4b32      	ldr	r3, [pc, #200]	; (8000d9c <SystemClock_Config+0x100>)
 8000cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd6:	4a31      	ldr	r2, [pc, #196]	; (8000d9c <SystemClock_Config+0x100>)
 8000cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8000cde:	4b2f      	ldr	r3, [pc, #188]	; (8000d9c <SystemClock_Config+0x100>)
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <SystemClock_Config+0x104>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a2b      	ldr	r2, [pc, #172]	; (8000da0 <SystemClock_Config+0x104>)
 8000cf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	4b29      	ldr	r3, [pc, #164]	; (8000da0 <SystemClock_Config+0x104>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000d06:	2305      	movs	r3, #5
 8000d08:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d10:	2301      	movs	r3, #1
 8000d12:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d14:	2302      	movs	r3, #2
 8000d16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d18:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000d1e:	2319      	movs	r3, #25
 8000d20:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000d22:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000d26:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d2c:	2307      	movs	r3, #7
 8000d2e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d34:	4618      	mov	r0, r3
 8000d36:	f004 ff55 	bl	8005be4 <HAL_RCC_OscConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000d40:	f001 f9c4 	bl	80020cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d44:	230f      	movs	r3, #15
 8000d46:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d54:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d5a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	2105      	movs	r1, #5
 8000d62:	4618      	mov	r0, r3
 8000d64:	f005 f9b6 	bl	80060d4 <HAL_RCC_ClockConfig>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000d6e:	f001 f9ad 	bl	80020cc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d72:	2302      	movs	r3, #2
 8000d74:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d7a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	4618      	mov	r0, r3
 8000d82:	f005 fb9f 	bl	80064c4 <HAL_RCCEx_PeriphCLKConfig>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000d8c:	f001 f99e 	bl	80020cc <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000d90:	f005 fa86 	bl	80062a0 <HAL_RCC_EnableCSS>
}
 8000d94:	bf00      	nop
 8000d96:	3760      	adds	r7, #96	; 0x60
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40023800 	.word	0x40023800
 8000da0:	40007000 	.word	0x40007000

08000da4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000daa:	463b      	mov	r3, r7
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000db6:	4b23      	ldr	r3, [pc, #140]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000db8:	4a23      	ldr	r2, [pc, #140]	; (8000e48 <MX_ADC1_Init+0xa4>)
 8000dba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000dbc:	4b21      	ldr	r3, [pc, #132]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dbe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000dc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000dca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000dcc:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000de0:	4b18      	ldr	r3, [pc, #96]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000de6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8000de8:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dea:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8000dee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000df0:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000df8:	2201      	movs	r2, #1
 8000dfa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e0a:	480e      	ldr	r0, [pc, #56]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000e0c:	f002 f8fe 	bl	800300c <HAL_ADC_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8000e16:	f001 f959 	bl	80020cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e22:	2300      	movs	r3, #0
 8000e24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e26:	463b      	mov	r3, r7
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4806      	ldr	r0, [pc, #24]	; (8000e44 <MX_ADC1_Init+0xa0>)
 8000e2c:	f002 fa90 	bl	8003350 <HAL_ADC_ConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000e36:	f001 f949 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000a94 	.word	0x20000a94
 8000e48:	40012000 	.word	0x40012000

08000e4c <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8000e50:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e52:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <MX_CRYP_Init+0x40>)
 8000e54:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000e56:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e58:	2280      	movs	r2, #128	; 0x80
 8000e5a:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e64:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <MX_CRYP_Init+0x44>)
 8000e66:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e6a:	2220      	movs	r2, #32
 8000e6c:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000e74:	4804      	ldr	r0, [pc, #16]	; (8000e88 <MX_CRYP_Init+0x3c>)
 8000e76:	f002 fda4 	bl	80039c2 <HAL_CRYP_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8000e80:	f001 f924 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000e6c 	.word	0x20000e6c
 8000e8c:	50060000 	.word	0x50060000
 8000e90:	0800de64 	.word	0x0800de64

08000e94 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000ea2:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_DAC_Init+0x4c>)
 8000ea4:	4a0f      	ldr	r2, [pc, #60]	; (8000ee4 <MX_DAC_Init+0x50>)
 8000ea6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000ea8:	480d      	ldr	r0, [pc, #52]	; (8000ee0 <MX_DAC_Init+0x4c>)
 8000eaa:	f002 fdc2 	bl	8003a32 <HAL_DAC_Init>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000eb4:	f001 f90a 	bl	80020cc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4806      	ldr	r0, [pc, #24]	; (8000ee0 <MX_DAC_Init+0x4c>)
 8000ec8:	f002 fe39 	bl	8003b3e <HAL_DAC_ConfigChannel>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000ed2:	f001 f8fb 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000ba8 	.word	0x20000ba8
 8000ee4:	40007400 	.word	0x40007400

08000ee8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000eee:	4a13      	ldr	r2, [pc, #76]	; (8000f3c <MX_I2C1_Init+0x54>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000ef4:	4a12      	ldr	r2, [pc, #72]	; (8000f40 <MX_I2C1_Init+0x58>)
 8000ef6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f0c:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <MX_I2C1_Init+0x50>)
 8000f26:	f003 f86b 	bl	8004000 <HAL_I2C_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f30:	f001 f8cc 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	2000094c 	.word	0x2000094c
 8000f3c:	40005400 	.word	0x40005400
 8000f40:	000186a0 	.word	0x000186a0

08000f44 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000f58:	2300      	movs	r3, #0
 8000f5a:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f5c:	4b24      	ldr	r3, [pc, #144]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f5e:	4a25      	ldr	r2, [pc, #148]	; (8000ff4 <MX_RTC_Init+0xb0>)
 8000f60:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f62:	4b23      	ldr	r3, [pc, #140]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f68:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f6a:	227f      	movs	r2, #127	; 0x7f
 8000f6c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f6e:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f70:	22ff      	movs	r2, #255	; 0xff
 8000f72:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f74:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f80:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f86:	481a      	ldr	r0, [pc, #104]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000f88:	f005 fb7e 	bl	8006688 <HAL_RTC_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000f92:	f001 f89b 	bl	80020cc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8000f96:	230c      	movs	r3, #12
 8000f98:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8000f9a:	233b      	movs	r3, #59	; 0x3b
 8000f9c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	4619      	mov	r1, r3
 8000fb0:	480f      	ldr	r0, [pc, #60]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000fb2:	f005 fbfa 	bl	80067aa <HAL_RTC_SetTime>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000fbc:	f001 f886 	bl	80020cc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000fc4:	2305      	movs	r3, #5
 8000fc6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8000fc8:	231f      	movs	r3, #31
 8000fca:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4806      	ldr	r0, [pc, #24]	; (8000ff0 <MX_RTC_Init+0xac>)
 8000fd8:	f005 fca4 	bl	8006924 <HAL_RTC_SetDate>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000fe2:	f001 f873 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000c40 	.word	0x20000c40
 8000ff4:	40002800 	.word	0x40002800

08000ff8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ffc:	4b17      	ldr	r3, [pc, #92]	; (800105c <MX_SPI1_Init+0x64>)
 8000ffe:	4a18      	ldr	r2, [pc, #96]	; (8001060 <MX_SPI1_Init+0x68>)
 8001000:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001002:	4b16      	ldr	r3, [pc, #88]	; (800105c <MX_SPI1_Init+0x64>)
 8001004:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001008:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800100a:	4b14      	ldr	r3, [pc, #80]	; (800105c <MX_SPI1_Init+0x64>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <MX_SPI1_Init+0x64>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001016:	4b11      	ldr	r3, [pc, #68]	; (800105c <MX_SPI1_Init+0x64>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800101c:	4b0f      	ldr	r3, [pc, #60]	; (800105c <MX_SPI1_Init+0x64>)
 800101e:	2200      	movs	r2, #0
 8001020:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <MX_SPI1_Init+0x64>)
 8001024:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001028:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800102a:	4b0c      	ldr	r3, [pc, #48]	; (800105c <MX_SPI1_Init+0x64>)
 800102c:	2210      	movs	r2, #16
 800102e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <MX_SPI1_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001036:	4b09      	ldr	r3, [pc, #36]	; (800105c <MX_SPI1_Init+0x64>)
 8001038:	2200      	movs	r2, #0
 800103a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <MX_SPI1_Init+0x64>)
 800103e:	2200      	movs	r2, #0
 8001040:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001042:	4b06      	ldr	r3, [pc, #24]	; (800105c <MX_SPI1_Init+0x64>)
 8001044:	220a      	movs	r2, #10
 8001046:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001048:	4804      	ldr	r0, [pc, #16]	; (800105c <MX_SPI1_Init+0x64>)
 800104a:	f005 fd84 	bl	8006b56 <HAL_SPI_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001054:	f001 f83a 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000cf8 	.word	0x20000cf8
 8001060:	40013000 	.word	0x40013000

08001064 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001068:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <MX_SPI2_Init+0x64>)
 800106a:	4a18      	ldr	r2, [pc, #96]	; (80010cc <MX_SPI2_Init+0x68>)
 800106c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <MX_SPI2_Init+0x64>)
 8001070:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001074:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <MX_SPI2_Init+0x64>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <MX_SPI2_Init+0x64>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_SPI2_Init+0x64>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001088:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_SPI2_Init+0x64>)
 800108a:	2200      	movs	r2, #0
 800108c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <MX_SPI2_Init+0x64>)
 8001090:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001094:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001096:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <MX_SPI2_Init+0x64>)
 8001098:	2210      	movs	r2, #16
 800109a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <MX_SPI2_Init+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <MX_SPI2_Init+0x64>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010a8:	4b07      	ldr	r3, [pc, #28]	; (80010c8 <MX_SPI2_Init+0x64>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80010ae:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <MX_SPI2_Init+0x64>)
 80010b0:	220a      	movs	r2, #10
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010b4:	4804      	ldr	r0, [pc, #16]	; (80010c8 <MX_SPI2_Init+0x64>)
 80010b6:	f005 fd4e 	bl	8006b56 <HAL_SPI_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80010c0:	f001 f804 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000870 	.word	0x20000870
 80010cc:	40003800 	.word	0x40003800

080010d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b096      	sub	sp, #88	; 0x58
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
 80010fe:	615a      	str	r2, [r3, #20]
 8001100:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2220      	movs	r2, #32
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f00c fa25 	bl	800d558 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800110e:	4b3e      	ldr	r3, [pc, #248]	; (8001208 <MX_TIM1_Init+0x138>)
 8001110:	4a3e      	ldr	r2, [pc, #248]	; (800120c <MX_TIM1_Init+0x13c>)
 8001112:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8001114:	4b3c      	ldr	r3, [pc, #240]	; (8001208 <MX_TIM1_Init+0x138>)
 8001116:	f244 129f 	movw	r2, #16799	; 0x419f
 800111a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111c:	4b3a      	ldr	r3, [pc, #232]	; (8001208 <MX_TIM1_Init+0x138>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001122:	4b39      	ldr	r3, [pc, #228]	; (8001208 <MX_TIM1_Init+0x138>)
 8001124:	2263      	movs	r2, #99	; 0x63
 8001126:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001128:	4b37      	ldr	r3, [pc, #220]	; (8001208 <MX_TIM1_Init+0x138>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800112e:	4b36      	ldr	r3, [pc, #216]	; (8001208 <MX_TIM1_Init+0x138>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001134:	4b34      	ldr	r3, [pc, #208]	; (8001208 <MX_TIM1_Init+0x138>)
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800113a:	4833      	ldr	r0, [pc, #204]	; (8001208 <MX_TIM1_Init+0x138>)
 800113c:	f007 f810 	bl	8008160 <HAL_TIM_Base_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001146:	f000 ffc1 	bl	80020cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800114e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001150:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001154:	4619      	mov	r1, r3
 8001156:	482c      	ldr	r0, [pc, #176]	; (8001208 <MX_TIM1_Init+0x138>)
 8001158:	f007 fd62 	bl	8008c20 <HAL_TIM_ConfigClockSource>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001162:	f000 ffb3 	bl	80020cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001166:	4828      	ldr	r0, [pc, #160]	; (8001208 <MX_TIM1_Init+0x138>)
 8001168:	f007 fa1a 	bl	80085a0 <HAL_TIM_PWM_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001172:	f000 ffab 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800117e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001182:	4619      	mov	r1, r3
 8001184:	4820      	ldr	r0, [pc, #128]	; (8001208 <MX_TIM1_Init+0x138>)
 8001186:	f008 f947 	bl	8009418 <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001190:	f000 ff9c 	bl	80020cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001194:	2360      	movs	r3, #96	; 0x60
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119c:	2300      	movs	r3, #0
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011a0:	2300      	movs	r3, #0
 80011a2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a4:	2300      	movs	r3, #0
 80011a6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011a8:	2300      	movs	r3, #0
 80011aa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011b4:	2200      	movs	r2, #0
 80011b6:	4619      	mov	r1, r3
 80011b8:	4813      	ldr	r0, [pc, #76]	; (8001208 <MX_TIM1_Init+0x138>)
 80011ba:	f007 fc73 	bl	8008aa4 <HAL_TIM_PWM_ConfigChannel>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80011c4:	f000 ff82 	bl	80020cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	4619      	mov	r1, r3
 80011ea:	4807      	ldr	r0, [pc, #28]	; (8001208 <MX_TIM1_Init+0x138>)
 80011ec:	f008 f990 	bl	8009510 <HAL_TIMEx_ConfigBreakDeadTime>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80011f6:	f000 ff69 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011fa:	4803      	ldr	r0, [pc, #12]	; (8001208 <MX_TIM1_Init+0x138>)
 80011fc:	f001 fc74 	bl	8002ae8 <HAL_TIM_MspPostInit>

}
 8001200:	bf00      	nop
 8001202:	3758      	adds	r7, #88	; 0x58
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000c60 	.word	0x20000c60
 800120c:	40010000 	.word	0x40010000

08001210 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001216:	f107 0308 	add.w	r3, r7, #8
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001224:	463b      	mov	r3, r7
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800122c:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <MX_TIM2_Init+0x94>)
 800122e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001232:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <MX_TIM2_Init+0x94>)
 8001236:	2253      	movs	r2, #83	; 0x53
 8001238:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123a:	4b1a      	ldr	r3, [pc, #104]	; (80012a4 <MX_TIM2_Init+0x94>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8001240:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <MX_TIM2_Init+0x94>)
 8001242:	f241 3287 	movw	r2, #4999	; 0x1387
 8001246:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001248:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <MX_TIM2_Init+0x94>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800124e:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <MX_TIM2_Init+0x94>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001254:	4813      	ldr	r0, [pc, #76]	; (80012a4 <MX_TIM2_Init+0x94>)
 8001256:	f006 ff83 	bl	8008160 <HAL_TIM_Base_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001260:	f000 ff34 	bl	80020cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001268:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	4619      	mov	r1, r3
 8001270:	480c      	ldr	r0, [pc, #48]	; (80012a4 <MX_TIM2_Init+0x94>)
 8001272:	f007 fcd5 	bl	8008c20 <HAL_TIM_ConfigClockSource>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800127c:	f000 ff26 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001280:	2320      	movs	r3, #32
 8001282:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001288:	463b      	mov	r3, r7
 800128a:	4619      	mov	r1, r3
 800128c:	4805      	ldr	r0, [pc, #20]	; (80012a4 <MX_TIM2_Init+0x94>)
 800128e:	f008 f8c3 	bl	8009418 <HAL_TIMEx_MasterConfigSynchronization>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001298:	f000 ff18 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800129c:	bf00      	nop
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000d50 	.word	0x20000d50

080012a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08e      	sub	sp, #56	; 0x38
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012bc:	f107 0320 	add.w	r3, r7, #32
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
 80012d4:	615a      	str	r2, [r3, #20]
 80012d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012d8:	4b32      	ldr	r3, [pc, #200]	; (80013a4 <MX_TIM3_Init+0xfc>)
 80012da:	4a33      	ldr	r2, [pc, #204]	; (80013a8 <MX_TIM3_Init+0x100>)
 80012dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80012de:	4b31      	ldr	r3, [pc, #196]	; (80013a4 <MX_TIM3_Init+0xfc>)
 80012e0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80012e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e6:	4b2f      	ldr	r3, [pc, #188]	; (80013a4 <MX_TIM3_Init+0xfc>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80012ec:	4b2d      	ldr	r3, [pc, #180]	; (80013a4 <MX_TIM3_Init+0xfc>)
 80012ee:	2263      	movs	r2, #99	; 0x63
 80012f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f2:	4b2c      	ldr	r3, [pc, #176]	; (80013a4 <MX_TIM3_Init+0xfc>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012f8:	4b2a      	ldr	r3, [pc, #168]	; (80013a4 <MX_TIM3_Init+0xfc>)
 80012fa:	2280      	movs	r2, #128	; 0x80
 80012fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012fe:	4829      	ldr	r0, [pc, #164]	; (80013a4 <MX_TIM3_Init+0xfc>)
 8001300:	f006 ff2e 	bl	8008160 <HAL_TIM_Base_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800130a:	f000 fedf 	bl	80020cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001312:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001314:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001318:	4619      	mov	r1, r3
 800131a:	4822      	ldr	r0, [pc, #136]	; (80013a4 <MX_TIM3_Init+0xfc>)
 800131c:	f007 fc80 	bl	8008c20 <HAL_TIM_ConfigClockSource>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001326:	f000 fed1 	bl	80020cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800132a:	481e      	ldr	r0, [pc, #120]	; (80013a4 <MX_TIM3_Init+0xfc>)
 800132c:	f007 f938 	bl	80085a0 <HAL_TIM_PWM_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001336:	f000 fec9 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	4619      	mov	r1, r3
 8001348:	4816      	ldr	r0, [pc, #88]	; (80013a4 <MX_TIM3_Init+0xfc>)
 800134a:	f008 f865 	bl	8009418 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001354:	f000 feba 	bl	80020cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001358:	2360      	movs	r3, #96	; 0x60
 800135a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2208      	movs	r2, #8
 800136c:	4619      	mov	r1, r3
 800136e:	480d      	ldr	r0, [pc, #52]	; (80013a4 <MX_TIM3_Init+0xfc>)
 8001370:	f007 fb98 	bl	8008aa4 <HAL_TIM_PWM_ConfigChannel>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800137a:	f000 fea7 	bl	80020cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	220c      	movs	r2, #12
 8001382:	4619      	mov	r1, r3
 8001384:	4807      	ldr	r0, [pc, #28]	; (80013a4 <MX_TIM3_Init+0xfc>)
 8001386:	f007 fb8d 	bl	8008aa4 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001390:	f000 fe9c 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001394:	4803      	ldr	r0, [pc, #12]	; (80013a4 <MX_TIM3_Init+0xfc>)
 8001396:	f001 fba7 	bl	8002ae8 <HAL_TIM_MspPostInit>

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	; 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200009f8 	.word	0x200009f8
 80013a8:	40000400 	.word	0x40000400

080013ac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08e      	sub	sp, #56	; 0x38
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	f107 0320 	add.w	r3, r7, #32
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
 80013d8:	615a      	str	r2, [r3, #20]
 80013da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013dc:	4b2b      	ldr	r3, [pc, #172]	; (800148c <MX_TIM5_Init+0xe0>)
 80013de:	4a2c      	ldr	r2, [pc, #176]	; (8001490 <MX_TIM5_Init+0xe4>)
 80013e0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013e2:	4b2a      	ldr	r3, [pc, #168]	; (800148c <MX_TIM5_Init+0xe0>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e8:	4b28      	ldr	r3, [pc, #160]	; (800148c <MX_TIM5_Init+0xe0>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)*2-1;
 80013ee:	4b27      	ldr	r3, [pc, #156]	; (800148c <MX_TIM5_Init+0xe0>)
 80013f0:	f241 4281 	movw	r2, #5249	; 0x1481
 80013f4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f6:	4b25      	ldr	r3, [pc, #148]	; (800148c <MX_TIM5_Init+0xe0>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fc:	4b23      	ldr	r3, [pc, #140]	; (800148c <MX_TIM5_Init+0xe0>)
 80013fe:	2200      	movs	r2, #0
 8001400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001402:	4822      	ldr	r0, [pc, #136]	; (800148c <MX_TIM5_Init+0xe0>)
 8001404:	f006 feac 	bl	8008160 <HAL_TIM_Base_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800140e:	f000 fe5d 	bl	80020cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001412:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001416:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001418:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800141c:	4619      	mov	r1, r3
 800141e:	481b      	ldr	r0, [pc, #108]	; (800148c <MX_TIM5_Init+0xe0>)
 8001420:	f007 fbfe 	bl	8008c20 <HAL_TIM_ConfigClockSource>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800142a:	f000 fe4f 	bl	80020cc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800142e:	4817      	ldr	r0, [pc, #92]	; (800148c <MX_TIM5_Init+0xe0>)
 8001430:	f006 ffed 	bl	800840e <HAL_TIM_OC_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800143a:	f000 fe47 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800143e:	2340      	movs	r3, #64	; 0x40
 8001440:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001446:	f107 0320 	add.w	r3, r7, #32
 800144a:	4619      	mov	r1, r3
 800144c:	480f      	ldr	r0, [pc, #60]	; (800148c <MX_TIM5_Init+0xe0>)
 800144e:	f007 ffe3 	bl	8009418 <HAL_TIMEx_MasterConfigSynchronization>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001458:	f000 fe38 	bl	80020cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800145c:	2330      	movs	r3, #48	; 0x30
 800145e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8001460:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8001464:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2200      	movs	r2, #0
 8001472:	4619      	mov	r1, r3
 8001474:	4805      	ldr	r0, [pc, #20]	; (800148c <MX_TIM5_Init+0xe0>)
 8001476:	f007 fabd 	bl	80089f4 <HAL_TIM_OC_ConfigChannel>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001480:	f000 fe24 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	3738      	adds	r7, #56	; 0x38
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	200009b0 	.word	0x200009b0
 8001490:	40000c00 	.word	0x40000c00

08001494 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149a:	463b      	mov	r3, r7
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014a4:	4a15      	ldr	r2, [pc, #84]	; (80014fc <MX_TIM7_Init+0x68>)
 80014a6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 80014a8:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014aa:	2253      	movs	r2, #83	; 0x53
 80014ac:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80014b4:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014ba:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014bc:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014be:	2200      	movs	r2, #0
 80014c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80014c2:	480d      	ldr	r0, [pc, #52]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014c4:	f006 fe4c 	bl	8008160 <HAL_TIM_Base_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80014ce:	f000 fdfd 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d2:	2300      	movs	r3, #0
 80014d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80014da:	463b      	mov	r3, r7
 80014dc:	4619      	mov	r1, r3
 80014de:	4806      	ldr	r0, [pc, #24]	; (80014f8 <MX_TIM7_Init+0x64>)
 80014e0:	f007 ff9a 	bl	8009418 <HAL_TIMEx_MasterConfigSynchronization>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80014ea:	f000 fdef 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000e20 	.word	0x20000e20
 80014fc:	40001400 	.word	0x40001400

08001500 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001506:	463b      	mov	r3, r7
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001512:	4b16      	ldr	r3, [pc, #88]	; (800156c <MX_TIM9_Init+0x6c>)
 8001514:	4a16      	ldr	r2, [pc, #88]	; (8001570 <MX_TIM9_Init+0x70>)
 8001516:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8001518:	4b14      	ldr	r3, [pc, #80]	; (800156c <MX_TIM9_Init+0x6c>)
 800151a:	f640 729f 	movw	r2, #3999	; 0xf9f
 800151e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001520:	4b12      	ldr	r3, [pc, #72]	; (800156c <MX_TIM9_Init+0x6c>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 8001526:	4b11      	ldr	r3, [pc, #68]	; (800156c <MX_TIM9_Init+0x6c>)
 8001528:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800152c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <MX_TIM9_Init+0x6c>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <MX_TIM9_Init+0x6c>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800153a:	480c      	ldr	r0, [pc, #48]	; (800156c <MX_TIM9_Init+0x6c>)
 800153c:	f006 fe10 	bl	8008160 <HAL_TIM_Base_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001546:	f000 fdc1 	bl	80020cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800154a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001550:	463b      	mov	r3, r7
 8001552:	4619      	mov	r1, r3
 8001554:	4805      	ldr	r0, [pc, #20]	; (800156c <MX_TIM9_Init+0x6c>)
 8001556:	f007 fb63 	bl	8008c20 <HAL_TIM_ConfigClockSource>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001560:	f000 fdb4 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000ca8 	.word	0x20000ca8
 8001570:	40014000 	.word	0x40014000

08001574 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001578:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_TIM11_Init+0x40>)
 800157a:	4a0f      	ldr	r2, [pc, #60]	; (80015b8 <MX_TIM11_Init+0x44>)
 800157c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 800157e:	4b0d      	ldr	r3, [pc, #52]	; (80015b4 <MX_TIM11_Init+0x40>)
 8001580:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001584:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_TIM11_Init+0x40>)
 8001588:	2200      	movs	r2, #0
 800158a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_TIM11_Init+0x40>)
 800158e:	22ae      	movs	r2, #174	; 0xae
 8001590:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_TIM11_Init+0x40>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_TIM11_Init+0x40>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_TIM11_Init+0x40>)
 80015a0:	f006 fdde 	bl	8008160 <HAL_TIM_Base_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80015aa:	f000 fd8f 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000b60 	.word	0x20000b60
 80015b8:	40014800 	.word	0x40014800

080015bc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_UART5_Init+0x4c>)
 80015c2:	4a12      	ldr	r2, [pc, #72]	; (800160c <MX_UART5_Init+0x50>)
 80015c4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80015c6:	4b10      	ldr	r3, [pc, #64]	; (8001608 <MX_UART5_Init+0x4c>)
 80015c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015cc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_UART5_Init+0x4c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_UART5_Init+0x4c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <MX_UART5_Init+0x4c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_UART5_Init+0x4c>)
 80015e2:	220c      	movs	r2, #12
 80015e4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <MX_UART5_Init+0x4c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_UART5_Init+0x4c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_UART5_Init+0x4c>)
 80015f4:	f007 fff2 	bl	80095dc <HAL_UART_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80015fe:	f000 fd65 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000a50 	.word	0x20000a50
 800160c:	40005000 	.word	0x40005000

08001610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
 800162a:	4b6c      	ldr	r3, [pc, #432]	; (80017dc <MX_GPIO_Init+0x1cc>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a6b      	ldr	r2, [pc, #428]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b69      	ldr	r3, [pc, #420]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	4b65      	ldr	r3, [pc, #404]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a64      	ldr	r2, [pc, #400]	; (80017dc <MX_GPIO_Init+0x1cc>)
 800164c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b62      	ldr	r3, [pc, #392]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	4b5e      	ldr	r3, [pc, #376]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a5d      	ldr	r2, [pc, #372]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b5b      	ldr	r3, [pc, #364]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	4b57      	ldr	r3, [pc, #348]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a56      	ldr	r2, [pc, #344]	; (80017dc <MX_GPIO_Init+0x1cc>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b54      	ldr	r3, [pc, #336]	; (80017dc <MX_GPIO_Init+0x1cc>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	603b      	str	r3, [r7, #0]
 800169a:	4b50      	ldr	r3, [pc, #320]	; (80017dc <MX_GPIO_Init+0x1cc>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a4f      	ldr	r2, [pc, #316]	; (80017dc <MX_GPIO_Init+0x1cc>)
 80016a0:	f043 0308 	orr.w	r3, r3, #8
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b4d      	ldr	r3, [pc, #308]	; (80017dc <MX_GPIO_Init+0x1cc>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0308 	and.w	r3, r3, #8
 80016ae:	603b      	str	r3, [r7, #0]
 80016b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2127      	movs	r1, #39	; 0x27
 80016b6:	484a      	ldr	r0, [pc, #296]	; (80017e0 <MX_GPIO_Init+0x1d0>)
 80016b8:	f002 fc70 	bl	8003f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 80016bc:	2200      	movs	r2, #0
 80016be:	2106      	movs	r1, #6
 80016c0:	4848      	ldr	r0, [pc, #288]	; (80017e4 <MX_GPIO_Init+0x1d4>)
 80016c2:	f002 fc6b 	bl	8003f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 80016c6:	2200      	movs	r2, #0
 80016c8:	f640 0101 	movw	r1, #2049	; 0x801
 80016cc:	4846      	ldr	r0, [pc, #280]	; (80017e8 <MX_GPIO_Init+0x1d8>)
 80016ce:	f002 fc65 	bl	8003f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 80016d2:	2327      	movs	r3, #39	; 0x27
 80016d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	483d      	ldr	r0, [pc, #244]	; (80017e0 <MX_GPIO_Init+0x1d0>)
 80016ea:	f002 faa3 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 80016ee:	2306      	movs	r3, #6
 80016f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f2:	2301      	movs	r3, #1
 80016f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f107 0314 	add.w	r3, r7, #20
 8001702:	4619      	mov	r1, r3
 8001704:	4837      	ldr	r0, [pc, #220]	; (80017e4 <MX_GPIO_Init+0x1d4>)
 8001706:	f002 fa95 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 800170a:	23d0      	movs	r3, #208	; 0xd0
 800170c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800170e:	4b37      	ldr	r3, [pc, #220]	; (80017ec <MX_GPIO_Init+0x1dc>)
 8001710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4830      	ldr	r0, [pc, #192]	; (80017e0 <MX_GPIO_Init+0x1d0>)
 800171e:	f002 fa89 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 8001722:	f640 0301 	movw	r3, #2049	; 0x801
 8001726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001728:	2301      	movs	r3, #1
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001730:	2300      	movs	r3, #0
 8001732:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	4619      	mov	r1, r3
 800173a:	482b      	ldr	r0, [pc, #172]	; (80017e8 <MX_GPIO_Init+0x1d8>)
 800173c:	f002 fa7a 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8001740:	f24f 0302 	movw	r3, #61442	; 0xf002
 8001744:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001746:	4b29      	ldr	r3, [pc, #164]	; (80017ec <MX_GPIO_Init+0x1dc>)
 8001748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4824      	ldr	r0, [pc, #144]	; (80017e8 <MX_GPIO_Init+0x1d8>)
 8001756:	f002 fa6d 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800175a:	2304      	movs	r3, #4
 800175c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 800176a:	230f      	movs	r3, #15
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 0314 	add.w	r3, r7, #20
 8001772:	4619      	mov	r1, r3
 8001774:	481c      	ldr	r0, [pc, #112]	; (80017e8 <MX_GPIO_Init+0x1d8>)
 8001776:	f002 fa5d 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 800177a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800177e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001784:	2301      	movs	r3, #1
 8001786:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4619      	mov	r1, r3
 800178e:	4815      	ldr	r0, [pc, #84]	; (80017e4 <MX_GPIO_Init+0x1d4>)
 8001790:	f002 fa50 	bl	8003c34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8001794:	2200      	movs	r2, #0
 8001796:	210f      	movs	r1, #15
 8001798:	2007      	movs	r0, #7
 800179a:	f002 f8dc 	bl	8003956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800179e:	2007      	movs	r0, #7
 80017a0:	f002 f8f5 	bl	800398e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 80017a4:	2200      	movs	r2, #0
 80017a6:	210f      	movs	r1, #15
 80017a8:	200a      	movs	r0, #10
 80017aa:	f002 f8d4 	bl	8003956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80017ae:	200a      	movs	r0, #10
 80017b0:	f002 f8ed 	bl	800398e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2101      	movs	r1, #1
 80017b8:	2017      	movs	r0, #23
 80017ba:	f002 f8cc 	bl	8003956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017be:	2017      	movs	r0, #23
 80017c0:	f002 f8e5 	bl	800398e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80017c4:	2200      	movs	r2, #0
 80017c6:	2101      	movs	r1, #1
 80017c8:	2028      	movs	r0, #40	; 0x28
 80017ca:	f002 f8c4 	bl	8003956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ce:	2028      	movs	r0, #40	; 0x28
 80017d0:	f002 f8dd 	bl	800398e <HAL_NVIC_EnableIRQ>

}
 80017d4:	bf00      	nop
 80017d6:	3728      	adds	r7, #40	; 0x28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020800 	.word	0x40020800
 80017e4:	40020000 	.word	0x40020000
 80017e8:	40020400 	.word	0x40020400
 80017ec:	10110000 	.word	0x10110000

080017f0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 80017fa:	88fb      	ldrh	r3, [r7, #6]
 80017fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001800:	d05c      	beq.n	80018bc <HAL_GPIO_EXTI_Callback+0xcc>
 8001802:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001806:	dc7e      	bgt.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
 8001808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800180c:	d04b      	beq.n	80018a6 <HAL_GPIO_EXTI_Callback+0xb6>
 800180e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001812:	dc78      	bgt.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
 8001814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001818:	d03a      	beq.n	8001890 <HAL_GPIO_EXTI_Callback+0xa0>
 800181a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800181e:	dc72      	bgt.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
 8001820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001824:	d060      	beq.n	80018e8 <HAL_GPIO_EXTI_Callback+0xf8>
 8001826:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800182a:	dc6c      	bgt.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
 800182c:	2b80      	cmp	r3, #128	; 0x80
 800182e:	d050      	beq.n	80018d2 <HAL_GPIO_EXTI_Callback+0xe2>
 8001830:	2b80      	cmp	r3, #128	; 0x80
 8001832:	dc68      	bgt.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
 8001834:	2b40      	cmp	r3, #64	; 0x40
 8001836:	d020      	beq.n	800187a <HAL_GPIO_EXTI_Callback+0x8a>
 8001838:	2b40      	cmp	r3, #64	; 0x40
 800183a:	dc64      	bgt.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
 800183c:	2b02      	cmp	r3, #2
 800183e:	d00d      	beq.n	800185c <HAL_GPIO_EXTI_Callback+0x6c>
 8001840:	2b10      	cmp	r3, #16
 8001842:	d160      	bne.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
		case ADF7242_IRQ1_Pin:
			INT_PACKET_SENT = 1;
 8001844:	4b32      	ldr	r3, [pc, #200]	; (8001910 <HAL_GPIO_EXTI_Callback+0x120>)
 8001846:	2201      	movs	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 800184a:	4b32      	ldr	r3, [pc, #200]	; (8001914 <HAL_GPIO_EXTI_Callback+0x124>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	3301      	adds	r3, #1
 8001850:	b29a      	uxth	r2, r3
 8001852:	4b30      	ldr	r3, [pc, #192]	; (8001914 <HAL_GPIO_EXTI_Callback+0x124>)
 8001854:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8001856:	f7ff f8a2 	bl	800099e <ADF_clear_Tx_flag>
			break;
 800185a:	e054      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>

		case ADF7242_IRQ2_Pin:
			INT_PACKET_RECEIVED = 1;
 800185c:	4b2e      	ldr	r3, [pc, #184]	; (8001918 <HAL_GPIO_EXTI_Callback+0x128>)
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8001862:	4b2e      	ldr	r3, [pc, #184]	; (800191c <HAL_GPIO_EXTI_Callback+0x12c>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	3301      	adds	r3, #1
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b2c      	ldr	r3, [pc, #176]	; (800191c <HAL_GPIO_EXTI_Callback+0x12c>)
 800186c:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 800186e:	2006      	movs	r0, #6
 8001870:	f000 fb3e 	bl	8001ef0 <delay_us>
			ADF_clear_Rx_flag();
 8001874:	f7ff f88a 	bl	800098c <ADF_clear_Rx_flag>
			break;
 8001878:	e045      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>

		case BTN_TALK_Pin:
			if(TALK_state){
 800187a:	4b29      	ldr	r3, [pc, #164]	; (8001920 <HAL_GPIO_EXTI_Callback+0x130>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d038      	beq.n	80018f4 <HAL_GPIO_EXTI_Callback+0x104>
				TALK_state = 0;
 8001882:	4b27      	ldr	r3, [pc, #156]	; (8001920 <HAL_GPIO_EXTI_Callback+0x130>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001888:	4826      	ldr	r0, [pc, #152]	; (8001924 <HAL_GPIO_EXTI_Callback+0x134>)
 800188a:	f006 fd21 	bl	80082d0 <HAL_TIM_Base_Start_IT>
			}
			break;
 800188e:	e031      	b.n	80018f4 <HAL_GPIO_EXTI_Callback+0x104>

		case BTN_UP_Pin:
			if(UP_state){
 8001890:	4b25      	ldr	r3, [pc, #148]	; (8001928 <HAL_GPIO_EXTI_Callback+0x138>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d02f      	beq.n	80018f8 <HAL_GPIO_EXTI_Callback+0x108>
				UP_state = 0;
 8001898:	4b23      	ldr	r3, [pc, #140]	; (8001928 <HAL_GPIO_EXTI_Callback+0x138>)
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800189e:	4821      	ldr	r0, [pc, #132]	; (8001924 <HAL_GPIO_EXTI_Callback+0x134>)
 80018a0:	f006 fd16 	bl	80082d0 <HAL_TIM_Base_Start_IT>
			}
			break;
 80018a4:	e028      	b.n	80018f8 <HAL_GPIO_EXTI_Callback+0x108>


		case BTN_LEFT_Pin:
			if(LEFT_state){
 80018a6:	4b21      	ldr	r3, [pc, #132]	; (800192c <HAL_GPIO_EXTI_Callback+0x13c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d026      	beq.n	80018fc <HAL_GPIO_EXTI_Callback+0x10c>
				LEFT_state = 0;
 80018ae:	4b1f      	ldr	r3, [pc, #124]	; (800192c <HAL_GPIO_EXTI_Callback+0x13c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80018b4:	481b      	ldr	r0, [pc, #108]	; (8001924 <HAL_GPIO_EXTI_Callback+0x134>)
 80018b6:	f006 fd0b 	bl	80082d0 <HAL_TIM_Base_Start_IT>
			}
			break;
 80018ba:	e01f      	b.n	80018fc <HAL_GPIO_EXTI_Callback+0x10c>

		case BTN_DOWN_Pin:
			if(DOWN_state){
 80018bc:	4b1c      	ldr	r3, [pc, #112]	; (8001930 <HAL_GPIO_EXTI_Callback+0x140>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d01d      	beq.n	8001900 <HAL_GPIO_EXTI_Callback+0x110>
				DOWN_state = 0;
 80018c4:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <HAL_GPIO_EXTI_Callback+0x140>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80018ca:	4816      	ldr	r0, [pc, #88]	; (8001924 <HAL_GPIO_EXTI_Callback+0x134>)
 80018cc:	f006 fd00 	bl	80082d0 <HAL_TIM_Base_Start_IT>
			}
			break;
 80018d0:	e016      	b.n	8001900 <HAL_GPIO_EXTI_Callback+0x110>

		case BTN_PWR_Pin:
			if(POWER_state){
 80018d2:	4b18      	ldr	r3, [pc, #96]	; (8001934 <HAL_GPIO_EXTI_Callback+0x144>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d014      	beq.n	8001904 <HAL_GPIO_EXTI_Callback+0x114>
				POWER_state = 0;
 80018da:	4b16      	ldr	r3, [pc, #88]	; (8001934 <HAL_GPIO_EXTI_Callback+0x144>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80018e0:	4810      	ldr	r0, [pc, #64]	; (8001924 <HAL_GPIO_EXTI_Callback+0x134>)
 80018e2:	f006 fcf5 	bl	80082d0 <HAL_TIM_Base_Start_IT>
			}
			break;
 80018e6:	e00d      	b.n	8001904 <HAL_GPIO_EXTI_Callback+0x114>

		case LBO_Pin:
			LED_RGB_status(15,0,0);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2100      	movs	r1, #0
 80018ec:	200f      	movs	r0, #15
 80018ee:	f000 fad1 	bl	8001e94 <LED_RGB_status>
			break;
 80018f2:	e008      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80018f4:	bf00      	nop
 80018f6:	e006      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80018f8:	bf00      	nop
 80018fa:	e004      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80018fc:	bf00      	nop
 80018fe:	e002      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001900:	bf00      	nop
 8001902:	e000      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001904:	bf00      	nop

	}
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000229 	.word	0x20000229
 8001914:	2000022e 	.word	0x2000022e
 8001918:	20000228 	.word	0x20000228
 800191c:	2000022c 	.word	0x2000022c
 8001920:	2000000c 	.word	0x2000000c
 8001924:	20000b60 	.word	0x20000b60
 8001928:	20000010 	.word	0x20000010
 800192c:	20000018 	.word	0x20000018
 8001930:	20000014 	.word	0x20000014
 8001934:	20000008 	.word	0x20000008

08001938 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001948:	d102      	bne.n	8001950 <HAL_TIM_PeriodElapsedCallback+0x18>
		// verander TIM2 zodat frequentie = +-166 Hz (elke 6 ms pakket)
		// moet aangepast kunnen worden naar +-333 Hz (elke 3 ms), +-93 Hz (elke 12 ms), +-41 ms (elke 24 ms)
		// als we snel pakketten sturen, werkt het algoritme wss minder goed en genereert deze sleutels met ZEER slechte entropie
		// hoe trager we gaan sturen, zou het hopelijk een hogere entropy moeten hebben
		send_packet = 1;
 800194a:	4b49      	ldr	r3, [pc, #292]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a47      	ldr	r2, [pc, #284]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	f040 8086 	bne.w	8001a68 <HAL_TIM_PeriodElapsedCallback+0x130>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 800195c:	2180      	movs	r1, #128	; 0x80
 800195e:	4846      	ldr	r0, [pc, #280]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001960:	f002 fb04 	bl	8003f6c <HAL_GPIO_ReadPin>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d005      	beq.n	8001976 <HAL_TIM_PeriodElapsedCallback+0x3e>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 800196a:	4b44      	ldr	r3, [pc, #272]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800196c:	2201      	movs	r2, #1
 800196e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001970:	4843      	ldr	r0, [pc, #268]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001972:	f006 fd1d 	bl	80083b0 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8001976:	2140      	movs	r1, #64	; 0x40
 8001978:	483f      	ldr	r0, [pc, #252]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800197a:	f002 faf7 	bl	8003f6c <HAL_GPIO_ReadPin>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d016      	beq.n	80019b2 <HAL_TIM_PeriodElapsedCallback+0x7a>
			// Change mode
			if (settings_mode == 'R'){
 8001984:	4b3f      	ldr	r3, [pc, #252]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b52      	cmp	r3, #82	; 0x52
 800198a:	d103      	bne.n	8001994 <HAL_TIM_PeriodElapsedCallback+0x5c>
				settings_mode = 'T';
 800198c:	4b3d      	ldr	r3, [pc, #244]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800198e:	2254      	movs	r2, #84	; 0x54
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e006      	b.n	80019a2 <HAL_TIM_PeriodElapsedCallback+0x6a>
			}
			else if (settings_mode == 'T'){
 8001994:	4b3b      	ldr	r3, [pc, #236]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b54      	cmp	r3, #84	; 0x54
 800199a:	d102      	bne.n	80019a2 <HAL_TIM_PeriodElapsedCallback+0x6a>
				settings_mode = 'R';
 800199c:	4b39      	ldr	r3, [pc, #228]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800199e:	2252      	movs	r2, #82	; 0x52
 80019a0:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 80019a2:	4b39      	ldr	r3, [pc, #228]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80019a8:	4835      	ldr	r0, [pc, #212]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80019aa:	f006 fd01 	bl	80083b0 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 80019ae:	f000 fa2b 	bl	8001e08 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 80019b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019b6:	4835      	ldr	r0, [pc, #212]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x154>)
 80019b8:	f002 fad8 	bl	8003f6c <HAL_GPIO_ReadPin>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d028      	beq.n	8001a14 <HAL_TIM_PeriodElapsedCallback+0xdc>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 80019c2:	4b30      	ldr	r3, [pc, #192]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b52      	cmp	r3, #82	; 0x52
 80019c8:	d11e      	bne.n	8001a08 <HAL_TIM_PeriodElapsedCallback+0xd0>
				if (HGM){
 80019ca:	4b31      	ldr	r3, [pc, #196]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00d      	beq.n	80019ee <HAL_TIM_PeriodElapsedCallback+0xb6>
					LED_RGB_status(15, 0, 20);
 80019d2:	2214      	movs	r2, #20
 80019d4:	2100      	movs	r1, #0
 80019d6:	200f      	movs	r0, #15
 80019d8:	f000 fa5c 	bl	8001e94 <LED_RGB_status>
					HGM =0;
 80019dc:	4b2c      	ldr	r3, [pc, #176]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80019e2:	2201      	movs	r2, #1
 80019e4:	2102      	movs	r1, #2
 80019e6:	482b      	ldr	r0, [pc, #172]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80019e8:	f002 fad8 	bl	8003f9c <HAL_GPIO_WritePin>
 80019ec:	e00c      	b.n	8001a08 <HAL_TIM_PeriodElapsedCallback+0xd0>
				}
				else{
					LED_RGB_status(0, 0, 10);
 80019ee:	220a      	movs	r2, #10
 80019f0:	2100      	movs	r1, #0
 80019f2:	2000      	movs	r0, #0
 80019f4:	f000 fa4e 	bl	8001e94 <LED_RGB_status>
					HGM =1;
 80019f8:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2102      	movs	r1, #2
 8001a02:	4824      	ldr	r0, [pc, #144]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001a04:	f002 faca 	bl	8003f9c <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 8001a08:	4b23      	ldr	r3, [pc, #140]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001a0e:	481c      	ldr	r0, [pc, #112]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001a10:	f006 fcce 	bl	80083b0 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8001a14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a18:	481c      	ldr	r0, [pc, #112]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001a1a:	f002 faa7 	bl	8003f6c <HAL_GPIO_ReadPin>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <HAL_TIM_PeriodElapsedCallback+0xf8>

			//ADD FUNCTIONALITY

			DOWN_state = 1;
 8001a24:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001a2a:	4815      	ldr	r0, [pc, #84]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001a2c:	f006 fcc0 	bl	80083b0 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8001a30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a34:	4815      	ldr	r0, [pc, #84]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001a36:	f002 fa99 	bl	8003f6c <HAL_GPIO_ReadPin>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d005      	beq.n	8001a4c <HAL_TIM_PeriodElapsedCallback+0x114>

			//ADD FUNCTIONALITY

			LEFT_state = 1;
 8001a40:	4b17      	ldr	r3, [pc, #92]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001a46:	480e      	ldr	r0, [pc, #56]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001a48:	f006 fcb2 	bl	80083b0 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8001a4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a50:	480e      	ldr	r0, [pc, #56]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001a52:	f002 fa8b 	bl	8003f6c <HAL_GPIO_ReadPin>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d005      	beq.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x130>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001a62:	4807      	ldr	r0, [pc, #28]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001a64:	f006 fca4 	bl	80083b0 <HAL_TIM_Base_Stop_IT>
		}


	}
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20000b5d 	.word	0x20000b5d
 8001a74:	40014800 	.word	0x40014800
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	20000008 	.word	0x20000008
 8001a80:	20000b60 	.word	0x20000b60
 8001a84:	20000000 	.word	0x20000000
 8001a88:	2000000c 	.word	0x2000000c
 8001a8c:	40020400 	.word	0x40020400
 8001a90:	2000022a 	.word	0x2000022a
 8001a94:	40020000 	.word	0x40020000
 8001a98:	20000010 	.word	0x20000010
 8001a9c:	20000014 	.word	0x20000014
 8001aa0:	20000018 	.word	0x20000018
 8001aa4:	2000001c 	.word	0x2000001c

08001aa8 <makeGraycode>:

void makeGraycode(void){
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
	// Setup quantisation intervals based on min and max RSSI
	uint8_t intervalWidth = (RSSI_Range[1]-RSSI_Range[0])/((sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0])));
 8001aae:	4b61      	ldr	r3, [pc, #388]	; (8001c34 <makeGraycode+0x18c>)
 8001ab0:	785b      	ldrb	r3, [r3, #1]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	4b5f      	ldr	r3, [pc, #380]	; (8001c34 <makeGraycode+0x18c>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b5e      	ldr	r3, [pc, #376]	; (8001c38 <makeGraycode+0x190>)
 8001abe:	fba3 1302 	umull	r1, r3, r3, r2
 8001ac2:	1ad2      	subs	r2, r2, r3
 8001ac4:	0852      	lsrs	r2, r2, #1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	089b      	lsrs	r3, r3, #2
 8001aca:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	e011      	b.n	8001af6 <makeGraycode+0x4e>
		quantisation_intervals[i] = RSSI_Range[0] + i*intervalWidth;
 8001ad2:	4b58      	ldr	r3, [pc, #352]	; (8001c34 <makeGraycode+0x18c>)
 8001ad4:	781a      	ldrb	r2, [r3, #0]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	78f9      	ldrb	r1, [r7, #3]
 8001adc:	fb11 f303 	smulbb	r3, r1, r3
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	b2d9      	uxtb	r1, r3
 8001ae6:	4a55      	ldr	r2, [pc, #340]	; (8001c3c <makeGraycode+0x194>)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	460a      	mov	r2, r1
 8001aee:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3301      	adds	r3, #1
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2b06      	cmp	r3, #6
 8001afa:	d9ea      	bls.n	8001ad2 <makeGraycode+0x2a>
	}

	// Set up Gray code
	uint8_t a = 15;
 8001afc:	230f      	movs	r3, #15
 8001afe:	72fb      	strb	r3, [r7, #11]

	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001b00:	2300      	movs	r3, #0
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	e08a      	b.n	8001c1c <makeGraycode+0x174>
		if(RSSI_Measured[i] >= quantisation_intervals[4]){
 8001b06:	4a4e      	ldr	r2, [pc, #312]	; (8001c40 <makeGraycode+0x198>)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	781a      	ldrb	r2, [r3, #0]
 8001b0e:	4b4b      	ldr	r3, [pc, #300]	; (8001c3c <makeGraycode+0x194>)
 8001b10:	791b      	ldrb	r3, [r3, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d305      	bcc.n	8001b22 <makeGraycode+0x7a>
			d1_line[i]=0x01;
 8001b16:	4a4b      	ldr	r2, [pc, #300]	; (8001c44 <makeGraycode+0x19c>)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
 8001b20:	e004      	b.n	8001b2c <makeGraycode+0x84>
		}
		else{
			d1_line[i]=0x00;
 8001b22:	4a48      	ldr	r2, [pc, #288]	; (8001c44 <makeGraycode+0x19c>)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4413      	add	r3, r2
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
		}

		if(RSSI_Measured[i] >= quantisation_intervals[2] && RSSI_Measured[i] < quantisation_intervals[6]){
 8001b2c:	4a44      	ldr	r2, [pc, #272]	; (8001c40 <makeGraycode+0x198>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	781a      	ldrb	r2, [r3, #0]
 8001b34:	4b41      	ldr	r3, [pc, #260]	; (8001c3c <makeGraycode+0x194>)
 8001b36:	789b      	ldrb	r3, [r3, #2]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d30d      	bcc.n	8001b58 <makeGraycode+0xb0>
 8001b3c:	4a40      	ldr	r2, [pc, #256]	; (8001c40 <makeGraycode+0x198>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	781a      	ldrb	r2, [r3, #0]
 8001b44:	4b3d      	ldr	r3, [pc, #244]	; (8001c3c <makeGraycode+0x194>)
 8001b46:	799b      	ldrb	r3, [r3, #6]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d205      	bcs.n	8001b58 <makeGraycode+0xb0>
			d0_line[i]=0x01;
 8001b4c:	4a3e      	ldr	r2, [pc, #248]	; (8001c48 <makeGraycode+0x1a0>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	2201      	movs	r2, #1
 8001b54:	701a      	strb	r2, [r3, #0]
 8001b56:	e004      	b.n	8001b62 <makeGraycode+0xba>
		}
		else{
			d0_line[i]=0x00;
 8001b58:	4a3b      	ldr	r2, [pc, #236]	; (8001c48 <makeGraycode+0x1a0>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	2200      	movs	r2, #0
 8001b60:	701a      	strb	r2, [r3, #0]
		}


		if(settings_mode == 'T'){
 8001b62:	4b3a      	ldr	r3, [pc, #232]	; (8001c4c <makeGraycode+0x1a4>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b54      	cmp	r3, #84	; 0x54
 8001b68:	d155      	bne.n	8001c16 <makeGraycode+0x16e>
			// Fix that we use 8-bit datatypes ~ uint8_t e_line[16] but we are using 128 samples
			if(i > 0 && i%8 == 0){
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	dd07      	ble.n	8001b80 <makeGraycode+0xd8>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <makeGraycode+0xd8>
				a -= 1;
 8001b7a:	7afb      	ldrb	r3, [r7, #11]
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	72fb      	strb	r3, [r7, #11]
			}

			if(RSSI_Measured[i] < quantisation_intervals[1] || ((RSSI_Measured[i] >= quantisation_intervals[3]) && (RSSI_Measured[i] < quantisation_intervals[5])) || RSSI_Measured[i] >= quantisation_intervals[7]){
 8001b80:	4a2f      	ldr	r2, [pc, #188]	; (8001c40 <makeGraycode+0x198>)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	781a      	ldrb	r2, [r3, #0]
 8001b88:	4b2c      	ldr	r3, [pc, #176]	; (8001c3c <makeGraycode+0x194>)
 8001b8a:	785b      	ldrb	r3, [r3, #1]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d317      	bcc.n	8001bc0 <makeGraycode+0x118>
 8001b90:	4a2b      	ldr	r2, [pc, #172]	; (8001c40 <makeGraycode+0x198>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	781a      	ldrb	r2, [r3, #0]
 8001b98:	4b28      	ldr	r3, [pc, #160]	; (8001c3c <makeGraycode+0x194>)
 8001b9a:	78db      	ldrb	r3, [r3, #3]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d307      	bcc.n	8001bb0 <makeGraycode+0x108>
 8001ba0:	4a27      	ldr	r2, [pc, #156]	; (8001c40 <makeGraycode+0x198>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	4b24      	ldr	r3, [pc, #144]	; (8001c3c <makeGraycode+0x194>)
 8001baa:	795b      	ldrb	r3, [r3, #5]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d307      	bcc.n	8001bc0 <makeGraycode+0x118>
 8001bb0:	4a23      	ldr	r2, [pc, #140]	; (8001c40 <makeGraycode+0x198>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	781a      	ldrb	r2, [r3, #0]
 8001bb8:	4b20      	ldr	r3, [pc, #128]	; (8001c3c <makeGraycode+0x194>)
 8001bba:	79db      	ldrb	r3, [r3, #7]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d316      	bcc.n	8001bee <makeGraycode+0x146>
				e_line[a] &= ~(1UL << (i%8)); //clearing bit
 8001bc0:	7afb      	ldrb	r3, [r7, #11]
 8001bc2:	4a23      	ldr	r2, [pc, #140]	; (8001c50 <makeGraycode+0x1a8>)
 8001bc4:	5cd1      	ldrb	r1, [r2, r3]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	425a      	negs	r2, r3
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	f002 0207 	and.w	r2, r2, #7
 8001bd2:	bf58      	it	pl
 8001bd4:	4253      	negpl	r3, r2
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	43db      	mvns	r3, r3
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	7afb      	ldrb	r3, [r7, #11]
 8001be4:	400a      	ands	r2, r1
 8001be6:	b2d1      	uxtb	r1, r2
 8001be8:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <makeGraycode+0x1a8>)
 8001bea:	54d1      	strb	r1, [r2, r3]
 8001bec:	e013      	b.n	8001c16 <makeGraycode+0x16e>
			}
			else{
				e_line[a] |= (1UL << (i%8)); //setting bit
 8001bee:	7afb      	ldrb	r3, [r7, #11]
 8001bf0:	4a17      	ldr	r2, [pc, #92]	; (8001c50 <makeGraycode+0x1a8>)
 8001bf2:	5cd1      	ldrb	r1, [r2, r3]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	425a      	negs	r2, r3
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	f002 0207 	and.w	r2, r2, #7
 8001c00:	bf58      	it	pl
 8001c02:	4253      	negpl	r3, r2
 8001c04:	2201      	movs	r2, #1
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	7afb      	ldrb	r3, [r7, #11]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	b2d1      	uxtb	r1, r2
 8001c12:	4a0f      	ldr	r2, [pc, #60]	; (8001c50 <makeGraycode+0x1a8>)
 8001c14:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8001c20:	f67f af71 	bls.w	8001b06 <makeGraycode+0x5e>
			}
		}
	}
}
 8001c24:	bf00      	nop
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	20000e68 	.word	0x20000e68
 8001c38:	24924925 	.word	0x24924925
 8001c3c:	20000cf0 	.word	0x20000cf0
 8001c40:	20000d9c 	.word	0x20000d9c
 8001c44:	20000adc 	.word	0x20000adc
 8001c48:	20000bbc 	.word	0x20000bbc
 8001c4c:	20000000 	.word	0x20000000
 8001c50:	200009a0 	.word	0x200009a0

08001c54 <generateKeyGraycode>:

void generateKeyGraycode(void){
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
	uint8_t a = 7;
 8001c5a:	2307      	movs	r3, #7
 8001c5c:	71fb      	strb	r3, [r7, #7]
	uint8_t b = 3;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	71bb      	strb	r3, [r7, #6]
	for(int i=0; i<128; i++){
 8001c62:	2300      	movs	r3, #0
 8001c64:	603b      	str	r3, [r7, #0]
 8001c66:	e089      	b.n	8001d7c <generateKeyGraycode+0x128>
		if(i > 0 && i%8 == 0){
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	dd07      	ble.n	8001c7e <generateKeyGraycode+0x2a>
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <generateKeyGraycode+0x2a>
			a -=1;
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	71fb      	strb	r3, [r7, #7]
		}
		if(i > 0 && i%32 == 0){
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	dd07      	ble.n	8001c94 <generateKeyGraycode+0x40>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	f003 031f 	and.w	r3, r3, #31
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d102      	bne.n	8001c94 <generateKeyGraycode+0x40>
			b -=1;
 8001c8e:	79bb      	ldrb	r3, [r7, #6]
 8001c90:	3b01      	subs	r3, #1
 8001c92:	71bb      	strb	r3, [r7, #6]
		}

		/* sleutel is wel "omgekeerd" (~LSB-first?) maar maakt niet zoveel uit, kunnen we in excel desnoods ez omdraaien. Het belangrijkste is de sleutelentropy*/
		if((e_line[a] >> (i%8)) & 1){
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	4a3f      	ldr	r2, [pc, #252]	; (8001d94 <generateKeyGraycode+0x140>)
 8001c98:	5cd3      	ldrb	r3, [r2, r3]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	425a      	negs	r2, r3
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	f002 0207 	and.w	r2, r2, #7
 8001ca8:	bf58      	it	pl
 8001caa:	4253      	negpl	r3, r2
 8001cac:	fa41 f303 	asr.w	r3, r1, r3
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d02f      	beq.n	8001d18 <generateKeyGraycode+0xc4>
			if(d1_line[i] == 0x01){
 8001cb8:	4a37      	ldr	r2, [pc, #220]	; (8001d98 <generateKeyGraycode+0x144>)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d113      	bne.n	8001cec <generateKeyGraycode+0x98>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001cc4:	79bb      	ldrb	r3, [r7, #6]
 8001cc6:	4a35      	ldr	r2, [pc, #212]	; (8001d9c <generateKeyGraycode+0x148>)
 8001cc8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	425a      	negs	r2, r3
 8001cd0:	f003 031f 	and.w	r3, r3, #31
 8001cd4:	f002 021f 	and.w	r2, r2, #31
 8001cd8:	bf58      	it	pl
 8001cda:	4253      	negpl	r3, r2
 8001cdc:	2201      	movs	r2, #1
 8001cde:	409a      	lsls	r2, r3
 8001ce0:	79bb      	ldrb	r3, [r7, #6]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	492d      	ldr	r1, [pc, #180]	; (8001d9c <generateKeyGraycode+0x148>)
 8001ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001cea:	e044      	b.n	8001d76 <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001cec:	79bb      	ldrb	r3, [r7, #6]
 8001cee:	4a2b      	ldr	r2, [pc, #172]	; (8001d9c <generateKeyGraycode+0x148>)
 8001cf0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	425a      	negs	r2, r3
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	f002 021f 	and.w	r2, r2, #31
 8001d00:	bf58      	it	pl
 8001d02:	4253      	negpl	r3, r2
 8001d04:	2201      	movs	r2, #1
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43da      	mvns	r2, r3
 8001d0c:	79bb      	ldrb	r3, [r7, #6]
 8001d0e:	400a      	ands	r2, r1
 8001d10:	4922      	ldr	r1, [pc, #136]	; (8001d9c <generateKeyGraycode+0x148>)
 8001d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001d16:	e02e      	b.n	8001d76 <generateKeyGraycode+0x122>
			}
		}
		else{
			if(d0_line[i] == 0x01){
 8001d18:	4a21      	ldr	r2, [pc, #132]	; (8001da0 <generateKeyGraycode+0x14c>)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d113      	bne.n	8001d4c <generateKeyGraycode+0xf8>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001d24:	79bb      	ldrb	r3, [r7, #6]
 8001d26:	4a1d      	ldr	r2, [pc, #116]	; (8001d9c <generateKeyGraycode+0x148>)
 8001d28:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	425a      	negs	r2, r3
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	f002 021f 	and.w	r2, r2, #31
 8001d38:	bf58      	it	pl
 8001d3a:	4253      	negpl	r3, r2
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	409a      	lsls	r2, r3
 8001d40:	79bb      	ldrb	r3, [r7, #6]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	4915      	ldr	r1, [pc, #84]	; (8001d9c <generateKeyGraycode+0x148>)
 8001d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001d4a:	e014      	b.n	8001d76 <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001d4c:	79bb      	ldrb	r3, [r7, #6]
 8001d4e:	4a13      	ldr	r2, [pc, #76]	; (8001d9c <generateKeyGraycode+0x148>)
 8001d50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	425a      	negs	r2, r3
 8001d58:	f003 031f 	and.w	r3, r3, #31
 8001d5c:	f002 021f 	and.w	r2, r2, #31
 8001d60:	bf58      	it	pl
 8001d62:	4253      	negpl	r3, r2
 8001d64:	2201      	movs	r2, #1
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43da      	mvns	r2, r3
 8001d6c:	79bb      	ldrb	r3, [r7, #6]
 8001d6e:	400a      	ands	r2, r1
 8001d70:	490a      	ldr	r1, [pc, #40]	; (8001d9c <generateKeyGraycode+0x148>)
 8001d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0; i<128; i++){
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	2b7f      	cmp	r3, #127	; 0x7f
 8001d80:	f77f af72 	ble.w	8001c68 <generateKeyGraycode+0x14>
			}
		}
	}
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	200009a0 	.word	0x200009a0
 8001d98:	20000adc 	.word	0x20000adc
 8001d9c:	20000a40 	.word	0x20000a40
 8001da0:	20000bbc 	.word	0x20000bbc

08001da4 <startup>:


void startup(void){
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8001da8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001dac:	f003 ff06 	bl	8005bbc <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001db0:	4b12      	ldr	r3, [pc, #72]	; (8001dfc <startup+0x58>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a11      	ldr	r2, [pc, #68]	; (8001dfc <startup+0x58>)
 8001db6:	f043 0304 	orr.w	r3, r3, #4
 8001dba:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <startup+0x58>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a0e      	ldr	r2, [pc, #56]	; (8001dfc <startup+0x58>)
 8001dc2:	f043 0308 	orr.w	r3, r3, #8
 8001dc6:	6013      	str	r3, [r2, #0]

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8001dc8:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <startup+0x5c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fbd3 	bl	8000578 <ADF_Init>

	// Shutdown Class D audio amplifier
	HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	480b      	ldr	r0, [pc, #44]	; (8001e04 <startup+0x60>)
 8001dd8:	f002 f8e0 	bl	8003f9c <HAL_GPIO_WritePin>
	// Shutdown microphone preamplifier
	HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2102      	movs	r1, #2
 8001de0:	4808      	ldr	r0, [pc, #32]	; (8001e04 <startup+0x60>)
 8001de2:	f002 f8db 	bl	8003f9c <HAL_GPIO_WritePin>

	HAL_Delay(500);
 8001de6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001dea:	f001 f8eb 	bl	8002fc4 <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 8001dee:	f7fe fd23 	bl	8000838 <ADF_set_turnaround_Tx_Rx>

	// Setup for MCU
	setup();
 8001df2:	f000 f809 	bl	8001e08 <setup>
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40007000 	.word	0x40007000
 8001e00:	20000004 	.word	0x20000004
 8001e04:	40020800 	.word	0x40020800

08001e08 <setup>:

void setup(){
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	switch(settings_mode){
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <setup+0x74>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b52      	cmp	r3, #82	; 0x52
 8001e12:	d016      	beq.n	8001e42 <setup+0x3a>
 8001e14:	2b54      	cmp	r3, #84	; 0x54
 8001e16:	d12f      	bne.n	8001e78 <setup+0x70>
		case 'T':
			LED_RGB_status(0, 10, 0);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	210a      	movs	r1, #10
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f000 f839 	bl	8001e94 <LED_RGB_status>
			ssh1106_SetCursor(10, 30);
 8001e22:	211e      	movs	r1, #30
 8001e24:	200a      	movs	r0, #10
 8001e26:	f000 fb55 	bl	80024d4 <ssh1106_SetCursor>
			ssh1106_WriteString ("Transmitting", Font_7x10, White);
 8001e2a:	4a15      	ldr	r2, [pc, #84]	; (8001e80 <setup+0x78>)
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	ca06      	ldmia	r2, {r1, r2}
 8001e30:	4814      	ldr	r0, [pc, #80]	; (8001e84 <setup+0x7c>)
 8001e32:	f000 fb29 	bl	8002488 <ssh1106_WriteString>
			ssh1106_UpdateScreen();
 8001e36:	f000 fa17 	bl	8002268 <ssh1106_UpdateScreen>

			// Stop the DAC interface and timer2 (8 kHz)
			//HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);

			/* Start transmit timer */
			HAL_TIM_Base_Start_IT(&htim2);
 8001e3a:	4813      	ldr	r0, [pc, #76]	; (8001e88 <setup+0x80>)
 8001e3c:	f006 fa48 	bl	80082d0 <HAL_TIM_Base_Start_IT>
			//HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
			//HAL_ADC_Start_IT(&hadc1);

			//HAL_TIM_Base_Start_IT(&htim9);

			break;
 8001e40:	e01a      	b.n	8001e78 <setup+0x70>

		case 'R':
			LED_RGB_status(0, 0, 10);
 8001e42:	220a      	movs	r2, #10
 8001e44:	2100      	movs	r1, #0
 8001e46:	2000      	movs	r0, #0
 8001e48:	f000 f824 	bl	8001e94 <LED_RGB_status>

			// Stop timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	480f      	ldr	r0, [pc, #60]	; (8001e8c <setup+0x84>)
 8001e50:	f006 fb36 	bl	80084c0 <HAL_TIM_OC_Stop>
			//HAL_ADC_Stop_IT(&hadc1);
			ssh1106_SetCursor(10, 30);
 8001e54:	211e      	movs	r1, #30
 8001e56:	200a      	movs	r0, #10
 8001e58:	f000 fb3c 	bl	80024d4 <ssh1106_SetCursor>
			ssh1106_WriteString ("Receiving", Font_7x10, White);
 8001e5c:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <setup+0x78>)
 8001e5e:	2301      	movs	r3, #1
 8001e60:	ca06      	ldmia	r2, {r1, r2}
 8001e62:	480b      	ldr	r0, [pc, #44]	; (8001e90 <setup+0x88>)
 8001e64:	f000 fb10 	bl	8002488 <ssh1106_WriteString>
			ssh1106_UpdateScreen();
 8001e68:	f000 f9fe 	bl	8002268 <ssh1106_UpdateScreen>

			/* Start transmit timer */
			HAL_TIM_Base_Stop_IT(&htim2);
 8001e6c:	4806      	ldr	r0, [pc, #24]	; (8001e88 <setup+0x80>)
 8001e6e:	f006 fa9f 	bl	80083b0 <HAL_TIM_Base_Stop_IT>

			// Start the DAC interface and timer2 (8 kHz)
			//HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
			//HAL_TIM_Base_Start_IT(&htim2);

			ADF_set_Rx_mode();
 8001e72:	f7fe fd45 	bl	8000900 <ADF_set_Rx_mode>
			break;
 8001e76:	bf00      	nop
	}

}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000000 	.word	0x20000000
 8001e80:	20000020 	.word	0x20000020
 8001e84:	0800dde8 	.word	0x0800dde8
 8001e88:	20000d50 	.word	0x20000d50
 8001e8c:	200009b0 	.word	0x200009b0
 8001e90:	0800ddf8 	.word	0x0800ddf8

08001e94 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	80fb      	strh	r3, [r7, #6]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	80bb      	strh	r3, [r7, #4]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	2b14      	cmp	r3, #20
 8001eaa:	d901      	bls.n	8001eb0 <LED_RGB_status+0x1c>
		red = 20;
 8001eac:	2314      	movs	r3, #20
 8001eae:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8001eb0:	88bb      	ldrh	r3, [r7, #4]
 8001eb2:	2b1e      	cmp	r3, #30
 8001eb4:	d901      	bls.n	8001eba <LED_RGB_status+0x26>
		green = 30;
 8001eb6:	231e      	movs	r3, #30
 8001eb8:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8001eba:	887b      	ldrh	r3, [r7, #2]
 8001ebc:	2b23      	cmp	r3, #35	; 0x23
 8001ebe:	d901      	bls.n	8001ec4 <LED_RGB_status+0x30>
		blue = 35;
 8001ec0:	2323      	movs	r3, #35	; 0x23
 8001ec2:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <LED_RGB_status+0x54>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	88fa      	ldrh	r2, [r7, #6]
 8001eca:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8001ecc:	4b07      	ldr	r3, [pc, #28]	; (8001eec <LED_RGB_status+0x58>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	88ba      	ldrh	r2, [r7, #4]
 8001ed2:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <LED_RGB_status+0x58>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	887a      	ldrh	r2, [r7, #2]
 8001eda:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	20000c60 	.word	0x20000c60
 8001eec:	200009f8 	.word	0x200009f8

08001ef0 <delay_us>:

void delay_us (uint16_t us){
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <delay_us+0x30>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2200      	movs	r2, #0
 8001f00:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8001f02:	bf00      	nop
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <delay_us+0x30>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d3f9      	bcc.n	8001f04 <delay_us+0x14>
}
 8001f10:	bf00      	nop
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000e20 	.word	0x20000e20

08001f24 <SendDummyByte>:

void SendDummyByte(uint8_t pkt_type){
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
	uint8_t packet_length = 4; // Packet length (1byte), Packet type (1byte), dummy byte [0xAB] (1byte), RSSI byte (1byte)
 8001f2e:	2304      	movs	r3, #4
 8001f30:	73fb      	strb	r3, [r7, #15]

	uint8_t header[] = {0x10, packet_length, pkt_type, dummy_byte = 0xAB};
 8001f32:	2310      	movs	r3, #16
 8001f34:	723b      	strb	r3, [r7, #8]
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	727b      	strb	r3, [r7, #9]
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	72bb      	strb	r3, [r7, #10]
 8001f3e:	4b14      	ldr	r3, [pc, #80]	; (8001f90 <SendDummyByte+0x6c>)
 8001f40:	22ab      	movs	r2, #171	; 0xab
 8001f42:	701a      	strb	r2, [r3, #0]
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <SendDummyByte+0x6c>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	72fb      	strb	r3, [r7, #11]

	// Write packet to RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	2104      	movs	r1, #4
 8001f4e:	4811      	ldr	r0, [pc, #68]	; (8001f94 <SendDummyByte+0x70>)
 8001f50:	f002 f824 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, sizeof(header)/sizeof(header[0]));
 8001f54:	f107 0308 	add.w	r3, r7, #8
 8001f58:	2204      	movs	r2, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	480e      	ldr	r0, [pc, #56]	; (8001f98 <SendDummyByte+0x74>)
 8001f5e:	f005 fa73 	bl	8007448 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001f62:	2201      	movs	r2, #1
 8001f64:	2104      	movs	r1, #4
 8001f66:	480b      	ldr	r0, [pc, #44]	; (8001f94 <SendDummyByte+0x70>)
 8001f68:	f002 f818 	bl	8003f9c <HAL_GPIO_WritePin>

	// Set RC to TX
	ADF_set_Tx_mode();
 8001f6c:	f7fe fcaa 	bl	80008c4 <ADF_set_Tx_mode>

	ssh1106_SetCursor(10, 50);
 8001f70:	2132      	movs	r1, #50	; 0x32
 8001f72:	200a      	movs	r0, #10
 8001f74:	f000 faae 	bl	80024d4 <ssh1106_SetCursor>
	ssh1106_WriteString ("Dummy Verstuurd", Font_7x10, White);
 8001f78:	4a08      	ldr	r2, [pc, #32]	; (8001f9c <SendDummyByte+0x78>)
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	ca06      	ldmia	r2, {r1, r2}
 8001f7e:	4808      	ldr	r0, [pc, #32]	; (8001fa0 <SendDummyByte+0x7c>)
 8001f80:	f000 fa82 	bl	8002488 <ssh1106_WriteString>
	ssh1106_UpdateScreen();
 8001f84:	f000 f970 	bl	8002268 <ssh1106_UpdateScreen>
}
 8001f88:	bf00      	nop
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200008c8 	.word	0x200008c8
 8001f94:	40020000 	.word	0x40020000
 8001f98:	20000870 	.word	0x20000870
 8001f9c:	20000020 	.word	0x20000020
 8001fa0:	0800de04 	.word	0x0800de04

08001fa4 <Send_e_line>:

void Send_e_line(void){
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
	uint8_t packet_length = 3 + 16; // Packet length, Packet type, E_L_I_N_E (16 bytes), RSSI byte
 8001faa:	2313      	movs	r3, #19
 8001fac:	72fb      	strb	r3, [r7, #11]

	uint8_t header[] = {0x10, packet_length, 0xEF}; /*SPI_PKT_WR-command, TOTALPACKETLENGTH, packettype, packet length(= 0x10 = 16 byte)*/
 8001fae:	2310      	movs	r3, #16
 8001fb0:	723b      	strb	r3, [r7, #8]
 8001fb2:	7afb      	ldrb	r3, [r7, #11]
 8001fb4:	727b      	strb	r3, [r7, #9]
 8001fb6:	23ef      	movs	r3, #239	; 0xef
 8001fb8:	72bb      	strb	r3, [r7, #10]

	// Write packet to RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2104      	movs	r1, #4
 8001fbe:	4814      	ldr	r0, [pc, #80]	; (8002010 <Send_e_line+0x6c>)
 8001fc0:	f001 ffec 	bl	8003f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, sizeof(header)/sizeof(header[0]));
 8001fc4:	f107 0308 	add.w	r3, r7, #8
 8001fc8:	2203      	movs	r2, #3
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4811      	ldr	r0, [pc, #68]	; (8002014 <Send_e_line+0x70>)
 8001fce:	f005 fa3b 	bl	8007448 <HAL_SPI_Transmit_IT>
	// Write e-line bytes
	uint8_t sample[1];
	for (int i = 0; i<sizeof(e_line)/sizeof(e_line[0]); i++){
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	e00d      	b.n	8001ff4 <Send_e_line+0x50>
		sample[0]=e_line[i];
 8001fd8:	4a0f      	ldr	r2, [pc, #60]	; (8002018 <Send_e_line+0x74>)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	4413      	add	r3, r2
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	713b      	strb	r3, [r7, #4]
		HAL_SPI_Transmit_IT(&hspi2, sample, 1);
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	480a      	ldr	r0, [pc, #40]	; (8002014 <Send_e_line+0x70>)
 8001fea:	f005 fa2d 	bl	8007448 <HAL_SPI_Transmit_IT>
	for (int i = 0; i<sizeof(e_line)/sizeof(e_line[0]); i++){
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2b0f      	cmp	r3, #15
 8001ff8:	d9ee      	bls.n	8001fd8 <Send_e_line+0x34>
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	2104      	movs	r1, #4
 8001ffe:	4804      	ldr	r0, [pc, #16]	; (8002010 <Send_e_line+0x6c>)
 8002000:	f001 ffcc 	bl	8003f9c <HAL_GPIO_WritePin>

	// Set RC to TX
	ADF_set_Tx_mode();
 8002004:	f7fe fc5e 	bl	80008c4 <ADF_set_Tx_mode>
}
 8002008:	bf00      	nop
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40020000 	.word	0x40020000
 8002014:	20000870 	.word	0x20000870
 8002018:	200009a0 	.word	0x200009a0

0800201c <ReadPacket>:



uint8_t ReadPacket(void){
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
	/* SPI_PKT_RD-command, SPI_NOP (use for dummy writes)*/
	uint8_t bytes[] = {0x30, 0xff};
 8002022:	f64f 7330 	movw	r3, #65328	; 0xff30
 8002026:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002028:	2200      	movs	r2, #0
 800202a:	2104      	movs	r1, #4
 800202c:	4820      	ldr	r0, [pc, #128]	; (80020b0 <ReadPacket+0x94>)
 800202e:	f001 ffb5 	bl	8003f9c <HAL_GPIO_WritePin>

	// Send commands to ADF7242 that we want to read received packet
	HAL_SPI_Transmit_IT(&hspi2, bytes, 2);
 8002032:	1d3b      	adds	r3, r7, #4
 8002034:	2202      	movs	r2, #2
 8002036:	4619      	mov	r1, r3
 8002038:	481e      	ldr	r0, [pc, #120]	; (80020b4 <ReadPacket+0x98>)
 800203a:	f005 fa05 	bl	8007448 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi2, &Pkt_length, 1);
 800203e:	2201      	movs	r2, #1
 8002040:	491d      	ldr	r1, [pc, #116]	; (80020b8 <ReadPacket+0x9c>)
 8002042:	481c      	ldr	r0, [pc, #112]	; (80020b4 <ReadPacket+0x98>)
 8002044:	f005 fa8a 	bl	800755c <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi2, &Pkt_type, 1);
 8002048:	2201      	movs	r2, #1
 800204a:	491c      	ldr	r1, [pc, #112]	; (80020bc <ReadPacket+0xa0>)
 800204c:	4819      	ldr	r0, [pc, #100]	; (80020b4 <ReadPacket+0x98>)
 800204e:	f005 fa85 	bl	800755c <HAL_SPI_Receive_IT>


	if(Pkt_type == 0xEF){
 8002052:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <ReadPacket+0xa0>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2bef      	cmp	r3, #239	; 0xef
 8002058:	d10a      	bne.n	8002070 <ReadPacket+0x54>
		// e-line from TX
		HAL_SPI_Receive_IT(&hspi2, e_line, 16);
 800205a:	2210      	movs	r2, #16
 800205c:	4918      	ldr	r1, [pc, #96]	; (80020c0 <ReadPacket+0xa4>)
 800205e:	4815      	ldr	r0, [pc, #84]	; (80020b4 <ReadPacket+0x98>)
 8002060:	f005 fa7c 	bl	800755c <HAL_SPI_Receive_IT>
		HAL_SPI_Receive_IT(&hspi2, &RSSI, 1);
 8002064:	2201      	movs	r2, #1
 8002066:	4917      	ldr	r1, [pc, #92]	; (80020c4 <ReadPacket+0xa8>)
 8002068:	4812      	ldr	r0, [pc, #72]	; (80020b4 <ReadPacket+0x98>)
 800206a:	f005 fa77 	bl	800755c <HAL_SPI_Receive_IT>
 800206e:	e00d      	b.n	800208c <ReadPacket+0x70>
	}
	else if(Pkt_type == 0xDF){
 8002070:	4b12      	ldr	r3, [pc, #72]	; (80020bc <ReadPacket+0xa0>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2bdf      	cmp	r3, #223	; 0xdf
 8002076:	d109      	bne.n	800208c <ReadPacket+0x70>
		// dummy packet from RX
		HAL_SPI_Receive_IT(&hspi2, &dummy_byte, 1);
 8002078:	2201      	movs	r2, #1
 800207a:	4913      	ldr	r1, [pc, #76]	; (80020c8 <ReadPacket+0xac>)
 800207c:	480d      	ldr	r0, [pc, #52]	; (80020b4 <ReadPacket+0x98>)
 800207e:	f005 fa6d 	bl	800755c <HAL_SPI_Receive_IT>
		HAL_SPI_Receive_IT(&hspi2, &RSSI, 1);
 8002082:	2201      	movs	r2, #1
 8002084:	490f      	ldr	r1, [pc, #60]	; (80020c4 <ReadPacket+0xa8>)
 8002086:	480b      	ldr	r0, [pc, #44]	; (80020b4 <ReadPacket+0x98>)
 8002088:	f005 fa68 	bl	800755c <HAL_SPI_Receive_IT>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800208c:	2201      	movs	r2, #1
 800208e:	2104      	movs	r1, #4
 8002090:	4807      	ldr	r0, [pc, #28]	; (80020b0 <ReadPacket+0x94>)
 8002092:	f001 ff83 	bl	8003f9c <HAL_GPIO_WritePin>
	while (ADF_SPI_READY() == 0);
 8002096:	bf00      	nop
 8002098:	f7fe fc50 	bl	800093c <ADF_SPI_READY>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0fa      	beq.n	8002098 <ReadPacket+0x7c>


	//opmerking: misschien een veiligheid inbouwen mocht je terug vaak random pakketten krijgen?
	return RSSI; //RSSI vaak tussen 150 en 250
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <ReadPacket+0xa8>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40020000 	.word	0x40020000
 80020b4:	20000870 	.word	0x20000870
 80020b8:	20000e1c 	.word	0x20000e1c
 80020bc:	20000cf7 	.word	0x20000cf7
 80020c0:	200009a0 	.word	0x200009a0
 80020c4:	20000b5c 	.word	0x20000b5c
 80020c8:	200008c8 	.word	0x200008c8

080020cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020d0:	bf00      	nop
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af04      	add	r7, sp, #16
 80020ee:	4603      	mov	r3, r0
 80020f0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80020f2:	f04f 33ff 	mov.w	r3, #4294967295
 80020f6:	9302      	str	r3, [sp, #8]
 80020f8:	2301      	movs	r3, #1
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	1dfb      	adds	r3, r7, #7
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2301      	movs	r3, #1
 8002102:	2200      	movs	r2, #0
 8002104:	2178      	movs	r1, #120	; 0x78
 8002106:	4803      	ldr	r0, [pc, #12]	; (8002114 <ssh1106_WriteCommand+0x2c>)
 8002108:	f002 f8be 	bl	8004288 <HAL_I2C_Mem_Write>
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	2000094c 	.word	0x2000094c

08002118 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af04      	add	r7, sp, #16
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	b29b      	uxth	r3, r3
 8002126:	f04f 32ff 	mov.w	r2, #4294967295
 800212a:	9202      	str	r2, [sp, #8]
 800212c:	9301      	str	r3, [sp, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2301      	movs	r3, #1
 8002134:	2240      	movs	r2, #64	; 0x40
 8002136:	2178      	movs	r1, #120	; 0x78
 8002138:	4803      	ldr	r0, [pc, #12]	; (8002148 <ssh1106_WriteData+0x30>)
 800213a:	f002 f8a5 	bl	8004288 <HAL_I2C_Mem_Write>
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	2000094c 	.word	0x2000094c

0800214c <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 8002150:	f7ff ffc3 	bl	80020da <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002154:	2064      	movs	r0, #100	; 0x64
 8002156:	f000 ff35 	bl	8002fc4 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 800215a:	2000      	movs	r0, #0
 800215c:	f000 f9e6 	bl	800252c <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 8002160:	2020      	movs	r0, #32
 8002162:	f7ff ffc1 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002166:	2000      	movs	r0, #0
 8002168:	f7ff ffbe 	bl	80020e8 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800216c:	20b0      	movs	r0, #176	; 0xb0
 800216e:	f7ff ffbb 	bl	80020e8 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002172:	20c8      	movs	r0, #200	; 0xc8
 8002174:	f7ff ffb8 	bl	80020e8 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 8002178:	2000      	movs	r0, #0
 800217a:	f7ff ffb5 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 800217e:	2010      	movs	r0, #16
 8002180:	f7ff ffb2 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 8002184:	2040      	movs	r0, #64	; 0x40
 8002186:	f7ff ffaf 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 800218a:	20ff      	movs	r0, #255	; 0xff
 800218c:	f000 f9ba 	bl	8002504 <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002190:	20a1      	movs	r0, #161	; 0xa1
 8002192:	f7ff ffa9 	bl	80020e8 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 8002196:	20a6      	movs	r0, #166	; 0xa6
 8002198:	f7ff ffa6 	bl	80020e8 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800219c:	20a8      	movs	r0, #168	; 0xa8
 800219e:	f7ff ffa3 	bl	80020e8 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 80021a2:	203f      	movs	r0, #63	; 0x3f
 80021a4:	f7ff ffa0 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80021a8:	20a4      	movs	r0, #164	; 0xa4
 80021aa:	f7ff ff9d 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 80021ae:	20d3      	movs	r0, #211	; 0xd3
 80021b0:	f7ff ff9a 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 80021b4:	2000      	movs	r0, #0
 80021b6:	f7ff ff97 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80021ba:	20d5      	movs	r0, #213	; 0xd5
 80021bc:	f7ff ff94 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 80021c0:	20f0      	movs	r0, #240	; 0xf0
 80021c2:	f7ff ff91 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 80021c6:	20d9      	movs	r0, #217	; 0xd9
 80021c8:	f7ff ff8e 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 80021cc:	2022      	movs	r0, #34	; 0x22
 80021ce:	f7ff ff8b 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80021d2:	20da      	movs	r0, #218	; 0xda
 80021d4:	f7ff ff88 	bl	80020e8 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 80021d8:	2012      	movs	r0, #18
 80021da:	f7ff ff85 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 80021de:	20db      	movs	r0, #219	; 0xdb
 80021e0:	f7ff ff82 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 80021e4:	2020      	movs	r0, #32
 80021e6:	f7ff ff7f 	bl	80020e8 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 80021ea:	208d      	movs	r0, #141	; 0x8d
 80021ec:	f7ff ff7c 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 80021f0:	2014      	movs	r0, #20
 80021f2:	f7ff ff79 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 80021f6:	2001      	movs	r0, #1
 80021f8:	f000 f998 	bl	800252c <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f000 f80f 	bl	8002220 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 8002202:	f000 f831 	bl	8002268 <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 8002206:	4b05      	ldr	r3, [pc, #20]	; (800221c <ssh1106_Init+0xd0>)
 8002208:	2200      	movs	r2, #0
 800220a:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 800220c:	4b03      	ldr	r3, [pc, #12]	; (800221c <ssh1106_Init+0xd0>)
 800220e:	2200      	movs	r2, #0
 8002210:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 8002212:	4b02      	ldr	r3, [pc, #8]	; (800221c <ssh1106_Init+0xd0>)
 8002214:	2201      	movs	r2, #1
 8002216:	715a      	strb	r2, [r3, #5]
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000634 	.word	0x20000634

08002220 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	e00d      	b.n	800224c <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <ssh1106_Fill+0x1a>
 8002236:	2100      	movs	r1, #0
 8002238:	e000      	b.n	800223c <ssh1106_Fill+0x1c>
 800223a:	21ff      	movs	r1, #255	; 0xff
 800223c:	4a09      	ldr	r2, [pc, #36]	; (8002264 <ssh1106_Fill+0x44>)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4413      	add	r3, r2
 8002242:	460a      	mov	r2, r1
 8002244:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	3301      	adds	r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002252:	d3ed      	bcc.n	8002230 <ssh1106_Fill+0x10>
    }
}
 8002254:	bf00      	nop
 8002256:	bf00      	nop
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	20000234 	.word	0x20000234

08002268 <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 800226e:	2300      	movs	r3, #0
 8002270:	71fb      	strb	r3, [r7, #7]
 8002272:	e016      	b.n	80022a2 <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	3b50      	subs	r3, #80	; 0x50
 8002278:	b2db      	uxtb	r3, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff ff34 	bl	80020e8 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8002280:	2000      	movs	r0, #0
 8002282:	f7ff ff31 	bl	80020e8 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 8002286:	2010      	movs	r0, #16
 8002288:	f7ff ff2e 	bl	80020e8 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	01db      	lsls	r3, r3, #7
 8002290:	4a08      	ldr	r2, [pc, #32]	; (80022b4 <ssh1106_UpdateScreen+0x4c>)
 8002292:	4413      	add	r3, r2
 8002294:	2180      	movs	r1, #128	; 0x80
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff ff3e 	bl	8002118 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	3301      	adds	r3, #1
 80022a0:	71fb      	strb	r3, [r7, #7]
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	2b07      	cmp	r3, #7
 80022a6:	d9e5      	bls.n	8002274 <ssh1106_UpdateScreen+0xc>
    }
}
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	20000234 	.word	0x20000234

080022b8 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
 80022c2:	460b      	mov	r3, r1
 80022c4:	71bb      	strb	r3, [r7, #6]
 80022c6:	4613      	mov	r3, r2
 80022c8:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	db48      	blt.n	8002364 <ssh1106_DrawPixel+0xac>
 80022d2:	79bb      	ldrb	r3, [r7, #6]
 80022d4:	2b3f      	cmp	r3, #63	; 0x3f
 80022d6:	d845      	bhi.n	8002364 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 80022d8:	4b25      	ldr	r3, [pc, #148]	; (8002370 <ssh1106_DrawPixel+0xb8>)
 80022da:	791b      	ldrb	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d006      	beq.n	80022ee <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 80022e0:	797b      	ldrb	r3, [r7, #5]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	bf0c      	ite	eq
 80022e6:	2301      	moveq	r3, #1
 80022e8:	2300      	movne	r3, #0
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 80022ee:	797b      	ldrb	r3, [r7, #5]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d11a      	bne.n	800232a <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 80022f4:	79fa      	ldrb	r2, [r7, #7]
 80022f6:	79bb      	ldrb	r3, [r7, #6]
 80022f8:	08db      	lsrs	r3, r3, #3
 80022fa:	b2d8      	uxtb	r0, r3
 80022fc:	4603      	mov	r3, r0
 80022fe:	01db      	lsls	r3, r3, #7
 8002300:	4413      	add	r3, r2
 8002302:	4a1c      	ldr	r2, [pc, #112]	; (8002374 <ssh1106_DrawPixel+0xbc>)
 8002304:	5cd3      	ldrb	r3, [r2, r3]
 8002306:	b25a      	sxtb	r2, r3
 8002308:	79bb      	ldrb	r3, [r7, #6]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	2101      	movs	r1, #1
 8002310:	fa01 f303 	lsl.w	r3, r1, r3
 8002314:	b25b      	sxtb	r3, r3
 8002316:	4313      	orrs	r3, r2
 8002318:	b259      	sxtb	r1, r3
 800231a:	79fa      	ldrb	r2, [r7, #7]
 800231c:	4603      	mov	r3, r0
 800231e:	01db      	lsls	r3, r3, #7
 8002320:	4413      	add	r3, r2
 8002322:	b2c9      	uxtb	r1, r1
 8002324:	4a13      	ldr	r2, [pc, #76]	; (8002374 <ssh1106_DrawPixel+0xbc>)
 8002326:	54d1      	strb	r1, [r2, r3]
 8002328:	e01d      	b.n	8002366 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 800232a:	79fa      	ldrb	r2, [r7, #7]
 800232c:	79bb      	ldrb	r3, [r7, #6]
 800232e:	08db      	lsrs	r3, r3, #3
 8002330:	b2d8      	uxtb	r0, r3
 8002332:	4603      	mov	r3, r0
 8002334:	01db      	lsls	r3, r3, #7
 8002336:	4413      	add	r3, r2
 8002338:	4a0e      	ldr	r2, [pc, #56]	; (8002374 <ssh1106_DrawPixel+0xbc>)
 800233a:	5cd3      	ldrb	r3, [r2, r3]
 800233c:	b25a      	sxtb	r2, r3
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	2101      	movs	r1, #1
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	b25b      	sxtb	r3, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	b25b      	sxtb	r3, r3
 8002350:	4013      	ands	r3, r2
 8002352:	b259      	sxtb	r1, r3
 8002354:	79fa      	ldrb	r2, [r7, #7]
 8002356:	4603      	mov	r3, r0
 8002358:	01db      	lsls	r3, r3, #7
 800235a:	4413      	add	r3, r2
 800235c:	b2c9      	uxtb	r1, r1
 800235e:	4a05      	ldr	r2, [pc, #20]	; (8002374 <ssh1106_DrawPixel+0xbc>)
 8002360:	54d1      	strb	r1, [r2, r3]
 8002362:	e000      	b.n	8002366 <ssh1106_DrawPixel+0xae>
        return;
 8002364:	bf00      	nop
    }
}
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	20000634 	.word	0x20000634
 8002374:	20000234 	.word	0x20000234

08002378 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 8002378:	b590      	push	{r4, r7, lr}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	4604      	mov	r4, r0
 8002380:	1d38      	adds	r0, r7, #4
 8002382:	e880 0006 	stmia.w	r0, {r1, r2}
 8002386:	461a      	mov	r2, r3
 8002388:	4623      	mov	r3, r4
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	4613      	mov	r3, r2
 800238e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002390:	7bfb      	ldrb	r3, [r7, #15]
 8002392:	2b1f      	cmp	r3, #31
 8002394:	d902      	bls.n	800239c <ssh1106_WriteChar+0x24>
 8002396:	7bfb      	ldrb	r3, [r7, #15]
 8002398:	2b7e      	cmp	r3, #126	; 0x7e
 800239a:	d901      	bls.n	80023a0 <ssh1106_WriteChar+0x28>
        return 0;
 800239c:	2300      	movs	r3, #0
 800239e:	e06d      	b.n	800247c <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 80023a0:	4b38      	ldr	r3, [pc, #224]	; (8002484 <ssh1106_WriteChar+0x10c>)
 80023a2:	881b      	ldrh	r3, [r3, #0]
 80023a4:	461a      	mov	r2, r3
 80023a6:	793b      	ldrb	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	2b80      	cmp	r3, #128	; 0x80
 80023ac:	dc06      	bgt.n	80023bc <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 80023ae:	4b35      	ldr	r3, [pc, #212]	; (8002484 <ssh1106_WriteChar+0x10c>)
 80023b0:	885b      	ldrh	r3, [r3, #2]
 80023b2:	461a      	mov	r2, r3
 80023b4:	797b      	ldrb	r3, [r7, #5]
 80023b6:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 80023b8:	2b40      	cmp	r3, #64	; 0x40
 80023ba:	dd01      	ble.n	80023c0 <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	e05d      	b.n	800247c <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80023c0:	2300      	movs	r3, #0
 80023c2:	61fb      	str	r3, [r7, #28]
 80023c4:	e04c      	b.n	8002460 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80023c6:	68ba      	ldr	r2, [r7, #8]
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	3b20      	subs	r3, #32
 80023cc:	7979      	ldrb	r1, [r7, #5]
 80023ce:	fb01 f303 	mul.w	r3, r1, r3
 80023d2:	4619      	mov	r1, r3
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	440b      	add	r3, r1
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	4413      	add	r3, r2
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80023e0:	2300      	movs	r3, #0
 80023e2:	61bb      	str	r3, [r7, #24]
 80023e4:	e034      	b.n	8002450 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d012      	beq.n	800241c <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <ssh1106_WriteChar+0x10c>)
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	4413      	add	r3, r2
 8002402:	b2d8      	uxtb	r0, r3
 8002404:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <ssh1106_WriteChar+0x10c>)
 8002406:	885b      	ldrh	r3, [r3, #2]
 8002408:	b2da      	uxtb	r2, r3
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	4413      	add	r3, r2
 8002410:	b2db      	uxtb	r3, r3
 8002412:	7bba      	ldrb	r2, [r7, #14]
 8002414:	4619      	mov	r1, r3
 8002416:	f7ff ff4f 	bl	80022b8 <ssh1106_DrawPixel>
 800241a:	e016      	b.n	800244a <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <ssh1106_WriteChar+0x10c>)
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	b2db      	uxtb	r3, r3
 8002426:	4413      	add	r3, r2
 8002428:	b2d8      	uxtb	r0, r3
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <ssh1106_WriteChar+0x10c>)
 800242c:	885b      	ldrh	r3, [r3, #2]
 800242e:	b2da      	uxtb	r2, r3
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	4413      	add	r3, r2
 8002436:	b2d9      	uxtb	r1, r3
 8002438:	7bbb      	ldrb	r3, [r7, #14]
 800243a:	2b00      	cmp	r3, #0
 800243c:	bf0c      	ite	eq
 800243e:	2301      	moveq	r3, #1
 8002440:	2300      	movne	r3, #0
 8002442:	b2db      	uxtb	r3, r3
 8002444:	461a      	mov	r2, r3
 8002446:	f7ff ff37 	bl	80022b8 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	3301      	adds	r3, #1
 800244e:	61bb      	str	r3, [r7, #24]
 8002450:	793b      	ldrb	r3, [r7, #4]
 8002452:	461a      	mov	r2, r3
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	4293      	cmp	r3, r2
 8002458:	d3c5      	bcc.n	80023e6 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3301      	adds	r3, #1
 800245e:	61fb      	str	r3, [r7, #28]
 8002460:	797b      	ldrb	r3, [r7, #5]
 8002462:	461a      	mov	r2, r3
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	4293      	cmp	r3, r2
 8002468:	d3ad      	bcc.n	80023c6 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <ssh1106_WriteChar+0x10c>)
 800246c:	881a      	ldrh	r2, [r3, #0]
 800246e:	793b      	ldrb	r3, [r7, #4]
 8002470:	b29b      	uxth	r3, r3
 8002472:	4413      	add	r3, r2
 8002474:	b29a      	uxth	r2, r3
 8002476:	4b03      	ldr	r3, [pc, #12]	; (8002484 <ssh1106_WriteChar+0x10c>)
 8002478:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800247a:	7bfb      	ldrb	r3, [r7, #15]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3724      	adds	r7, #36	; 0x24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd90      	pop	{r4, r7, pc}
 8002484:	20000634 	.word	0x20000634

08002488 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	1d38      	adds	r0, r7, #4
 8002492:	e880 0006 	stmia.w	r0, {r1, r2}
 8002496:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002498:	e012      	b.n	80024c0 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	7818      	ldrb	r0, [r3, #0]
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	1d3a      	adds	r2, r7, #4
 80024a2:	ca06      	ldmia	r2, {r1, r2}
 80024a4:	f7ff ff68 	bl	8002378 <ssh1106_WriteChar>
 80024a8:	4603      	mov	r3, r0
 80024aa:	461a      	mov	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d002      	beq.n	80024ba <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	e008      	b.n	80024cc <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	3301      	adds	r3, #1
 80024be:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1e8      	bne.n	800249a <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	781b      	ldrb	r3, [r3, #0]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	460a      	mov	r2, r1
 80024de:	71fb      	strb	r3, [r7, #7]
 80024e0:	4613      	mov	r3, r2
 80024e2:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	4b05      	ldr	r3, [pc, #20]	; (8002500 <ssh1106_SetCursor+0x2c>)
 80024ea:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 80024ec:	79bb      	ldrb	r3, [r7, #6]
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <ssh1106_SetCursor+0x2c>)
 80024f2:	805a      	strh	r2, [r3, #2]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	20000634 	.word	0x20000634

08002504 <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800250e:	2381      	movs	r3, #129	; 0x81
 8002510:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fde7 	bl	80020e8 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff fde3 	bl	80020e8 <ssh1106_WriteCommand>
}
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d005      	beq.n	8002548 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800253c:	23af      	movs	r3, #175	; 0xaf
 800253e:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 8002540:	4b08      	ldr	r3, [pc, #32]	; (8002564 <ssh1106_SetDisplayOn+0x38>)
 8002542:	2201      	movs	r2, #1
 8002544:	719a      	strb	r2, [r3, #6]
 8002546:	e004      	b.n	8002552 <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002548:	23ae      	movs	r3, #174	; 0xae
 800254a:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 800254c:	4b05      	ldr	r3, [pc, #20]	; (8002564 <ssh1106_SetDisplayOn+0x38>)
 800254e:	2200      	movs	r2, #0
 8002550:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fdc7 	bl	80020e8 <ssh1106_WriteCommand>
}
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000634 	.word	0x20000634

08002568 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	4b10      	ldr	r3, [pc, #64]	; (80025b4 <HAL_MspInit+0x4c>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002576:	4a0f      	ldr	r2, [pc, #60]	; (80025b4 <HAL_MspInit+0x4c>)
 8002578:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800257c:	6453      	str	r3, [r2, #68]	; 0x44
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <HAL_MspInit+0x4c>)
 8002580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002582:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002586:	607b      	str	r3, [r7, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	603b      	str	r3, [r7, #0]
 800258e:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <HAL_MspInit+0x4c>)
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	4a08      	ldr	r2, [pc, #32]	; (80025b4 <HAL_MspInit+0x4c>)
 8002594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002598:	6413      	str	r3, [r2, #64]	; 0x40
 800259a:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_MspInit+0x4c>)
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a2:	603b      	str	r3, [r7, #0]
 80025a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	40023800 	.word	0x40023800

080025b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	; 0x28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	605a      	str	r2, [r3, #4]
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	60da      	str	r2, [r3, #12]
 80025ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a1b      	ldr	r2, [pc, #108]	; (8002644 <HAL_ADC_MspInit+0x8c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d12f      	bne.n	800263a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	4b1a      	ldr	r3, [pc, #104]	; (8002648 <HAL_ADC_MspInit+0x90>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e2:	4a19      	ldr	r2, [pc, #100]	; (8002648 <HAL_ADC_MspInit+0x90>)
 80025e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e8:	6453      	str	r3, [r2, #68]	; 0x44
 80025ea:	4b17      	ldr	r3, [pc, #92]	; (8002648 <HAL_ADC_MspInit+0x90>)
 80025ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b13      	ldr	r3, [pc, #76]	; (8002648 <HAL_ADC_MspInit+0x90>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	4a12      	ldr	r2, [pc, #72]	; (8002648 <HAL_ADC_MspInit+0x90>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6313      	str	r3, [r2, #48]	; 0x30
 8002606:	4b10      	ldr	r3, [pc, #64]	; (8002648 <HAL_ADC_MspInit+0x90>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002612:	2308      	movs	r3, #8
 8002614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002616:	2303      	movs	r3, #3
 8002618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261e:	f107 0314 	add.w	r3, r7, #20
 8002622:	4619      	mov	r1, r3
 8002624:	4809      	ldr	r0, [pc, #36]	; (800264c <HAL_ADC_MspInit+0x94>)
 8002626:	f001 fb05 	bl	8003c34 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2100      	movs	r1, #0
 800262e:	2012      	movs	r0, #18
 8002630:	f001 f991 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002634:	2012      	movs	r0, #18
 8002636:	f001 f9aa 	bl	800398e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800263a:	bf00      	nop
 800263c:	3728      	adds	r7, #40	; 0x28
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40012000 	.word	0x40012000
 8002648:	40023800 	.word	0x40023800
 800264c:	40020000 	.word	0x40020000

08002650 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a0b      	ldr	r2, [pc, #44]	; (800268c <HAL_CRYP_MspInit+0x3c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d10d      	bne.n	800267e <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_CRYP_MspInit+0x40>)
 8002668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800266a:	4a09      	ldr	r2, [pc, #36]	; (8002690 <HAL_CRYP_MspInit+0x40>)
 800266c:	f043 0310 	orr.w	r3, r3, #16
 8002670:	6353      	str	r3, [r2, #52]	; 0x34
 8002672:	4b07      	ldr	r3, [pc, #28]	; (8002690 <HAL_CRYP_MspInit+0x40>)
 8002674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002676:	f003 0310 	and.w	r3, r3, #16
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 800267e:	bf00      	nop
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	50060000 	.word	0x50060000
 8002690:	40023800 	.word	0x40023800

08002694 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	; 0x28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269c:	f107 0314 	add.w	r3, r7, #20
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a1b      	ldr	r2, [pc, #108]	; (8002720 <HAL_DAC_MspInit+0x8c>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d12f      	bne.n	8002716 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	4b1a      	ldr	r3, [pc, #104]	; (8002724 <HAL_DAC_MspInit+0x90>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	4a19      	ldr	r2, [pc, #100]	; (8002724 <HAL_DAC_MspInit+0x90>)
 80026c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80026c4:	6413      	str	r3, [r2, #64]	; 0x40
 80026c6:	4b17      	ldr	r3, [pc, #92]	; (8002724 <HAL_DAC_MspInit+0x90>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b13      	ldr	r3, [pc, #76]	; (8002724 <HAL_DAC_MspInit+0x90>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	4a12      	ldr	r2, [pc, #72]	; (8002724 <HAL_DAC_MspInit+0x90>)
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	6313      	str	r3, [r2, #48]	; 0x30
 80026e2:	4b10      	ldr	r3, [pc, #64]	; (8002724 <HAL_DAC_MspInit+0x90>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026ee:	2310      	movs	r3, #16
 80026f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026f2:	2303      	movs	r3, #3
 80026f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026fa:	f107 0314 	add.w	r3, r7, #20
 80026fe:	4619      	mov	r1, r3
 8002700:	4809      	ldr	r0, [pc, #36]	; (8002728 <HAL_DAC_MspInit+0x94>)
 8002702:	f001 fa97 	bl	8003c34 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2101      	movs	r1, #1
 800270a:	2036      	movs	r0, #54	; 0x36
 800270c:	f001 f923 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002710:	2036      	movs	r0, #54	; 0x36
 8002712:	f001 f93c 	bl	800398e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002716:	bf00      	nop
 8002718:	3728      	adds	r7, #40	; 0x28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40007400 	.word	0x40007400
 8002724:	40023800 	.word	0x40023800
 8002728:	40020000 	.word	0x40020000

0800272c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08a      	sub	sp, #40	; 0x28
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a19      	ldr	r2, [pc, #100]	; (80027b0 <HAL_I2C_MspInit+0x84>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d12b      	bne.n	80027a6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	4b18      	ldr	r3, [pc, #96]	; (80027b4 <HAL_I2C_MspInit+0x88>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	4a17      	ldr	r2, [pc, #92]	; (80027b4 <HAL_I2C_MspInit+0x88>)
 8002758:	f043 0302 	orr.w	r3, r3, #2
 800275c:	6313      	str	r3, [r2, #48]	; 0x30
 800275e:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <HAL_I2C_MspInit+0x88>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800276a:	23c0      	movs	r3, #192	; 0xc0
 800276c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800276e:	2312      	movs	r3, #18
 8002770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002772:	2301      	movs	r3, #1
 8002774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002776:	2303      	movs	r3, #3
 8002778:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800277a:	2304      	movs	r3, #4
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277e:	f107 0314 	add.w	r3, r7, #20
 8002782:	4619      	mov	r1, r3
 8002784:	480c      	ldr	r0, [pc, #48]	; (80027b8 <HAL_I2C_MspInit+0x8c>)
 8002786:	f001 fa55 	bl	8003c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	60fb      	str	r3, [r7, #12]
 800278e:	4b09      	ldr	r3, [pc, #36]	; (80027b4 <HAL_I2C_MspInit+0x88>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	4a08      	ldr	r2, [pc, #32]	; (80027b4 <HAL_I2C_MspInit+0x88>)
 8002794:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002798:	6413      	str	r3, [r2, #64]	; 0x40
 800279a:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_I2C_MspInit+0x88>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80027a6:	bf00      	nop
 80027a8:	3728      	adds	r7, #40	; 0x28
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40005400 	.word	0x40005400
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40020400 	.word	0x40020400

080027bc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a05      	ldr	r2, [pc, #20]	; (80027e0 <HAL_RTC_MspInit+0x24>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d102      	bne.n	80027d4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80027ce:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_RTC_MspInit+0x28>)
 80027d0:	2201      	movs	r2, #1
 80027d2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	40002800 	.word	0x40002800
 80027e4:	42470e3c 	.word	0x42470e3c

080027e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08c      	sub	sp, #48	; 0x30
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a45      	ldr	r2, [pc, #276]	; (800291c <HAL_SPI_MspInit+0x134>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d134      	bne.n	8002874 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	4b44      	ldr	r3, [pc, #272]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a43      	ldr	r2, [pc, #268]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002814:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b41      	ldr	r3, [pc, #260]	; (8002920 <HAL_SPI_MspInit+0x138>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002822:	61bb      	str	r3, [r7, #24]
 8002824:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	4b3d      	ldr	r3, [pc, #244]	; (8002920 <HAL_SPI_MspInit+0x138>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a3c      	ldr	r2, [pc, #240]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b3a      	ldr	r3, [pc, #232]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 8002842:	23e0      	movs	r3, #224	; 0xe0
 8002844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284e:	2303      	movs	r3, #3
 8002850:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002852:	2305      	movs	r3, #5
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002856:	f107 031c 	add.w	r3, r7, #28
 800285a:	4619      	mov	r1, r3
 800285c:	4831      	ldr	r0, [pc, #196]	; (8002924 <HAL_SPI_MspInit+0x13c>)
 800285e:	f001 f9e9 	bl	8003c34 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	2100      	movs	r1, #0
 8002866:	2023      	movs	r0, #35	; 0x23
 8002868:	f001 f875 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800286c:	2023      	movs	r0, #35	; 0x23
 800286e:	f001 f88e 	bl	800398e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002872:	e04f      	b.n	8002914 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a2b      	ldr	r2, [pc, #172]	; (8002928 <HAL_SPI_MspInit+0x140>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d14a      	bne.n	8002914 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	4b27      	ldr	r3, [pc, #156]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a26      	ldr	r2, [pc, #152]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
 800288e:	4b24      	ldr	r3, [pc, #144]	; (8002920 <HAL_SPI_MspInit+0x138>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b20      	ldr	r3, [pc, #128]	; (8002920 <HAL_SPI_MspInit+0x138>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	4a1f      	ldr	r2, [pc, #124]	; (8002920 <HAL_SPI_MspInit+0x138>)
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	6313      	str	r3, [r2, #48]	; 0x30
 80028aa:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <HAL_SPI_MspInit+0x138>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	4b19      	ldr	r3, [pc, #100]	; (8002920 <HAL_SPI_MspInit+0x138>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	4a18      	ldr	r2, [pc, #96]	; (8002920 <HAL_SPI_MspInit+0x138>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6313      	str	r3, [r2, #48]	; 0x30
 80028c6:	4b16      	ldr	r3, [pc, #88]	; (8002920 <HAL_SPI_MspInit+0x138>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 80028d2:	2308      	movs	r3, #8
 80028d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d6:	2302      	movs	r3, #2
 80028d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028de:	2303      	movs	r3, #3
 80028e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80028e2:	2305      	movs	r3, #5
 80028e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 80028e6:	f107 031c 	add.w	r3, r7, #28
 80028ea:	4619      	mov	r1, r3
 80028ec:	480f      	ldr	r0, [pc, #60]	; (800292c <HAL_SPI_MspInit+0x144>)
 80028ee:	f001 f9a1 	bl	8003c34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 80028f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f8:	2302      	movs	r3, #2
 80028fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fc:	2300      	movs	r3, #0
 80028fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002900:	2303      	movs	r3, #3
 8002902:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002904:	2305      	movs	r3, #5
 8002906:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8002908:	f107 031c 	add.w	r3, r7, #28
 800290c:	4619      	mov	r1, r3
 800290e:	4808      	ldr	r0, [pc, #32]	; (8002930 <HAL_SPI_MspInit+0x148>)
 8002910:	f001 f990 	bl	8003c34 <HAL_GPIO_Init>
}
 8002914:	bf00      	nop
 8002916:	3730      	adds	r7, #48	; 0x30
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40013000 	.word	0x40013000
 8002920:	40023800 	.word	0x40023800
 8002924:	40020000 	.word	0x40020000
 8002928:	40003800 	.word	0x40003800
 800292c:	40020800 	.word	0x40020800
 8002930:	40020400 	.word	0x40020400

08002934 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08a      	sub	sp, #40	; 0x28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a62      	ldr	r2, [pc, #392]	; (8002acc <HAL_TIM_Base_MspInit+0x198>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d126      	bne.n	8002994 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	627b      	str	r3, [r7, #36]	; 0x24
 800294a:	4b61      	ldr	r3, [pc, #388]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 800294c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800294e:	4a60      	ldr	r2, [pc, #384]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	6453      	str	r3, [r2, #68]	; 0x44
 8002956:	4b5e      	ldr	r3, [pc, #376]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	627b      	str	r3, [r7, #36]	; 0x24
 8002960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002962:	2200      	movs	r2, #0
 8002964:	2100      	movs	r1, #0
 8002966:	2018      	movs	r0, #24
 8002968:	f000 fff5 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800296c:	2018      	movs	r0, #24
 800296e:	f001 f80e 	bl	800398e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002972:	2200      	movs	r2, #0
 8002974:	2100      	movs	r1, #0
 8002976:	2019      	movs	r0, #25
 8002978:	f000 ffed 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800297c:	2019      	movs	r0, #25
 800297e:	f001 f806 	bl	800398e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8002982:	2200      	movs	r2, #0
 8002984:	2101      	movs	r1, #1
 8002986:	201a      	movs	r0, #26
 8002988:	f000 ffe5 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800298c:	201a      	movs	r0, #26
 800298e:	f000 fffe 	bl	800398e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002992:	e096      	b.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299c:	d116      	bne.n	80029cc <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	623b      	str	r3, [r7, #32]
 80029a2:	4b4b      	ldr	r3, [pc, #300]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4a4a      	ldr	r2, [pc, #296]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	6413      	str	r3, [r2, #64]	; 0x40
 80029ae:	4b48      	ldr	r3, [pc, #288]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	623b      	str	r3, [r7, #32]
 80029b8:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 80029ba:	2200      	movs	r2, #0
 80029bc:	2103      	movs	r1, #3
 80029be:	201c      	movs	r0, #28
 80029c0:	f000 ffc9 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029c4:	201c      	movs	r0, #28
 80029c6:	f000 ffe2 	bl	800398e <HAL_NVIC_EnableIRQ>
}
 80029ca:	e07a      	b.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a40      	ldr	r2, [pc, #256]	; (8002ad4 <HAL_TIM_Base_MspInit+0x1a0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d10e      	bne.n	80029f4 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
 80029da:	4b3d      	ldr	r3, [pc, #244]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	4a3c      	ldr	r2, [pc, #240]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 80029e0:	f043 0302 	orr.w	r3, r3, #2
 80029e4:	6413      	str	r3, [r2, #64]	; 0x40
 80029e6:	4b3a      	ldr	r3, [pc, #232]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	69fb      	ldr	r3, [r7, #28]
}
 80029f2:	e066      	b.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a37      	ldr	r2, [pc, #220]	; (8002ad8 <HAL_TIM_Base_MspInit+0x1a4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d116      	bne.n	8002a2c <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029fe:	2300      	movs	r3, #0
 8002a00:	61bb      	str	r3, [r7, #24]
 8002a02:	4b33      	ldr	r3, [pc, #204]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	4a32      	ldr	r2, [pc, #200]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a08:	f043 0308 	orr.w	r3, r3, #8
 8002a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a0e:	4b30      	ldr	r3, [pc, #192]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	61bb      	str	r3, [r7, #24]
 8002a18:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2103      	movs	r1, #3
 8002a1e:	2032      	movs	r0, #50	; 0x32
 8002a20:	f000 ff99 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002a24:	2032      	movs	r0, #50	; 0x32
 8002a26:	f000 ffb2 	bl	800398e <HAL_NVIC_EnableIRQ>
}
 8002a2a:	e04a      	b.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a2a      	ldr	r2, [pc, #168]	; (8002adc <HAL_TIM_Base_MspInit+0x1a8>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d10e      	bne.n	8002a54 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	4b25      	ldr	r3, [pc, #148]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	4a24      	ldr	r2, [pc, #144]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a40:	f043 0320 	orr.w	r3, r3, #32
 8002a44:	6413      	str	r3, [r2, #64]	; 0x40
 8002a46:	4b22      	ldr	r3, [pc, #136]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	f003 0320 	and.w	r3, r3, #32
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697b      	ldr	r3, [r7, #20]
}
 8002a52:	e036      	b.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a21      	ldr	r2, [pc, #132]	; (8002ae0 <HAL_TIM_Base_MspInit+0x1ac>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d116      	bne.n	8002a8c <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	4b1b      	ldr	r3, [pc, #108]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	4a1a      	ldr	r2, [pc, #104]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6e:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	2018      	movs	r0, #24
 8002a80:	f000 ff69 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002a84:	2018      	movs	r0, #24
 8002a86:	f000 ff82 	bl	800398e <HAL_NVIC_EnableIRQ>
}
 8002a8a:	e01a      	b.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a14      	ldr	r2, [pc, #80]	; (8002ae4 <HAL_TIM_Base_MspInit+0x1b0>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d115      	bne.n	8002ac2 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	4a0c      	ldr	r2, [pc, #48]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <HAL_TIM_Base_MspInit+0x19c>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	201a      	movs	r0, #26
 8002ab8:	f000 ff4d 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002abc:	201a      	movs	r0, #26
 8002abe:	f000 ff66 	bl	800398e <HAL_NVIC_EnableIRQ>
}
 8002ac2:	bf00      	nop
 8002ac4:	3728      	adds	r7, #40	; 0x28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40010000 	.word	0x40010000
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40000400 	.word	0x40000400
 8002ad8:	40000c00 	.word	0x40000c00
 8002adc:	40001400 	.word	0x40001400
 8002ae0:	40014000 	.word	0x40014000
 8002ae4:	40014800 	.word	0x40014800

08002ae8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08a      	sub	sp, #40	; 0x28
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a25      	ldr	r2, [pc, #148]	; (8002b9c <HAL_TIM_MspPostInit+0xb4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d11f      	bne.n	8002b4a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	4b24      	ldr	r3, [pc, #144]	; (8002ba0 <HAL_TIM_MspPostInit+0xb8>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	4a23      	ldr	r2, [pc, #140]	; (8002ba0 <HAL_TIM_MspPostInit+0xb8>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1a:	4b21      	ldr	r3, [pc, #132]	; (8002ba0 <HAL_TIM_MspPostInit+0xb8>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	613b      	str	r3, [r7, #16]
 8002b24:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8002b26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b34:	2300      	movs	r3, #0
 8002b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8002b3c:	f107 0314 	add.w	r3, r7, #20
 8002b40:	4619      	mov	r1, r3
 8002b42:	4818      	ldr	r0, [pc, #96]	; (8002ba4 <HAL_TIM_MspPostInit+0xbc>)
 8002b44:	f001 f876 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b48:	e023      	b.n	8002b92 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a16      	ldr	r2, [pc, #88]	; (8002ba8 <HAL_TIM_MspPostInit+0xc0>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d11e      	bne.n	8002b92 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <HAL_TIM_MspPostInit+0xb8>)
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5c:	4a10      	ldr	r2, [pc, #64]	; (8002ba0 <HAL_TIM_MspPostInit+0xb8>)
 8002b5e:	f043 0304 	orr.w	r3, r3, #4
 8002b62:	6313      	str	r3, [r2, #48]	; 0x30
 8002b64:	4b0e      	ldr	r3, [pc, #56]	; (8002ba0 <HAL_TIM_MspPostInit+0xb8>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	60fb      	str	r3, [r7, #12]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8002b70:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b76:	2302      	movs	r3, #2
 8002b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b82:	2302      	movs	r3, #2
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b86:	f107 0314 	add.w	r3, r7, #20
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4807      	ldr	r0, [pc, #28]	; (8002bac <HAL_TIM_MspPostInit+0xc4>)
 8002b8e:	f001 f851 	bl	8003c34 <HAL_GPIO_Init>
}
 8002b92:	bf00      	nop
 8002b94:	3728      	adds	r7, #40	; 0x28
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40010000 	.word	0x40010000
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	40020000 	.word	0x40020000
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40020800 	.word	0x40020800

08002bb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08a      	sub	sp, #40	; 0x28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb8:	f107 0314 	add.w	r3, r7, #20
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
 8002bc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a28      	ldr	r2, [pc, #160]	; (8002c70 <HAL_UART_MspInit+0xc0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d14a      	bne.n	8002c68 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	613b      	str	r3, [r7, #16]
 8002bd6:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	4a26      	ldr	r2, [pc, #152]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002bdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002be0:	6413      	str	r3, [r2, #64]	; 0x40
 8002be2:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bea:	613b      	str	r3, [r7, #16]
 8002bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60fb      	str	r3, [r7, #12]
 8002bf2:	4b20      	ldr	r3, [pc, #128]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	4a1f      	ldr	r2, [pc, #124]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002bf8:	f043 0304 	orr.w	r3, r3, #4
 8002bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfe:	4b1d      	ldr	r3, [pc, #116]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
 8002c0e:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	4a18      	ldr	r2, [pc, #96]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002c14:	f043 0308 	orr.w	r3, r3, #8
 8002c18:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1a:	4b16      	ldr	r3, [pc, #88]	; (8002c74 <HAL_UART_MspInit+0xc4>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	60bb      	str	r3, [r7, #8]
 8002c24:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c30:	2301      	movs	r3, #1
 8002c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c34:	2303      	movs	r3, #3
 8002c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002c38:	2308      	movs	r3, #8
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c3c:	f107 0314 	add.w	r3, r7, #20
 8002c40:	4619      	mov	r1, r3
 8002c42:	480d      	ldr	r0, [pc, #52]	; (8002c78 <HAL_UART_MspInit+0xc8>)
 8002c44:	f000 fff6 	bl	8003c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c48:	2304      	movs	r3, #4
 8002c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c50:	2301      	movs	r3, #1
 8002c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c54:	2303      	movs	r3, #3
 8002c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002c58:	2308      	movs	r3, #8
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c5c:	f107 0314 	add.w	r3, r7, #20
 8002c60:	4619      	mov	r1, r3
 8002c62:	4806      	ldr	r0, [pc, #24]	; (8002c7c <HAL_UART_MspInit+0xcc>)
 8002c64:	f000 ffe6 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8002c68:	bf00      	nop
 8002c6a:	3728      	adds	r7, #40	; 0x28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40005000 	.word	0x40005000
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40020800 	.word	0x40020800
 8002c7c:	40020c00 	.word	0x40020c00

08002c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002c84:	f003 fc02 	bl	800648c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <NMI_Handler+0x8>

08002c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c8e:	e7fe      	b.n	8002c8e <HardFault_Handler+0x4>

08002c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <MemManage_Handler+0x4>

08002c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c9a:	e7fe      	b.n	8002c9a <BusFault_Handler+0x4>

08002c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ca0:	e7fe      	b.n	8002ca0 <UsageFault_Handler+0x4>

08002ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cd0:	f000 f958 	bl	8002f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cd4:	bf00      	nop
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002cdc:	2002      	movs	r0, #2
 8002cde:	f001 f977 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002cea:	2010      	movs	r0, #16
 8002cec:	f001 f970 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002cf0:	bf00      	nop
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002cf8:	4802      	ldr	r0, [pc, #8]	; (8002d04 <ADC_IRQHandler+0x10>)
 8002cfa:	f000 f9ca 	bl	8003092 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000a94 	.word	0x20000a94

08002d08 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002d0c:	2040      	movs	r0, #64	; 0x40
 8002d0e:	f001 f95f 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002d12:	2080      	movs	r0, #128	; 0x80
 8002d14:	f001 f95c 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002d18:	bf00      	nop
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d20:	4803      	ldr	r0, [pc, #12]	; (8002d30 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002d22:	f005 fd5f 	bl	80087e4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002d26:	4803      	ldr	r0, [pc, #12]	; (8002d34 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002d28:	f005 fd5c 	bl	80087e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002d2c:	bf00      	nop
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20000c60 	.word	0x20000c60
 8002d34:	20000ca8 	.word	0x20000ca8

08002d38 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d3c:	4802      	ldr	r0, [pc, #8]	; (8002d48 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002d3e:	f005 fd51 	bl	80087e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000c60 	.word	0x20000c60

08002d4c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d50:	4803      	ldr	r0, [pc, #12]	; (8002d60 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002d52:	f005 fd47 	bl	80087e4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002d56:	4803      	ldr	r0, [pc, #12]	; (8002d64 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002d58:	f005 fd44 	bl	80087e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002d5c:	bf00      	nop
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000c60 	.word	0x20000c60
 8002d64:	20000b60 	.word	0x20000b60

08002d68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d6c:	4802      	ldr	r0, [pc, #8]	; (8002d78 <TIM2_IRQHandler+0x10>)
 8002d6e:	f005 fd39 	bl	80087e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d72:	bf00      	nop
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000d50 	.word	0x20000d50

08002d7c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002d80:	4802      	ldr	r0, [pc, #8]	; (8002d8c <SPI1_IRQHandler+0x10>)
 8002d82:	f004 fd1d 	bl	80077c0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000cf8 	.word	0x20000cf8

08002d90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002d94:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002d98:	f001 f91a 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002d9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002da0:	f001 f916 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002da4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002da8:	f001 f912 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002dac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002db0:	f001 f90e 	bl	8003fd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002dbc:	4802      	ldr	r0, [pc, #8]	; (8002dc8 <TIM5_IRQHandler+0x10>)
 8002dbe:	f005 fd11 	bl	80087e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	200009b0 	.word	0x200009b0

08002dcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002dd0:	4802      	ldr	r0, [pc, #8]	; (8002ddc <TIM6_DAC_IRQHandler+0x10>)
 8002dd2:	f000 fe50 	bl	8003a76 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20000ba8 	.word	0x20000ba8

08002de0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002de4:	4802      	ldr	r0, [pc, #8]	; (8002df0 <OTG_FS_IRQHandler+0x10>)
 8002de6:	f001 feb6 	bl	8004b56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	200023ac 	.word	0x200023ac

08002df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dfc:	4a14      	ldr	r2, [pc, #80]	; (8002e50 <_sbrk+0x5c>)
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <_sbrk+0x60>)
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e08:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <_sbrk+0x64>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d102      	bne.n	8002e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e10:	4b11      	ldr	r3, [pc, #68]	; (8002e58 <_sbrk+0x64>)
 8002e12:	4a12      	ldr	r2, [pc, #72]	; (8002e5c <_sbrk+0x68>)
 8002e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e16:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <_sbrk+0x64>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d207      	bcs.n	8002e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e24:	f00a fb60 	bl	800d4e8 <__errno>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	220c      	movs	r2, #12
 8002e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e32:	e009      	b.n	8002e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e34:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <_sbrk+0x64>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e3a:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <_sbrk+0x64>)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4413      	add	r3, r2
 8002e42:	4a05      	ldr	r2, [pc, #20]	; (8002e58 <_sbrk+0x64>)
 8002e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e46:	68fb      	ldr	r3, [r7, #12]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20020000 	.word	0x20020000
 8002e54:	00000400 	.word	0x00000400
 8002e58:	2000063c 	.word	0x2000063c
 8002e5c:	200027c8 	.word	0x200027c8

08002e60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e64:	4b08      	ldr	r3, [pc, #32]	; (8002e88 <SystemInit+0x28>)
 8002e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6a:	4a07      	ldr	r2, [pc, #28]	; (8002e88 <SystemInit+0x28>)
 8002e6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e74:	4b04      	ldr	r3, [pc, #16]	; (8002e88 <SystemInit+0x28>)
 8002e76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e7a:	609a      	str	r2, [r3, #8]
#endif
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	e000ed00 	.word	0xe000ed00

08002e8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ec4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002e90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002e92:	e003      	b.n	8002e9c <LoopCopyDataInit>

08002e94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002e94:	4b0c      	ldr	r3, [pc, #48]	; (8002ec8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002e96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002e98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002e9a:	3104      	adds	r1, #4

08002e9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002e9c:	480b      	ldr	r0, [pc, #44]	; (8002ecc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ea0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002ea2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ea4:	d3f6      	bcc.n	8002e94 <CopyDataInit>
  ldr  r2, =_sbss
 8002ea6:	4a0b      	ldr	r2, [pc, #44]	; (8002ed4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ea8:	e002      	b.n	8002eb0 <LoopFillZerobss>

08002eaa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002eaa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002eac:	f842 3b04 	str.w	r3, [r2], #4

08002eb0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002eb0:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002eb2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002eb4:	d3f9      	bcc.n	8002eaa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002eb6:	f7ff ffd3 	bl	8002e60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eba:	f00a fb1b 	bl	800d4f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ebe:	f7fd fd77 	bl	80009b0 <main>
  bx  lr    
 8002ec2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ec4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002ec8:	0800e6a0 	.word	0x0800e6a0
  ldr  r0, =_sdata
 8002ecc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ed0:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 8002ed4:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 8002ed8:	200027c4 	.word	0x200027c4

08002edc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002edc:	e7fe      	b.n	8002edc <CAN1_RX0_IRQHandler>
	...

08002ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ee4:	4b0e      	ldr	r3, [pc, #56]	; (8002f20 <HAL_Init+0x40>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a0d      	ldr	r2, [pc, #52]	; (8002f20 <HAL_Init+0x40>)
 8002eea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ef0:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <HAL_Init+0x40>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a0a      	ldr	r2, [pc, #40]	; (8002f20 <HAL_Init+0x40>)
 8002ef6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002efa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002efc:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <HAL_Init+0x40>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a07      	ldr	r2, [pc, #28]	; (8002f20 <HAL_Init+0x40>)
 8002f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f08:	2003      	movs	r0, #3
 8002f0a:	f000 fd19 	bl	8003940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f0e:	2000      	movs	r0, #0
 8002f10:	f000 f808 	bl	8002f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f14:	f7ff fb28 	bl	8002568 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	40023c00 	.word	0x40023c00

08002f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f2c:	4b12      	ldr	r3, [pc, #72]	; (8002f78 <HAL_InitTick+0x54>)
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	4b12      	ldr	r3, [pc, #72]	; (8002f7c <HAL_InitTick+0x58>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	4619      	mov	r1, r3
 8002f36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 fd31 	bl	80039aa <HAL_SYSTICK_Config>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e00e      	b.n	8002f70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b0f      	cmp	r3, #15
 8002f56:	d80a      	bhi.n	8002f6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f58:	2200      	movs	r2, #0
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f60:	f000 fcf9 	bl	8003956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f64:	4a06      	ldr	r2, [pc, #24]	; (8002f80 <HAL_InitTick+0x5c>)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	e000      	b.n	8002f70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20000028 	.word	0x20000028
 8002f7c:	20000030 	.word	0x20000030
 8002f80:	2000002c 	.word	0x2000002c

08002f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f88:	4b06      	ldr	r3, [pc, #24]	; (8002fa4 <HAL_IncTick+0x20>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <HAL_IncTick+0x24>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4413      	add	r3, r2
 8002f94:	4a04      	ldr	r2, [pc, #16]	; (8002fa8 <HAL_IncTick+0x24>)
 8002f96:	6013      	str	r3, [r2, #0]
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	20000030 	.word	0x20000030
 8002fa8:	20000ed0 	.word	0x20000ed0

08002fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return uwTick;
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <HAL_GetTick+0x14>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20000ed0 	.word	0x20000ed0

08002fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fcc:	f7ff ffee 	bl	8002fac <HAL_GetTick>
 8002fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fdc:	d005      	beq.n	8002fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fde:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <HAL_Delay+0x44>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fea:	bf00      	nop
 8002fec:	f7ff ffde 	bl	8002fac <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d8f7      	bhi.n	8002fec <HAL_Delay+0x28>
  {
  }
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000030 	.word	0x20000030

0800300c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e033      	b.n	800308a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff fac4 	bl	80025b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	f003 0310 	and.w	r3, r3, #16
 8003046:	2b00      	cmp	r3, #0
 8003048:	d118      	bne.n	800307c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003052:	f023 0302 	bic.w	r3, r3, #2
 8003056:	f043 0202 	orr.w	r2, r3, #2
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fa98 	bl	8003594 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	f023 0303 	bic.w	r3, r3, #3
 8003072:	f043 0201 	orr.w	r2, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	; 0x40
 800307a:	e001      	b.n	8003080 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003088:	7bfb      	ldrb	r3, [r7, #15]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b084      	sub	sp, #16
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	2300      	movs	r3, #0
 80030a0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	bf0c      	ite	eq
 80030b0:	2301      	moveq	r3, #1
 80030b2:	2300      	movne	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f003 0320 	and.w	r3, r3, #32
 80030c2:	2b20      	cmp	r3, #32
 80030c4:	bf0c      	ite	eq
 80030c6:	2301      	moveq	r3, #1
 80030c8:	2300      	movne	r3, #0
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d049      	beq.n	8003168 <HAL_ADC_IRQHandler+0xd6>
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d046      	beq.n	8003168 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d105      	bne.n	80030f2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d12b      	bne.n	8003158 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003104:	2b00      	cmp	r3, #0
 8003106:	d127      	bne.n	8003158 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003112:	2b00      	cmp	r3, #0
 8003114:	d006      	beq.n	8003124 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003120:	2b00      	cmp	r3, #0
 8003122:	d119      	bne.n	8003158 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0220 	bic.w	r2, r2, #32
 8003132:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003138:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003144:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d105      	bne.n	8003158 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f8db 	bl	8003314 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f06f 0212 	mvn.w	r2, #18
 8003166:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b04      	cmp	r3, #4
 8003174:	bf0c      	ite	eq
 8003176:	2301      	moveq	r3, #1
 8003178:	2300      	movne	r3, #0
 800317a:	b2db      	uxtb	r3, r3
 800317c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003188:	2b80      	cmp	r3, #128	; 0x80
 800318a:	bf0c      	ite	eq
 800318c:	2301      	moveq	r3, #1
 800318e:	2300      	movne	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d057      	beq.n	800324a <HAL_ADC_IRQHandler+0x1b8>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d054      	beq.n	800324a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	f003 0310 	and.w	r3, r3, #16
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d105      	bne.n	80031b8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d139      	bne.n	800323a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d006      	beq.n	80031e2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d12b      	bne.n	800323a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d124      	bne.n	800323a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d11d      	bne.n	800323a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003202:	2b00      	cmp	r3, #0
 8003204:	d119      	bne.n	800323a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003214:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800322a:	2b00      	cmp	r3, #0
 800322c:	d105      	bne.n	800323a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	f043 0201 	orr.w	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 faa6 	bl	800378c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f06f 020c 	mvn.w	r2, #12
 8003248:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b01      	cmp	r3, #1
 8003256:	bf0c      	ite	eq
 8003258:	2301      	moveq	r3, #1
 800325a:	2300      	movne	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326a:	2b40      	cmp	r3, #64	; 0x40
 800326c:	bf0c      	ite	eq
 800326e:	2301      	moveq	r3, #1
 8003270:	2300      	movne	r3, #0
 8003272:	b2db      	uxtb	r3, r3
 8003274:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d017      	beq.n	80032ac <HAL_ADC_IRQHandler+0x21a>
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d014      	beq.n	80032ac <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0301 	and.w	r3, r3, #1
 800328c:	2b01      	cmp	r3, #1
 800328e:	d10d      	bne.n	80032ac <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f000 f843 	bl	8003328 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f06f 0201 	mvn.w	r2, #1
 80032aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0320 	and.w	r3, r3, #32
 80032b6:	2b20      	cmp	r3, #32
 80032b8:	bf0c      	ite	eq
 80032ba:	2301      	moveq	r3, #1
 80032bc:	2300      	movne	r3, #0
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032d0:	bf0c      	ite	eq
 80032d2:	2301      	moveq	r3, #1
 80032d4:	2300      	movne	r3, #0
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d015      	beq.n	800330c <HAL_ADC_IRQHandler+0x27a>
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d012      	beq.n	800330c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ea:	f043 0202 	orr.w	r2, r3, #2
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f06f 0220 	mvn.w	r2, #32
 80032fa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f81d 	bl	800333c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f06f 0220 	mvn.w	r2, #32
 800330a:	601a      	str	r2, [r3, #0]
  }
}
 800330c:	bf00      	nop
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800331c:	bf00      	nop
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003364:	2b01      	cmp	r3, #1
 8003366:	d101      	bne.n	800336c <HAL_ADC_ConfigChannel+0x1c>
 8003368:	2302      	movs	r3, #2
 800336a:	e105      	b.n	8003578 <HAL_ADC_ConfigChannel+0x228>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b09      	cmp	r3, #9
 800337a:	d925      	bls.n	80033c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68d9      	ldr	r1, [r3, #12]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	b29b      	uxth	r3, r3
 8003388:	461a      	mov	r2, r3
 800338a:	4613      	mov	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4413      	add	r3, r2
 8003390:	3b1e      	subs	r3, #30
 8003392:	2207      	movs	r2, #7
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43da      	mvns	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	400a      	ands	r2, r1
 80033a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68d9      	ldr	r1, [r3, #12]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	4618      	mov	r0, r3
 80033b4:	4603      	mov	r3, r0
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	4403      	add	r3, r0
 80033ba:	3b1e      	subs	r3, #30
 80033bc:	409a      	lsls	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	60da      	str	r2, [r3, #12]
 80033c6:	e022      	b.n	800340e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6919      	ldr	r1, [r3, #16]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	461a      	mov	r2, r3
 80033d6:	4613      	mov	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4413      	add	r3, r2
 80033dc:	2207      	movs	r2, #7
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	43da      	mvns	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	400a      	ands	r2, r1
 80033ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6919      	ldr	r1, [r3, #16]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	4618      	mov	r0, r3
 80033fe:	4603      	mov	r3, r0
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4403      	add	r3, r0
 8003404:	409a      	lsls	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b06      	cmp	r3, #6
 8003414:	d824      	bhi.n	8003460 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	3b05      	subs	r3, #5
 8003428:	221f      	movs	r2, #31
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	43da      	mvns	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	400a      	ands	r2, r1
 8003436:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	b29b      	uxth	r3, r3
 8003444:	4618      	mov	r0, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	4613      	mov	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4413      	add	r3, r2
 8003450:	3b05      	subs	r3, #5
 8003452:	fa00 f203 	lsl.w	r2, r0, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	635a      	str	r2, [r3, #52]	; 0x34
 800345e:	e04c      	b.n	80034fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	2b0c      	cmp	r3, #12
 8003466:	d824      	bhi.n	80034b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	4413      	add	r3, r2
 8003478:	3b23      	subs	r3, #35	; 0x23
 800347a:	221f      	movs	r2, #31
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	43da      	mvns	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	400a      	ands	r2, r1
 8003488:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	b29b      	uxth	r3, r3
 8003496:	4618      	mov	r0, r3
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	3b23      	subs	r3, #35	; 0x23
 80034a4:	fa00 f203 	lsl.w	r2, r0, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	631a      	str	r2, [r3, #48]	; 0x30
 80034b0:	e023      	b.n	80034fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4413      	add	r3, r2
 80034c2:	3b41      	subs	r3, #65	; 0x41
 80034c4:	221f      	movs	r2, #31
 80034c6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ca:	43da      	mvns	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	400a      	ands	r2, r1
 80034d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	4618      	mov	r0, r3
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4413      	add	r3, r2
 80034ec:	3b41      	subs	r3, #65	; 0x41
 80034ee:	fa00 f203 	lsl.w	r2, r0, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034fa:	4b22      	ldr	r3, [pc, #136]	; (8003584 <HAL_ADC_ConfigChannel+0x234>)
 80034fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a21      	ldr	r2, [pc, #132]	; (8003588 <HAL_ADC_ConfigChannel+0x238>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d109      	bne.n	800351c <HAL_ADC_ConfigChannel+0x1cc>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b12      	cmp	r3, #18
 800350e:	d105      	bne.n	800351c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a19      	ldr	r2, [pc, #100]	; (8003588 <HAL_ADC_ConfigChannel+0x238>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d123      	bne.n	800356e <HAL_ADC_ConfigChannel+0x21e>
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b10      	cmp	r3, #16
 800352c:	d003      	beq.n	8003536 <HAL_ADC_ConfigChannel+0x1e6>
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2b11      	cmp	r3, #17
 8003534:	d11b      	bne.n	800356e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b10      	cmp	r3, #16
 8003548:	d111      	bne.n	800356e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800354a:	4b10      	ldr	r3, [pc, #64]	; (800358c <HAL_ADC_ConfigChannel+0x23c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a10      	ldr	r2, [pc, #64]	; (8003590 <HAL_ADC_ConfigChannel+0x240>)
 8003550:	fba2 2303 	umull	r2, r3, r2, r3
 8003554:	0c9a      	lsrs	r2, r3, #18
 8003556:	4613      	mov	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003560:	e002      	b.n	8003568 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	3b01      	subs	r3, #1
 8003566:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f9      	bne.n	8003562 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3714      	adds	r7, #20
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	40012300 	.word	0x40012300
 8003588:	40012000 	.word	0x40012000
 800358c:	20000028 	.word	0x20000028
 8003590:	431bde83 	.word	0x431bde83

08003594 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800359c:	4b79      	ldr	r3, [pc, #484]	; (8003784 <ADC_Init+0x1f0>)
 800359e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	431a      	orrs	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6859      	ldr	r1, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	021a      	lsls	r2, r3, #8
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6859      	ldr	r1, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689a      	ldr	r2, [r3, #8]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800360e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6899      	ldr	r1, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003626:	4a58      	ldr	r2, [pc, #352]	; (8003788 <ADC_Init+0x1f4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d022      	beq.n	8003672 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800363a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6899      	ldr	r1, [r3, #8]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800365c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6899      	ldr	r1, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	609a      	str	r2, [r3, #8]
 8003670:	e00f      	b.n	8003692 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003680:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003690:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0202 	bic.w	r2, r2, #2
 80036a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6899      	ldr	r1, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	7e1b      	ldrb	r3, [r3, #24]
 80036ac:	005a      	lsls	r2, r3, #1
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d01b      	beq.n	80036f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80036de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	3b01      	subs	r3, #1
 80036ec:	035a      	lsls	r2, r3, #13
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	605a      	str	r2, [r3, #4]
 80036f6:	e007      	b.n	8003708 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003706:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003716:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	3b01      	subs	r3, #1
 8003724:	051a      	lsls	r2, r3, #20
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800373c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	6899      	ldr	r1, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800374a:	025a      	lsls	r2, r3, #9
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003762:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6899      	ldr	r1, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	029a      	lsls	r2, r3, #10
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	609a      	str	r2, [r3, #8]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	40012300 	.word	0x40012300
 8003788:	0f000001 	.word	0x0f000001

0800378c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f003 0307 	and.w	r3, r3, #7
 80037ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b0:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <__NVIC_SetPriorityGrouping+0x44>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037bc:	4013      	ands	r3, r2
 80037be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037d2:	4a04      	ldr	r2, [pc, #16]	; (80037e4 <__NVIC_SetPriorityGrouping+0x44>)
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	60d3      	str	r3, [r2, #12]
}
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037ec:	4b04      	ldr	r3, [pc, #16]	; (8003800 <__NVIC_GetPriorityGrouping+0x18>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	0a1b      	lsrs	r3, r3, #8
 80037f2:	f003 0307 	and.w	r3, r3, #7
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800380e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003812:	2b00      	cmp	r3, #0
 8003814:	db0b      	blt.n	800382e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	f003 021f 	and.w	r2, r3, #31
 800381c:	4907      	ldr	r1, [pc, #28]	; (800383c <__NVIC_EnableIRQ+0x38>)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	2001      	movs	r0, #1
 8003826:	fa00 f202 	lsl.w	r2, r0, r2
 800382a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800382e:	bf00      	nop
 8003830:	370c      	adds	r7, #12
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	e000e100 	.word	0xe000e100

08003840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	6039      	str	r1, [r7, #0]
 800384a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003850:	2b00      	cmp	r3, #0
 8003852:	db0a      	blt.n	800386a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	b2da      	uxtb	r2, r3
 8003858:	490c      	ldr	r1, [pc, #48]	; (800388c <__NVIC_SetPriority+0x4c>)
 800385a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385e:	0112      	lsls	r2, r2, #4
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	440b      	add	r3, r1
 8003864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003868:	e00a      	b.n	8003880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	b2da      	uxtb	r2, r3
 800386e:	4908      	ldr	r1, [pc, #32]	; (8003890 <__NVIC_SetPriority+0x50>)
 8003870:	79fb      	ldrb	r3, [r7, #7]
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	3b04      	subs	r3, #4
 8003878:	0112      	lsls	r2, r2, #4
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	440b      	add	r3, r1
 800387e:	761a      	strb	r2, [r3, #24]
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000e100 	.word	0xe000e100
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003894:	b480      	push	{r7}
 8003896:	b089      	sub	sp, #36	; 0x24
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f1c3 0307 	rsb	r3, r3, #7
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	bf28      	it	cs
 80038b2:	2304      	movcs	r3, #4
 80038b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	3304      	adds	r3, #4
 80038ba:	2b06      	cmp	r3, #6
 80038bc:	d902      	bls.n	80038c4 <NVIC_EncodePriority+0x30>
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3b03      	subs	r3, #3
 80038c2:	e000      	b.n	80038c6 <NVIC_EncodePriority+0x32>
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c8:	f04f 32ff 	mov.w	r2, #4294967295
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	43da      	mvns	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	401a      	ands	r2, r3
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038dc:	f04f 31ff 	mov.w	r1, #4294967295
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	fa01 f303 	lsl.w	r3, r1, r3
 80038e6:	43d9      	mvns	r1, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ec:	4313      	orrs	r3, r2
         );
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3724      	adds	r7, #36	; 0x24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3b01      	subs	r3, #1
 8003908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800390c:	d301      	bcc.n	8003912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800390e:	2301      	movs	r3, #1
 8003910:	e00f      	b.n	8003932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003912:	4a0a      	ldr	r2, [pc, #40]	; (800393c <SysTick_Config+0x40>)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3b01      	subs	r3, #1
 8003918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800391a:	210f      	movs	r1, #15
 800391c:	f04f 30ff 	mov.w	r0, #4294967295
 8003920:	f7ff ff8e 	bl	8003840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003924:	4b05      	ldr	r3, [pc, #20]	; (800393c <SysTick_Config+0x40>)
 8003926:	2200      	movs	r2, #0
 8003928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800392a:	4b04      	ldr	r3, [pc, #16]	; (800393c <SysTick_Config+0x40>)
 800392c:	2207      	movs	r2, #7
 800392e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	e000e010 	.word	0xe000e010

08003940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f7ff ff29 	bl	80037a0 <__NVIC_SetPriorityGrouping>
}
 800394e:	bf00      	nop
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003956:	b580      	push	{r7, lr}
 8003958:	b086      	sub	sp, #24
 800395a:	af00      	add	r7, sp, #0
 800395c:	4603      	mov	r3, r0
 800395e:	60b9      	str	r1, [r7, #8]
 8003960:	607a      	str	r2, [r7, #4]
 8003962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003968:	f7ff ff3e 	bl	80037e8 <__NVIC_GetPriorityGrouping>
 800396c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68b9      	ldr	r1, [r7, #8]
 8003972:	6978      	ldr	r0, [r7, #20]
 8003974:	f7ff ff8e 	bl	8003894 <NVIC_EncodePriority>
 8003978:	4602      	mov	r2, r0
 800397a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800397e:	4611      	mov	r1, r2
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff5d 	bl	8003840 <__NVIC_SetPriority>
}
 8003986:	bf00      	nop
 8003988:	3718      	adds	r7, #24
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	4603      	mov	r3, r0
 8003996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff ff31 	bl	8003804 <__NVIC_EnableIRQ>
}
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ffa2 	bl	80038fc <SysTick_Config>
 80039b8:	4603      	mov	r3, r0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b082      	sub	sp, #8
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e02a      	b.n	8003a2a <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d106      	bne.n	80039ee <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7fe fe31 	bl	8002650 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80039f8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6851      	ldr	r1, [r2, #4]
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6892      	ldr	r2, [r2, #8]
 8003a04:	4311      	orrs	r1, r2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6952      	ldr	r2, [r2, #20]
 8003a0a:	4311      	orrs	r1, r2
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	430b      	orrs	r3, r1
 8003a12:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b082      	sub	sp, #8
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e014      	b.n	8003a6e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	791b      	ldrb	r3, [r3, #4]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d105      	bne.n	8003a5a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f7fe fe1d 	bl	8002694 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b082      	sub	sp, #8
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a8c:	d120      	bne.n	8003ad0 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a9c:	d118      	bne.n	8003ad0 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f043 0201 	orr.w	r2, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ab8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ac8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f82d 	bl	8003b2a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ada:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ade:	d120      	bne.n	8003b22 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ae6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003aea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003aee:	d118      	bne.n	8003b22 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2204      	movs	r2, #4
 8003af4:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f043 0202 	orr.w	r2, r3, #2
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003b0a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003b1a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 f85d 	bl	8003bdc <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b087      	sub	sp, #28
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	795b      	ldrb	r3, [r3, #5]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <HAL_DAC_ConfigChannel+0x18>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e03c      	b.n	8003bd0 <HAL_DAC_ConfigChannel+0x92>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f003 0310 	and.w	r3, r3, #16
 8003b70:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6819      	ldr	r1, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	22c0      	movs	r2, #192	; 0xc0
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43da      	mvns	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	400a      	ands	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	371c      	adds	r7, #28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d004      	beq.n	8003c0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2280      	movs	r2, #128	; 0x80
 8003c08:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e00c      	b.n	8003c28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2205      	movs	r2, #5
 8003c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 0201 	bic.w	r2, r2, #1
 8003c24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b089      	sub	sp, #36	; 0x24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	61fb      	str	r3, [r7, #28]
 8003c4e:	e16b      	b.n	8003f28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c50:	2201      	movs	r2, #1
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4013      	ands	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	f040 815a 	bne.w	8003f22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d005      	beq.n	8003c86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d130      	bne.n	8003ce8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	2203      	movs	r2, #3
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43db      	mvns	r3, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	68da      	ldr	r2, [r3, #12]
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	091b      	lsrs	r3, r3, #4
 8003cd2:	f003 0201 	and.w	r2, r3, #1
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 0303 	and.w	r3, r3, #3
 8003cf0:	2b03      	cmp	r3, #3
 8003cf2:	d017      	beq.n	8003d24 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	2203      	movs	r2, #3
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	43db      	mvns	r3, r3
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 0303 	and.w	r3, r3, #3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d123      	bne.n	8003d78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	08da      	lsrs	r2, r3, #3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3208      	adds	r2, #8
 8003d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	220f      	movs	r2, #15
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	69ba      	ldr	r2, [r7, #24]
 8003d50:	4013      	ands	r3, r2
 8003d52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	08da      	lsrs	r2, r3, #3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3208      	adds	r2, #8
 8003d72:	69b9      	ldr	r1, [r7, #24]
 8003d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	2203      	movs	r2, #3
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 0203 	and.w	r2, r3, #3
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 80b4 	beq.w	8003f22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	4b60      	ldr	r3, [pc, #384]	; (8003f40 <HAL_GPIO_Init+0x30c>)
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc2:	4a5f      	ldr	r2, [pc, #380]	; (8003f40 <HAL_GPIO_Init+0x30c>)
 8003dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003dca:	4b5d      	ldr	r3, [pc, #372]	; (8003f40 <HAL_GPIO_Init+0x30c>)
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dd6:	4a5b      	ldr	r2, [pc, #364]	; (8003f44 <HAL_GPIO_Init+0x310>)
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	089b      	lsrs	r3, r3, #2
 8003ddc:	3302      	adds	r3, #2
 8003dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	220f      	movs	r2, #15
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	43db      	mvns	r3, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4013      	ands	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a52      	ldr	r2, [pc, #328]	; (8003f48 <HAL_GPIO_Init+0x314>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d02b      	beq.n	8003e5a <HAL_GPIO_Init+0x226>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a51      	ldr	r2, [pc, #324]	; (8003f4c <HAL_GPIO_Init+0x318>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d025      	beq.n	8003e56 <HAL_GPIO_Init+0x222>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a50      	ldr	r2, [pc, #320]	; (8003f50 <HAL_GPIO_Init+0x31c>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d01f      	beq.n	8003e52 <HAL_GPIO_Init+0x21e>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a4f      	ldr	r2, [pc, #316]	; (8003f54 <HAL_GPIO_Init+0x320>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d019      	beq.n	8003e4e <HAL_GPIO_Init+0x21a>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a4e      	ldr	r2, [pc, #312]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d013      	beq.n	8003e4a <HAL_GPIO_Init+0x216>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a4d      	ldr	r2, [pc, #308]	; (8003f5c <HAL_GPIO_Init+0x328>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00d      	beq.n	8003e46 <HAL_GPIO_Init+0x212>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a4c      	ldr	r2, [pc, #304]	; (8003f60 <HAL_GPIO_Init+0x32c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d007      	beq.n	8003e42 <HAL_GPIO_Init+0x20e>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a4b      	ldr	r2, [pc, #300]	; (8003f64 <HAL_GPIO_Init+0x330>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d101      	bne.n	8003e3e <HAL_GPIO_Init+0x20a>
 8003e3a:	2307      	movs	r3, #7
 8003e3c:	e00e      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e3e:	2308      	movs	r3, #8
 8003e40:	e00c      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e42:	2306      	movs	r3, #6
 8003e44:	e00a      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e46:	2305      	movs	r3, #5
 8003e48:	e008      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e4a:	2304      	movs	r3, #4
 8003e4c:	e006      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e004      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e52:	2302      	movs	r3, #2
 8003e54:	e002      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <HAL_GPIO_Init+0x228>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	69fa      	ldr	r2, [r7, #28]
 8003e5e:	f002 0203 	and.w	r2, r2, #3
 8003e62:	0092      	lsls	r2, r2, #2
 8003e64:	4093      	lsls	r3, r2
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e6c:	4935      	ldr	r1, [pc, #212]	; (8003f44 <HAL_GPIO_Init+0x310>)
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	089b      	lsrs	r3, r3, #2
 8003e72:	3302      	adds	r3, #2
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e7a:	4b3b      	ldr	r3, [pc, #236]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	43db      	mvns	r3, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4013      	ands	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e9e:	4a32      	ldr	r2, [pc, #200]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ea4:	4b30      	ldr	r3, [pc, #192]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	43db      	mvns	r3, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ec8:	4a27      	ldr	r2, [pc, #156]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ece:	4b26      	ldr	r3, [pc, #152]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4013      	ands	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ef2:	4a1d      	ldr	r2, [pc, #116]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ef8:	4b1b      	ldr	r3, [pc, #108]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	43db      	mvns	r3, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	4013      	ands	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f1c:	4a12      	ldr	r2, [pc, #72]	; (8003f68 <HAL_GPIO_Init+0x334>)
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	3301      	adds	r3, #1
 8003f26:	61fb      	str	r3, [r7, #28]
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	2b0f      	cmp	r3, #15
 8003f2c:	f67f ae90 	bls.w	8003c50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	3724      	adds	r7, #36	; 0x24
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40023800 	.word	0x40023800
 8003f44:	40013800 	.word	0x40013800
 8003f48:	40020000 	.word	0x40020000
 8003f4c:	40020400 	.word	0x40020400
 8003f50:	40020800 	.word	0x40020800
 8003f54:	40020c00 	.word	0x40020c00
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40021400 	.word	0x40021400
 8003f60:	40021800 	.word	0x40021800
 8003f64:	40021c00 	.word	0x40021c00
 8003f68:	40013c00 	.word	0x40013c00

08003f6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f84:	2301      	movs	r3, #1
 8003f86:	73fb      	strb	r3, [r7, #15]
 8003f88:	e001      	b.n	8003f8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	807b      	strh	r3, [r7, #2]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fac:	787b      	ldrb	r3, [r7, #1]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fb2:	887a      	ldrh	r2, [r7, #2]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fb8:	e003      	b.n	8003fc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fba:	887b      	ldrh	r3, [r7, #2]
 8003fbc:	041a      	lsls	r2, r3, #16
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	619a      	str	r2, [r3, #24]
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
	...

08003fd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003fda:	4b08      	ldr	r3, [pc, #32]	; (8003ffc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fdc:	695a      	ldr	r2, [r3, #20]
 8003fde:	88fb      	ldrh	r3, [r7, #6]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d006      	beq.n	8003ff4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fe6:	4a05      	ldr	r2, [pc, #20]	; (8003ffc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fe8:	88fb      	ldrh	r3, [r7, #6]
 8003fea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fec:	88fb      	ldrh	r3, [r7, #6]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fd fbfe 	bl	80017f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ff4:	bf00      	nop
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40013c00 	.word	0x40013c00

08004000 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e12b      	b.n	800426a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d106      	bne.n	800402c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7fe fb80 	bl	800272c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2224      	movs	r2, #36	; 0x24
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 0201 	bic.w	r2, r2, #1
 8004042:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004052:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004062:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004064:	f002 f9ea 	bl	800643c <HAL_RCC_GetPCLK1Freq>
 8004068:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	4a81      	ldr	r2, [pc, #516]	; (8004274 <HAL_I2C_Init+0x274>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d807      	bhi.n	8004084 <HAL_I2C_Init+0x84>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4a80      	ldr	r2, [pc, #512]	; (8004278 <HAL_I2C_Init+0x278>)
 8004078:	4293      	cmp	r3, r2
 800407a:	bf94      	ite	ls
 800407c:	2301      	movls	r3, #1
 800407e:	2300      	movhi	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	e006      	b.n	8004092 <HAL_I2C_Init+0x92>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4a7d      	ldr	r2, [pc, #500]	; (800427c <HAL_I2C_Init+0x27c>)
 8004088:	4293      	cmp	r3, r2
 800408a:	bf94      	ite	ls
 800408c:	2301      	movls	r3, #1
 800408e:	2300      	movhi	r3, #0
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e0e7      	b.n	800426a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4a78      	ldr	r2, [pc, #480]	; (8004280 <HAL_I2C_Init+0x280>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	0c9b      	lsrs	r3, r3, #18
 80040a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	4a6a      	ldr	r2, [pc, #424]	; (8004274 <HAL_I2C_Init+0x274>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d802      	bhi.n	80040d4 <HAL_I2C_Init+0xd4>
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	3301      	adds	r3, #1
 80040d2:	e009      	b.n	80040e8 <HAL_I2C_Init+0xe8>
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	4a69      	ldr	r2, [pc, #420]	; (8004284 <HAL_I2C_Init+0x284>)
 80040e0:	fba2 2303 	umull	r2, r3, r2, r3
 80040e4:	099b      	lsrs	r3, r3, #6
 80040e6:	3301      	adds	r3, #1
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	430b      	orrs	r3, r1
 80040ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80040fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	495c      	ldr	r1, [pc, #368]	; (8004274 <HAL_I2C_Init+0x274>)
 8004104:	428b      	cmp	r3, r1
 8004106:	d819      	bhi.n	800413c <HAL_I2C_Init+0x13c>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	1e59      	subs	r1, r3, #1
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	fbb1 f3f3 	udiv	r3, r1, r3
 8004116:	1c59      	adds	r1, r3, #1
 8004118:	f640 73fc 	movw	r3, #4092	; 0xffc
 800411c:	400b      	ands	r3, r1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <HAL_I2C_Init+0x138>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	1e59      	subs	r1, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004130:	3301      	adds	r3, #1
 8004132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004136:	e051      	b.n	80041dc <HAL_I2C_Init+0x1dc>
 8004138:	2304      	movs	r3, #4
 800413a:	e04f      	b.n	80041dc <HAL_I2C_Init+0x1dc>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d111      	bne.n	8004168 <HAL_I2C_Init+0x168>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	1e58      	subs	r0, r3, #1
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6859      	ldr	r1, [r3, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	440b      	add	r3, r1
 8004152:	fbb0 f3f3 	udiv	r3, r0, r3
 8004156:	3301      	adds	r3, #1
 8004158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800415c:	2b00      	cmp	r3, #0
 800415e:	bf0c      	ite	eq
 8004160:	2301      	moveq	r3, #1
 8004162:	2300      	movne	r3, #0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	e012      	b.n	800418e <HAL_I2C_Init+0x18e>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	1e58      	subs	r0, r3, #1
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6859      	ldr	r1, [r3, #4]
 8004170:	460b      	mov	r3, r1
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	0099      	lsls	r1, r3, #2
 8004178:	440b      	add	r3, r1
 800417a:	fbb0 f3f3 	udiv	r3, r0, r3
 800417e:	3301      	adds	r3, #1
 8004180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004184:	2b00      	cmp	r3, #0
 8004186:	bf0c      	ite	eq
 8004188:	2301      	moveq	r3, #1
 800418a:	2300      	movne	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <HAL_I2C_Init+0x196>
 8004192:	2301      	movs	r3, #1
 8004194:	e022      	b.n	80041dc <HAL_I2C_Init+0x1dc>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10e      	bne.n	80041bc <HAL_I2C_Init+0x1bc>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	1e58      	subs	r0, r3, #1
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6859      	ldr	r1, [r3, #4]
 80041a6:	460b      	mov	r3, r1
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	440b      	add	r3, r1
 80041ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80041b0:	3301      	adds	r3, #1
 80041b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041ba:	e00f      	b.n	80041dc <HAL_I2C_Init+0x1dc>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	1e58      	subs	r0, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6859      	ldr	r1, [r3, #4]
 80041c4:	460b      	mov	r3, r1
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	440b      	add	r3, r1
 80041ca:	0099      	lsls	r1, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80041d2:	3301      	adds	r3, #1
 80041d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	6809      	ldr	r1, [r1, #0]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69da      	ldr	r2, [r3, #28]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800420a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6911      	ldr	r1, [r2, #16]
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	68d2      	ldr	r2, [r2, #12]
 8004216:	4311      	orrs	r1, r2
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	430b      	orrs	r3, r1
 800421e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695a      	ldr	r2, [r3, #20]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	000186a0 	.word	0x000186a0
 8004278:	001e847f 	.word	0x001e847f
 800427c:	003d08ff 	.word	0x003d08ff
 8004280:	431bde83 	.word	0x431bde83
 8004284:	10624dd3 	.word	0x10624dd3

08004288 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af02      	add	r7, sp, #8
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	4608      	mov	r0, r1
 8004292:	4611      	mov	r1, r2
 8004294:	461a      	mov	r2, r3
 8004296:	4603      	mov	r3, r0
 8004298:	817b      	strh	r3, [r7, #10]
 800429a:	460b      	mov	r3, r1
 800429c:	813b      	strh	r3, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042a2:	f7fe fe83 	bl	8002fac <HAL_GetTick>
 80042a6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b20      	cmp	r3, #32
 80042b2:	f040 80d9 	bne.w	8004468 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	2319      	movs	r3, #25
 80042bc:	2201      	movs	r2, #1
 80042be:	496d      	ldr	r1, [pc, #436]	; (8004474 <HAL_I2C_Mem_Write+0x1ec>)
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 f971 	bl	80045a8 <I2C_WaitOnFlagUntilTimeout>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80042cc:	2302      	movs	r3, #2
 80042ce:	e0cc      	b.n	800446a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d101      	bne.n	80042de <HAL_I2C_Mem_Write+0x56>
 80042da:	2302      	movs	r3, #2
 80042dc:	e0c5      	b.n	800446a <HAL_I2C_Mem_Write+0x1e2>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d007      	beq.n	8004304 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0201 	orr.w	r2, r2, #1
 8004302:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004312:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2221      	movs	r2, #33	; 0x21
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2240      	movs	r2, #64	; 0x40
 8004320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a3a      	ldr	r2, [r7, #32]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004334:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4a4d      	ldr	r2, [pc, #308]	; (8004478 <HAL_I2C_Mem_Write+0x1f0>)
 8004344:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004346:	88f8      	ldrh	r0, [r7, #6]
 8004348:	893a      	ldrh	r2, [r7, #8]
 800434a:	8979      	ldrh	r1, [r7, #10]
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	9301      	str	r3, [sp, #4]
 8004350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	4603      	mov	r3, r0
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f890 	bl	800447c <I2C_RequestMemoryWrite>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d052      	beq.n	8004408 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e081      	b.n	800446a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f9f2 	bl	8004754 <I2C_WaitOnTXEFlagUntilTimeout>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00d      	beq.n	8004392 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	2b04      	cmp	r3, #4
 800437c:	d107      	bne.n	800438e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800438c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e06b      	b.n	800446a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	781a      	ldrb	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ac:	3b01      	subs	r3, #1
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	3b01      	subs	r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d11b      	bne.n	8004408 <HAL_I2C_Mem_Write+0x180>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d017      	beq.n	8004408 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043dc:	781a      	ldrb	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f2:	3b01      	subs	r3, #1
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043fe:	b29b      	uxth	r3, r3
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1aa      	bne.n	8004366 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f9de 	bl	80047d6 <I2C_WaitOnBTFFlagUntilTimeout>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00d      	beq.n	800443c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004424:	2b04      	cmp	r3, #4
 8004426:	d107      	bne.n	8004438 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004436:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e016      	b.n	800446a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800444a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2220      	movs	r2, #32
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004464:	2300      	movs	r3, #0
 8004466:	e000      	b.n	800446a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004468:	2302      	movs	r3, #2
  }
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	00100002 	.word	0x00100002
 8004478:	ffff0000 	.word	0xffff0000

0800447c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af02      	add	r7, sp, #8
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	4608      	mov	r0, r1
 8004486:	4611      	mov	r1, r2
 8004488:	461a      	mov	r2, r3
 800448a:	4603      	mov	r3, r0
 800448c:	817b      	strh	r3, [r7, #10]
 800448e:	460b      	mov	r3, r1
 8004490:	813b      	strh	r3, [r7, #8]
 8004492:	4613      	mov	r3, r2
 8004494:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	6a3b      	ldr	r3, [r7, #32]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f878 	bl	80045a8 <I2C_WaitOnFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00d      	beq.n	80044da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044cc:	d103      	bne.n	80044d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e05f      	b.n	800459a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044da:	897b      	ldrh	r3, [r7, #10]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	461a      	mov	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ec:	6a3a      	ldr	r2, [r7, #32]
 80044ee:	492d      	ldr	r1, [pc, #180]	; (80045a4 <I2C_RequestMemoryWrite+0x128>)
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f8b0 	bl	8004656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e04c      	b.n	800459a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004518:	6a39      	ldr	r1, [r7, #32]
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 f91a 	bl	8004754 <I2C_WaitOnTXEFlagUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00d      	beq.n	8004542 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452a:	2b04      	cmp	r3, #4
 800452c:	d107      	bne.n	800453e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800453c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e02b      	b.n	800459a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d105      	bne.n	8004554 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004548:	893b      	ldrh	r3, [r7, #8]
 800454a:	b2da      	uxtb	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	611a      	str	r2, [r3, #16]
 8004552:	e021      	b.n	8004598 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004554:	893b      	ldrh	r3, [r7, #8]
 8004556:	0a1b      	lsrs	r3, r3, #8
 8004558:	b29b      	uxth	r3, r3
 800455a:	b2da      	uxtb	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004564:	6a39      	ldr	r1, [r7, #32]
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f000 f8f4 	bl	8004754 <I2C_WaitOnTXEFlagUntilTimeout>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00d      	beq.n	800458e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004576:	2b04      	cmp	r3, #4
 8004578:	d107      	bne.n	800458a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004588:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e005      	b.n	800459a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800458e:	893b      	ldrh	r3, [r7, #8]
 8004590:	b2da      	uxtb	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3718      	adds	r7, #24
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	00010002 	.word	0x00010002

080045a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	4613      	mov	r3, r2
 80045b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045b8:	e025      	b.n	8004606 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c0:	d021      	beq.n	8004606 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c2:	f7fe fcf3 	bl	8002fac <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	683a      	ldr	r2, [r7, #0]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d302      	bcc.n	80045d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d116      	bne.n	8004606 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	f043 0220 	orr.w	r2, r3, #32
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e023      	b.n	800464e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	0c1b      	lsrs	r3, r3, #16
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b01      	cmp	r3, #1
 800460e:	d10d      	bne.n	800462c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	43da      	mvns	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4013      	ands	r3, r2
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	bf0c      	ite	eq
 8004622:	2301      	moveq	r3, #1
 8004624:	2300      	movne	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
 800462a:	e00c      	b.n	8004646 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	43da      	mvns	r2, r3
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4013      	ands	r3, r2
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	bf0c      	ite	eq
 800463e:	2301      	moveq	r3, #1
 8004640:	2300      	movne	r3, #0
 8004642:	b2db      	uxtb	r3, r3
 8004644:	461a      	mov	r2, r3
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	429a      	cmp	r2, r3
 800464a:	d0b6      	beq.n	80045ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	607a      	str	r2, [r7, #4]
 8004662:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004664:	e051      	b.n	800470a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004674:	d123      	bne.n	80046be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004684:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800468e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2220      	movs	r2, #32
 800469a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	f043 0204 	orr.w	r2, r3, #4
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e046      	b.n	800474c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c4:	d021      	beq.n	800470a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c6:	f7fe fc71 	bl	8002fac <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d302      	bcc.n	80046dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d116      	bne.n	800470a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2220      	movs	r2, #32
 80046e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	f043 0220 	orr.w	r2, r3, #32
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e020      	b.n	800474c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	0c1b      	lsrs	r3, r3, #16
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d10c      	bne.n	800472e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	43da      	mvns	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	b29b      	uxth	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	bf14      	ite	ne
 8004726:	2301      	movne	r3, #1
 8004728:	2300      	moveq	r3, #0
 800472a:	b2db      	uxtb	r3, r3
 800472c:	e00b      	b.n	8004746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	43da      	mvns	r2, r3
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	4013      	ands	r3, r2
 800473a:	b29b      	uxth	r3, r3
 800473c:	2b00      	cmp	r3, #0
 800473e:	bf14      	ite	ne
 8004740:	2301      	movne	r3, #1
 8004742:	2300      	moveq	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d18d      	bne.n	8004666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004760:	e02d      	b.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 f878 	bl	8004858 <I2C_IsAcknowledgeFailed>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e02d      	b.n	80047ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004778:	d021      	beq.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477a:	f7fe fc17 	bl	8002fac <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	429a      	cmp	r2, r3
 8004788:	d302      	bcc.n	8004790 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d116      	bne.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f043 0220 	orr.w	r2, r3, #32
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e007      	b.n	80047ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047c8:	2b80      	cmp	r3, #128	; 0x80
 80047ca:	d1ca      	bne.n	8004762 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b084      	sub	sp, #16
 80047da:	af00      	add	r7, sp, #0
 80047dc:	60f8      	str	r0, [r7, #12]
 80047de:	60b9      	str	r1, [r7, #8]
 80047e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047e2:	e02d      	b.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f837 	bl	8004858 <I2C_IsAcknowledgeFailed>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e02d      	b.n	8004850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fa:	d021      	beq.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047fc:	f7fe fbd6 	bl	8002fac <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	429a      	cmp	r2, r3
 800480a:	d302      	bcc.n	8004812 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d116      	bne.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2220      	movs	r2, #32
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	f043 0220 	orr.w	r2, r3, #32
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e007      	b.n	8004850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b04      	cmp	r3, #4
 800484c:	d1ca      	bne.n	80047e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800486a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800486e:	d11b      	bne.n	80048a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004878:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2220      	movs	r2, #32
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004894:	f043 0204 	orr.w	r2, r3, #4
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80048b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b8:	b08f      	sub	sp, #60	; 0x3c
 80048ba:	af0a      	add	r7, sp, #40	; 0x28
 80048bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e10f      	b.n	8004ae8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f008 fade 	bl	800cea4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2203      	movs	r2, #3
 80048ec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d102      	bne.n	8004902 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f005 f993 	bl	8009c32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	603b      	str	r3, [r7, #0]
 8004912:	687e      	ldr	r6, [r7, #4]
 8004914:	466d      	mov	r5, sp
 8004916:	f106 0410 	add.w	r4, r6, #16
 800491a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800491c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800491e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004920:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004922:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004926:	e885 0003 	stmia.w	r5, {r0, r1}
 800492a:	1d33      	adds	r3, r6, #4
 800492c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800492e:	6838      	ldr	r0, [r7, #0]
 8004930:	f005 f86a 	bl	8009a08 <USB_CoreInit>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2202      	movs	r2, #2
 800493e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e0d0      	b.n	8004ae8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2100      	movs	r1, #0
 800494c:	4618      	mov	r0, r3
 800494e:	f005 f981 	bl	8009c54 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004952:	2300      	movs	r3, #0
 8004954:	73fb      	strb	r3, [r7, #15]
 8004956:	e04a      	b.n	80049ee <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004958:	7bfa      	ldrb	r2, [r7, #15]
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	4613      	mov	r3, r2
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	1a9b      	subs	r3, r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	333d      	adds	r3, #61	; 0x3d
 8004968:	2201      	movs	r2, #1
 800496a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800496c:	7bfa      	ldrb	r2, [r7, #15]
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	4613      	mov	r3, r2
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	1a9b      	subs	r3, r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	440b      	add	r3, r1
 800497a:	333c      	adds	r3, #60	; 0x3c
 800497c:	7bfa      	ldrb	r2, [r7, #15]
 800497e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004980:	7bfa      	ldrb	r2, [r7, #15]
 8004982:	7bfb      	ldrb	r3, [r7, #15]
 8004984:	b298      	uxth	r0, r3
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	4613      	mov	r3, r2
 800498a:	00db      	lsls	r3, r3, #3
 800498c:	1a9b      	subs	r3, r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	440b      	add	r3, r1
 8004992:	3342      	adds	r3, #66	; 0x42
 8004994:	4602      	mov	r2, r0
 8004996:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004998:	7bfa      	ldrb	r2, [r7, #15]
 800499a:	6879      	ldr	r1, [r7, #4]
 800499c:	4613      	mov	r3, r2
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	1a9b      	subs	r3, r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	440b      	add	r3, r1
 80049a6:	333f      	adds	r3, #63	; 0x3f
 80049a8:	2200      	movs	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80049ac:	7bfa      	ldrb	r2, [r7, #15]
 80049ae:	6879      	ldr	r1, [r7, #4]
 80049b0:	4613      	mov	r3, r2
 80049b2:	00db      	lsls	r3, r3, #3
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	440b      	add	r3, r1
 80049ba:	3344      	adds	r3, #68	; 0x44
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80049c0:	7bfa      	ldrb	r2, [r7, #15]
 80049c2:	6879      	ldr	r1, [r7, #4]
 80049c4:	4613      	mov	r3, r2
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	440b      	add	r3, r1
 80049ce:	3348      	adds	r3, #72	; 0x48
 80049d0:	2200      	movs	r2, #0
 80049d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80049d4:	7bfa      	ldrb	r2, [r7, #15]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	4613      	mov	r3, r2
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	440b      	add	r3, r1
 80049e2:	3350      	adds	r3, #80	; 0x50
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
 80049ea:	3301      	adds	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
 80049ee:	7bfa      	ldrb	r2, [r7, #15]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d3af      	bcc.n	8004958 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049f8:	2300      	movs	r3, #0
 80049fa:	73fb      	strb	r3, [r7, #15]
 80049fc:	e044      	b.n	8004a88 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80049fe:	7bfa      	ldrb	r2, [r7, #15]
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	4613      	mov	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	1a9b      	subs	r3, r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004a10:	2200      	movs	r2, #0
 8004a12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004a14:	7bfa      	ldrb	r2, [r7, #15]
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	1a9b      	subs	r3, r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004a26:	7bfa      	ldrb	r2, [r7, #15]
 8004a28:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a2a:	7bfa      	ldrb	r2, [r7, #15]
 8004a2c:	6879      	ldr	r1, [r7, #4]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	1a9b      	subs	r3, r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	440b      	add	r3, r1
 8004a38:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004a40:	7bfa      	ldrb	r2, [r7, #15]
 8004a42:	6879      	ldr	r1, [r7, #4]
 8004a44:	4613      	mov	r3, r2
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	1a9b      	subs	r3, r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	440b      	add	r3, r1
 8004a4e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004a56:	7bfa      	ldrb	r2, [r7, #15]
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	00db      	lsls	r3, r3, #3
 8004a5e:	1a9b      	subs	r3, r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	440b      	add	r3, r1
 8004a64:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004a6c:	7bfa      	ldrb	r2, [r7, #15]
 8004a6e:	6879      	ldr	r1, [r7, #4]
 8004a70:	4613      	mov	r3, r2
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	1a9b      	subs	r3, r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004a7e:	2200      	movs	r2, #0
 8004a80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a82:	7bfb      	ldrb	r3, [r7, #15]
 8004a84:	3301      	adds	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
 8004a88:	7bfa      	ldrb	r2, [r7, #15]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d3b5      	bcc.n	80049fe <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	603b      	str	r3, [r7, #0]
 8004a98:	687e      	ldr	r6, [r7, #4]
 8004a9a:	466d      	mov	r5, sp
 8004a9c:	f106 0410 	add.w	r4, r6, #16
 8004aa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004aa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004aa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004aa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004aa8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004aac:	e885 0003 	stmia.w	r5, {r0, r1}
 8004ab0:	1d33      	adds	r3, r6, #4
 8004ab2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ab4:	6838      	ldr	r0, [r7, #0]
 8004ab6:	f005 f8f7 	bl	8009ca8 <USB_DevInit>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e00d      	b.n	8004ae8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f006 f93f 	bl	800ad64 <USB_DevDisconnect>

  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3714      	adds	r7, #20
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004af0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_PCD_Start+0x1c>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e020      	b.n	8004b4e <HAL_PCD_Start+0x5e>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d109      	bne.n	8004b30 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d005      	beq.n	8004b30 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b28:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f005 f86b 	bl	8009c10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f006 f8ef 	bl	800ad22 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004b56:	b590      	push	{r4, r7, lr}
 8004b58:	b08d      	sub	sp, #52	; 0x34
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f006 f9ad 	bl	800aecc <USB_GetMode>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f040 839d 	bne.w	80052b4 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f006 f911 	bl	800ada6 <USB_ReadInterrupts>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 8393 	beq.w	80052b2 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f006 f908 	bl	800ada6 <USB_ReadInterrupts>
 8004b96:	4603      	mov	r3, r0
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d107      	bne.n	8004bb0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695a      	ldr	r2, [r3, #20]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f002 0202 	and.w	r2, r2, #2
 8004bae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f006 f8f6 	bl	800ada6 <USB_ReadInterrupts>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	2b10      	cmp	r3, #16
 8004bc2:	d161      	bne.n	8004c88 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699a      	ldr	r2, [r3, #24]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 0210 	bic.w	r2, r2, #16
 8004bd2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	f003 020f 	and.w	r2, r3, #15
 8004be0:	4613      	mov	r3, r2
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	4413      	add	r3, r2
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	0c5b      	lsrs	r3, r3, #17
 8004bf8:	f003 030f 	and.w	r3, r3, #15
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d124      	bne.n	8004c4a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d035      	beq.n	8004c78 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	091b      	lsrs	r3, r3, #4
 8004c14:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004c16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	6a38      	ldr	r0, [r7, #32]
 8004c20:	f005 ff5c 	bl	800aadc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	68da      	ldr	r2, [r3, #12]
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	091b      	lsrs	r3, r3, #4
 8004c2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c30:	441a      	add	r2, r3
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	699a      	ldr	r2, [r3, #24]
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c42:	441a      	add	r2, r3
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	619a      	str	r2, [r3, #24]
 8004c48:	e016      	b.n	8004c78 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	0c5b      	lsrs	r3, r3, #17
 8004c4e:	f003 030f 	and.w	r3, r3, #15
 8004c52:	2b06      	cmp	r3, #6
 8004c54:	d110      	bne.n	8004c78 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c5c:	2208      	movs	r2, #8
 8004c5e:	4619      	mov	r1, r3
 8004c60:	6a38      	ldr	r0, [r7, #32]
 8004c62:	f005 ff3b 	bl	800aadc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	699a      	ldr	r2, [r3, #24]
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	091b      	lsrs	r3, r3, #4
 8004c6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c72:	441a      	add	r2, r3
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	699a      	ldr	r2, [r3, #24]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0210 	orr.w	r2, r2, #16
 8004c86:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f006 f88a 	bl	800ada6 <USB_ReadInterrupts>
 8004c92:	4603      	mov	r3, r0
 8004c94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c98:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004c9c:	d16e      	bne.n	8004d7c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f006 f890 	bl	800adcc <USB_ReadDevAllOutEpInterrupt>
 8004cac:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004cae:	e062      	b.n	8004d76 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d057      	beq.n	8004d6a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc0:	b2d2      	uxtb	r2, r2
 8004cc2:	4611      	mov	r1, r2
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f006 f8b5 	bl	800ae34 <USB_ReadDevOutEPInterrupt>
 8004cca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00c      	beq.n	8004cf0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd8:	015a      	lsls	r2, r3, #5
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	4413      	add	r3, r2
 8004cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004ce8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 fdb0 	bl	8005850 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00c      	beq.n	8004d14 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfc:	015a      	lsls	r2, r3, #5
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	4413      	add	r3, r2
 8004d02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d06:	461a      	mov	r2, r3
 8004d08:	2308      	movs	r3, #8
 8004d0a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004d0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 feaa 	bl	8005a68 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	f003 0310 	and.w	r3, r3, #16
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d008      	beq.n	8004d30 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d20:	015a      	lsls	r2, r3, #5
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	4413      	add	r3, r2
 8004d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	2310      	movs	r3, #16
 8004d2e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	f003 0320 	and.w	r3, r3, #32
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d008      	beq.n	8004d4c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d46:	461a      	mov	r2, r3
 8004d48:	2320      	movs	r3, #32
 8004d4a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d009      	beq.n	8004d6a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d58:	015a      	lsls	r2, r3, #5
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d62:	461a      	mov	r2, r3
 8004d64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d68:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d72:	085b      	lsrs	r3, r3, #1
 8004d74:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d199      	bne.n	8004cb0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f006 f810 	bl	800ada6 <USB_ReadInterrupts>
 8004d86:	4603      	mov	r3, r0
 8004d88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d90:	f040 80c0 	bne.w	8004f14 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f006 f831 	bl	800ae00 <USB_ReadDevAllInEpInterrupt>
 8004d9e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004da4:	e0b2      	b.n	8004f0c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 80a7 	beq.w	8004f00 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	4611      	mov	r1, r2
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f006 f857 	bl	800ae70 <USB_ReadDevInEPInterrupt>
 8004dc2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d057      	beq.n	8004e7e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd0:	f003 030f 	and.w	r3, r3, #15
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dda:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004de2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	43db      	mvns	r3, r3
 8004de8:	69f9      	ldr	r1, [r7, #28]
 8004dea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dee:	4013      	ands	r3, r2
 8004df0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df4:	015a      	lsls	r2, r3, #5
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	4413      	add	r3, r2
 8004dfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dfe:	461a      	mov	r2, r3
 8004e00:	2301      	movs	r3, #1
 8004e02:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d132      	bne.n	8004e72 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e10:	4613      	mov	r3, r2
 8004e12:	00db      	lsls	r3, r3, #3
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	3348      	adds	r3, #72	; 0x48
 8004e1c:	6819      	ldr	r1, [r3, #0]
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e22:	4613      	mov	r3, r2
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	1a9b      	subs	r3, r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4403      	add	r3, r0
 8004e2c:	3344      	adds	r3, #68	; 0x44
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4419      	add	r1, r3
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e36:	4613      	mov	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	1a9b      	subs	r3, r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	4403      	add	r3, r0
 8004e40:	3348      	adds	r3, #72	; 0x48
 8004e42:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d113      	bne.n	8004e72 <HAL_PCD_IRQHandler+0x31c>
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	1a9b      	subs	r3, r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	3350      	adds	r3, #80	; 0x50
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d108      	bne.n	8004e72 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6818      	ldr	r0, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	f006 f85f 	bl	800af30 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	4619      	mov	r1, r3
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f008 f8a2 	bl	800cfc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f003 0308 	and.w	r3, r3, #8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d008      	beq.n	8004e9a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	015a      	lsls	r2, r3, #5
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e94:	461a      	mov	r2, r3
 8004e96:	2308      	movs	r3, #8
 8004e98:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f003 0310 	and.w	r3, r3, #16
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d008      	beq.n	8004eb6 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	015a      	lsls	r2, r3, #5
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	4413      	add	r3, r2
 8004eac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	2310      	movs	r3, #16
 8004eb4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d008      	beq.n	8004ed2 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec2:	015a      	lsls	r2, r3, #5
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ecc:	461a      	mov	r2, r3
 8004ece:	2340      	movs	r3, #64	; 0x40
 8004ed0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d008      	beq.n	8004eee <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ede:	015a      	lsls	r2, r3, #5
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee8:	461a      	mov	r2, r3
 8004eea:	2302      	movs	r3, #2
 8004eec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004ef8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 fc1b 	bl	8005736 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f02:	3301      	adds	r3, #1
 8004f04:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f08:	085b      	lsrs	r3, r3, #1
 8004f0a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f47f af49 	bne.w	8004da6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f005 ff44 	bl	800ada6 <USB_ReadInterrupts>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f28:	d122      	bne.n	8004f70 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	69fa      	ldr	r2, [r7, #28]
 8004f34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f38:	f023 0301 	bic.w	r3, r3, #1
 8004f3c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d108      	bne.n	8004f5a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004f50:	2100      	movs	r1, #0
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 fe26 	bl	8005ba4 <HAL_PCDEx_LPM_Callback>
 8004f58:	e002      	b.n	8004f60 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f008 f8a8 	bl	800d0b0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695a      	ldr	r2, [r3, #20]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004f6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4618      	mov	r0, r3
 8004f76:	f005 ff16 	bl	800ada6 <USB_ReadInterrupts>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f84:	d112      	bne.n	8004fac <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d102      	bne.n	8004f9c <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f008 f864 	bl	800d064 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	695a      	ldr	r2, [r3, #20]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004faa:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f005 fef8 	bl	800ada6 <USB_ReadInterrupts>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fc0:	f040 80c7 	bne.w	8005152 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fd2:	f023 0301 	bic.w	r3, r3, #1
 8004fd6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2110      	movs	r1, #16
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f004 ffc6 	bl	8009f70 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fe8:	e056      	b.n	8005098 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fec:	015a      	lsls	r2, r3, #5
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ffc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005000:	015a      	lsls	r2, r3, #5
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	4413      	add	r3, r2
 8005006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800500e:	0151      	lsls	r1, r2, #5
 8005010:	69fa      	ldr	r2, [r7, #28]
 8005012:	440a      	add	r2, r1
 8005014:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005018:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800501c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800501e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005020:	015a      	lsls	r2, r3, #5
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	4413      	add	r3, r2
 8005026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800502e:	0151      	lsls	r1, r2, #5
 8005030:	69fa      	ldr	r2, [r7, #28]
 8005032:	440a      	add	r2, r1
 8005034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005038:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800503c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800503e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005040:	015a      	lsls	r2, r3, #5
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	4413      	add	r3, r2
 8005046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800504a:	461a      	mov	r2, r3
 800504c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005050:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	4413      	add	r3, r2
 800505a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005062:	0151      	lsls	r1, r2, #5
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	440a      	add	r2, r1
 8005068:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800506c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005070:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005082:	0151      	lsls	r1, r2, #5
 8005084:	69fa      	ldr	r2, [r7, #28]
 8005086:	440a      	add	r2, r1
 8005088:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800508c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005090:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005094:	3301      	adds	r3, #1
 8005096:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800509e:	429a      	cmp	r2, r3
 80050a0:	d3a3      	bcc.n	8004fea <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	69fa      	ldr	r2, [r7, #28]
 80050ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050b0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80050b4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d016      	beq.n	80050ec <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050c8:	69fa      	ldr	r2, [r7, #28]
 80050ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050ce:	f043 030b 	orr.w	r3, r3, #11
 80050d2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050de:	69fa      	ldr	r2, [r7, #28]
 80050e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050e4:	f043 030b 	orr.w	r3, r3, #11
 80050e8:	6453      	str	r3, [r2, #68]	; 0x44
 80050ea:	e015      	b.n	8005118 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	69fa      	ldr	r2, [r7, #28]
 80050f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80050fe:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005102:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	69fa      	ldr	r2, [r7, #28]
 800510e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005112:	f043 030b 	orr.w	r3, r3, #11
 8005116:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	69fa      	ldr	r2, [r7, #28]
 8005122:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005126:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800512a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800513c:	461a      	mov	r2, r3
 800513e:	f005 fef7 	bl	800af30 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695a      	ldr	r2, [r3, #20]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005150:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f005 fe25 	bl	800ada6 <USB_ReadInterrupts>
 800515c:	4603      	mov	r3, r0
 800515e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005162:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005166:	d124      	bne.n	80051b2 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f005 febb 	bl	800aee8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f004 ff5b 	bl	800a032 <USB_GetDevSpeed>
 800517c:	4603      	mov	r3, r0
 800517e:	461a      	mov	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681c      	ldr	r4, [r3, #0]
 8005188:	f001 f94c 	bl	8006424 <HAL_RCC_GetHCLKFreq>
 800518c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005192:	b2db      	uxtb	r3, r3
 8005194:	461a      	mov	r2, r3
 8005196:	4620      	mov	r0, r4
 8005198:	f004 fc98 	bl	8009acc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f007 ff38 	bl	800d012 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695a      	ldr	r2, [r3, #20]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80051b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f005 fdf5 	bl	800ada6 <USB_ReadInterrupts>
 80051bc:	4603      	mov	r3, r0
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b08      	cmp	r3, #8
 80051c4:	d10a      	bne.n	80051dc <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f007 ff15 	bl	800cff6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695a      	ldr	r2, [r3, #20]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f002 0208 	and.w	r2, r2, #8
 80051da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f005 fde0 	bl	800ada6 <USB_ReadInterrupts>
 80051e6:	4603      	mov	r3, r0
 80051e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051f0:	d10f      	bne.n	8005212 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80051f2:	2300      	movs	r3, #0
 80051f4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80051f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	4619      	mov	r1, r3
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f007 ff77 	bl	800d0f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	695a      	ldr	r2, [r3, #20]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005210:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4618      	mov	r0, r3
 8005218:	f005 fdc5 	bl	800ada6 <USB_ReadInterrupts>
 800521c:	4603      	mov	r3, r0
 800521e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005222:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005226:	d10f      	bne.n	8005248 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800522c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522e:	b2db      	uxtb	r3, r3
 8005230:	4619      	mov	r1, r3
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f007 ff4a 	bl	800d0cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	695a      	ldr	r2, [r3, #20]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005246:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4618      	mov	r0, r3
 800524e:	f005 fdaa 	bl	800ada6 <USB_ReadInterrupts>
 8005252:	4603      	mov	r3, r0
 8005254:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525c:	d10a      	bne.n	8005274 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f007 ff58 	bl	800d114 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	695a      	ldr	r2, [r3, #20]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005272:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4618      	mov	r0, r3
 800527a:	f005 fd94 	bl	800ada6 <USB_ReadInterrupts>
 800527e:	4603      	mov	r3, r0
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b04      	cmp	r3, #4
 8005286:	d115      	bne.n	80052b4 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	2b00      	cmp	r3, #0
 8005298:	d002      	beq.n	80052a0 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f007 ff48 	bl	800d130 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6859      	ldr	r1, [r3, #4]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	69ba      	ldr	r2, [r7, #24]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	605a      	str	r2, [r3, #4]
 80052b0:	e000      	b.n	80052b4 <HAL_PCD_IRQHandler+0x75e>
      return;
 80052b2:	bf00      	nop
    }
  }
}
 80052b4:	3734      	adds	r7, #52	; 0x34
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd90      	pop	{r4, r7, pc}

080052ba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b082      	sub	sp, #8
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
 80052c2:	460b      	mov	r3, r1
 80052c4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_PCD_SetAddress+0x1a>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e013      	b.n	80052fc <HAL_PCD_SetAddress+0x42>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	78fa      	ldrb	r2, [r7, #3]
 80052ea:	4611      	mov	r1, r2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f005 fcf2 	bl	800acd6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3708      	adds	r7, #8
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	4608      	mov	r0, r1
 800530e:	4611      	mov	r1, r2
 8005310:	461a      	mov	r2, r3
 8005312:	4603      	mov	r3, r0
 8005314:	70fb      	strb	r3, [r7, #3]
 8005316:	460b      	mov	r3, r1
 8005318:	803b      	strh	r3, [r7, #0]
 800531a:	4613      	mov	r3, r2
 800531c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005322:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005326:	2b00      	cmp	r3, #0
 8005328:	da0f      	bge.n	800534a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800532a:	78fb      	ldrb	r3, [r7, #3]
 800532c:	f003 020f 	and.w	r2, r3, #15
 8005330:	4613      	mov	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	1a9b      	subs	r3, r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	3338      	adds	r3, #56	; 0x38
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	4413      	add	r3, r2
 800533e:	3304      	adds	r3, #4
 8005340:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2201      	movs	r2, #1
 8005346:	705a      	strb	r2, [r3, #1]
 8005348:	e00f      	b.n	800536a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800534a:	78fb      	ldrb	r3, [r7, #3]
 800534c:	f003 020f 	and.w	r2, r3, #15
 8005350:	4613      	mov	r3, r2
 8005352:	00db      	lsls	r3, r3, #3
 8005354:	1a9b      	subs	r3, r3, r2
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	4413      	add	r3, r2
 8005360:	3304      	adds	r3, #4
 8005362:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800536a:	78fb      	ldrb	r3, [r7, #3]
 800536c:	f003 030f 	and.w	r3, r3, #15
 8005370:	b2da      	uxtb	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005376:	883a      	ldrh	r2, [r7, #0]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	78ba      	ldrb	r2, [r7, #2]
 8005380:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	785b      	ldrb	r3, [r3, #1]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d004      	beq.n	8005394 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005394:	78bb      	ldrb	r3, [r7, #2]
 8005396:	2b02      	cmp	r3, #2
 8005398:	d102      	bne.n	80053a0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d101      	bne.n	80053ae <HAL_PCD_EP_Open+0xaa>
 80053aa:	2302      	movs	r3, #2
 80053ac:	e00e      	b.n	80053cc <HAL_PCD_EP_Open+0xc8>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68f9      	ldr	r1, [r7, #12]
 80053bc:	4618      	mov	r0, r3
 80053be:	f004 fe5d 	bl	800a07c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80053ca:	7afb      	ldrb	r3, [r7, #11]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	da0f      	bge.n	8005408 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053e8:	78fb      	ldrb	r3, [r7, #3]
 80053ea:	f003 020f 	and.w	r2, r3, #15
 80053ee:	4613      	mov	r3, r2
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	1a9b      	subs	r3, r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	3338      	adds	r3, #56	; 0x38
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	4413      	add	r3, r2
 80053fc:	3304      	adds	r3, #4
 80053fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2201      	movs	r2, #1
 8005404:	705a      	strb	r2, [r3, #1]
 8005406:	e00f      	b.n	8005428 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005408:	78fb      	ldrb	r3, [r7, #3]
 800540a:	f003 020f 	and.w	r2, r3, #15
 800540e:	4613      	mov	r3, r2
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	1a9b      	subs	r3, r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	4413      	add	r3, r2
 800541e:	3304      	adds	r3, #4
 8005420:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005428:	78fb      	ldrb	r3, [r7, #3]
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	b2da      	uxtb	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800543a:	2b01      	cmp	r3, #1
 800543c:	d101      	bne.n	8005442 <HAL_PCD_EP_Close+0x6e>
 800543e:	2302      	movs	r3, #2
 8005440:	e00e      	b.n	8005460 <HAL_PCD_EP_Close+0x8c>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68f9      	ldr	r1, [r7, #12]
 8005450:	4618      	mov	r0, r3
 8005452:	f004 fe9b 	bl	800a18c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3710      	adds	r7, #16
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	607a      	str	r2, [r7, #4]
 8005472:	603b      	str	r3, [r7, #0]
 8005474:	460b      	mov	r3, r1
 8005476:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005478:	7afb      	ldrb	r3, [r7, #11]
 800547a:	f003 020f 	and.w	r2, r3, #15
 800547e:	4613      	mov	r3, r2
 8005480:	00db      	lsls	r3, r3, #3
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	4413      	add	r3, r2
 800548e:	3304      	adds	r3, #4
 8005490:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	2200      	movs	r2, #0
 80054a2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	2200      	movs	r2, #0
 80054a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054aa:	7afb      	ldrb	r3, [r7, #11]
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d102      	bne.n	80054c4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80054c4:	7afb      	ldrb	r3, [r7, #11]
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d109      	bne.n	80054e2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6818      	ldr	r0, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	461a      	mov	r2, r3
 80054da:	6979      	ldr	r1, [r7, #20]
 80054dc:	f005 f976 	bl	800a7cc <USB_EP0StartXfer>
 80054e0:	e008      	b.n	80054f4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6818      	ldr	r0, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	461a      	mov	r2, r3
 80054ee:	6979      	ldr	r1, [r7, #20]
 80054f0:	f004 ff28 	bl	800a344 <USB_EPStartXfer>
  }

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054fe:	b480      	push	{r7}
 8005500:	b083      	sub	sp, #12
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
 8005506:	460b      	mov	r3, r1
 8005508:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800550a:	78fb      	ldrb	r3, [r7, #3]
 800550c:	f003 020f 	and.w	r2, r3, #15
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	1a9b      	subs	r3, r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005520:	681b      	ldr	r3, [r3, #0]
}
 8005522:	4618      	mov	r0, r3
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr

0800552e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b086      	sub	sp, #24
 8005532:	af00      	add	r7, sp, #0
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	607a      	str	r2, [r7, #4]
 8005538:	603b      	str	r3, [r7, #0]
 800553a:	460b      	mov	r3, r1
 800553c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800553e:	7afb      	ldrb	r3, [r7, #11]
 8005540:	f003 020f 	and.w	r2, r3, #15
 8005544:	4613      	mov	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	1a9b      	subs	r3, r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	3338      	adds	r3, #56	; 0x38
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	4413      	add	r3, r2
 8005552:	3304      	adds	r3, #4
 8005554:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2200      	movs	r2, #0
 8005566:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	2201      	movs	r2, #1
 800556c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800556e:	7afb      	ldrb	r3, [r7, #11]
 8005570:	f003 030f 	and.w	r3, r3, #15
 8005574:	b2da      	uxtb	r2, r3
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d102      	bne.n	8005588 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005588:	7afb      	ldrb	r3, [r7, #11]
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	2b00      	cmp	r3, #0
 8005590:	d109      	bne.n	80055a6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6818      	ldr	r0, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	b2db      	uxtb	r3, r3
 800559c:	461a      	mov	r2, r3
 800559e:	6979      	ldr	r1, [r7, #20]
 80055a0:	f005 f914 	bl	800a7cc <USB_EP0StartXfer>
 80055a4:	e008      	b.n	80055b8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6818      	ldr	r0, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	461a      	mov	r2, r3
 80055b2:	6979      	ldr	r1, [r7, #20]
 80055b4:	f004 fec6 	bl	800a344 <USB_EPStartXfer>
  }

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3718      	adds	r7, #24
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b084      	sub	sp, #16
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
 80055ca:	460b      	mov	r3, r1
 80055cc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80055ce:	78fb      	ldrb	r3, [r7, #3]
 80055d0:	f003 020f 	and.w	r2, r3, #15
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d901      	bls.n	80055e0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e050      	b.n	8005682 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80055e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	da0f      	bge.n	8005608 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055e8:	78fb      	ldrb	r3, [r7, #3]
 80055ea:	f003 020f 	and.w	r2, r3, #15
 80055ee:	4613      	mov	r3, r2
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	1a9b      	subs	r3, r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	3338      	adds	r3, #56	; 0x38
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	4413      	add	r3, r2
 80055fc:	3304      	adds	r3, #4
 80055fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2201      	movs	r2, #1
 8005604:	705a      	strb	r2, [r3, #1]
 8005606:	e00d      	b.n	8005624 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005608:	78fa      	ldrb	r2, [r7, #3]
 800560a:	4613      	mov	r3, r2
 800560c:	00db      	lsls	r3, r3, #3
 800560e:	1a9b      	subs	r3, r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	4413      	add	r3, r2
 800561a:	3304      	adds	r3, #4
 800561c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2201      	movs	r2, #1
 8005628:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800562a:	78fb      	ldrb	r3, [r7, #3]
 800562c:	f003 030f 	and.w	r3, r3, #15
 8005630:	b2da      	uxtb	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_PCD_EP_SetStall+0x82>
 8005640:	2302      	movs	r3, #2
 8005642:	e01e      	b.n	8005682 <HAL_PCD_EP_SetStall+0xc0>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68f9      	ldr	r1, [r7, #12]
 8005652:	4618      	mov	r0, r3
 8005654:	f005 fa6b 	bl	800ab2e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005658:	78fb      	ldrb	r3, [r7, #3]
 800565a:	f003 030f 	and.w	r3, r3, #15
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10a      	bne.n	8005678 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	b2d9      	uxtb	r1, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005672:	461a      	mov	r2, r3
 8005674:	f005 fc5c 	bl	800af30 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b084      	sub	sp, #16
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	460b      	mov	r3, r1
 8005694:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005696:	78fb      	ldrb	r3, [r7, #3]
 8005698:	f003 020f 	and.w	r2, r3, #15
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d901      	bls.n	80056a8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e042      	b.n	800572e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80056a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da0f      	bge.n	80056d0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056b0:	78fb      	ldrb	r3, [r7, #3]
 80056b2:	f003 020f 	and.w	r2, r3, #15
 80056b6:	4613      	mov	r3, r2
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	1a9b      	subs	r3, r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	3338      	adds	r3, #56	; 0x38
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	4413      	add	r3, r2
 80056c4:	3304      	adds	r3, #4
 80056c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2201      	movs	r2, #1
 80056cc:	705a      	strb	r2, [r3, #1]
 80056ce:	e00f      	b.n	80056f0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	f003 020f 	and.w	r2, r3, #15
 80056d6:	4613      	mov	r3, r2
 80056d8:	00db      	lsls	r3, r3, #3
 80056da:	1a9b      	subs	r3, r3, r2
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	4413      	add	r3, r2
 80056e6:	3304      	adds	r3, #4
 80056e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056f6:	78fb      	ldrb	r3, [r7, #3]
 80056f8:	f003 030f 	and.w	r3, r3, #15
 80056fc:	b2da      	uxtb	r2, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_PCD_EP_ClrStall+0x86>
 800570c:	2302      	movs	r3, #2
 800570e:	e00e      	b.n	800572e <HAL_PCD_EP_ClrStall+0xa4>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68f9      	ldr	r1, [r7, #12]
 800571e:	4618      	mov	r0, r3
 8005720:	f005 fa73 	bl	800ac0a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b08a      	sub	sp, #40	; 0x28
 800573a:	af02      	add	r7, sp, #8
 800573c:	6078      	str	r0, [r7, #4]
 800573e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	4613      	mov	r3, r2
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	1a9b      	subs	r3, r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	3338      	adds	r3, #56	; 0x38
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	4413      	add	r3, r2
 800575a:	3304      	adds	r3, #4
 800575c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	699a      	ldr	r2, [r3, #24]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	429a      	cmp	r2, r3
 8005768:	d901      	bls.n	800576e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e06c      	b.n	8005848 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	695a      	ldr	r2, [r3, #20]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	69fa      	ldr	r2, [r7, #28]
 8005780:	429a      	cmp	r2, r3
 8005782:	d902      	bls.n	800578a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	3303      	adds	r3, #3
 800578e:	089b      	lsrs	r3, r3, #2
 8005790:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005792:	e02b      	b.n	80057ec <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	695a      	ldr	r2, [r3, #20]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	69fa      	ldr	r2, [r7, #28]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d902      	bls.n	80057b0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	3303      	adds	r3, #3
 80057b4:	089b      	lsrs	r3, r3, #2
 80057b6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	68d9      	ldr	r1, [r3, #12]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	b2da      	uxtb	r2, r3
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	4603      	mov	r3, r0
 80057ce:	6978      	ldr	r0, [r7, #20]
 80057d0:	f005 f94f 	bl	800aa72 <USB_WritePacket>

    ep->xfer_buff  += len;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68da      	ldr	r2, [r3, #12]
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	441a      	add	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	699a      	ldr	r2, [r3, #24]
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	441a      	add	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d809      	bhi.n	8005816 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	699a      	ldr	r2, [r3, #24]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800580a:	429a      	cmp	r2, r3
 800580c:	d203      	bcs.n	8005816 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1be      	bne.n	8005794 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	695a      	ldr	r2, [r3, #20]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	429a      	cmp	r2, r3
 8005820:	d811      	bhi.n	8005846 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	f003 030f 	and.w	r3, r3, #15
 8005828:	2201      	movs	r2, #1
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005836:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	43db      	mvns	r3, r3
 800583c:	6939      	ldr	r1, [r7, #16]
 800583e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005842:	4013      	ands	r3, r2
 8005844:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3720      	adds	r7, #32
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	333c      	adds	r3, #60	; 0x3c
 8005868:	3304      	adds	r3, #4
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	2b01      	cmp	r3, #1
 8005884:	f040 80a0 	bne.w	80059c8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d015      	beq.n	80058be <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4a72      	ldr	r2, [pc, #456]	; (8005a60 <PCD_EP_OutXfrComplete_int+0x210>)
 8005896:	4293      	cmp	r3, r2
 8005898:	f240 80dd 	bls.w	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 80d7 	beq.w	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	015a      	lsls	r2, r3, #5
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	4413      	add	r3, r2
 80058b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058b4:	461a      	mov	r2, r3
 80058b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058ba:	6093      	str	r3, [r2, #8]
 80058bc:	e0cb      	b.n	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d009      	beq.n	80058dc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	015a      	lsls	r2, r3, #5
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	4413      	add	r3, r2
 80058d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058d4:	461a      	mov	r2, r3
 80058d6:	2320      	movs	r3, #32
 80058d8:	6093      	str	r3, [r2, #8]
 80058da:	e0bc      	b.n	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	f040 80b7 	bne.w	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	4a5d      	ldr	r2, [pc, #372]	; (8005a60 <PCD_EP_OutXfrComplete_int+0x210>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d90f      	bls.n	8005910 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00a      	beq.n	8005910 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	015a      	lsls	r2, r3, #5
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	4413      	add	r3, r2
 8005902:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005906:	461a      	mov	r2, r3
 8005908:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800590c:	6093      	str	r3, [r2, #8]
 800590e:	e0a2      	b.n	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005910:	6879      	ldr	r1, [r7, #4]
 8005912:	683a      	ldr	r2, [r7, #0]
 8005914:	4613      	mov	r3, r2
 8005916:	00db      	lsls	r3, r3, #3
 8005918:	1a9b      	subs	r3, r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	440b      	add	r3, r1
 800591e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005922:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	0159      	lsls	r1, r3, #5
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	440b      	add	r3, r1
 800592c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005936:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	4613      	mov	r3, r2
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	1a9b      	subs	r3, r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4403      	add	r3, r0
 8005946:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800594a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800594c:	6879      	ldr	r1, [r7, #4]
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	4613      	mov	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	1a9b      	subs	r3, r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	440b      	add	r3, r1
 800595a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800595e:	6819      	ldr	r1, [r3, #0]
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	4613      	mov	r3, r2
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	1a9b      	subs	r3, r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4403      	add	r3, r0
 800596e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4419      	add	r1, r3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	4613      	mov	r3, r2
 800597c:	00db      	lsls	r3, r3, #3
 800597e:	1a9b      	subs	r3, r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4403      	add	r3, r0
 8005984:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005988:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d114      	bne.n	80059ba <PCD_EP_OutXfrComplete_int+0x16a>
 8005990:	6879      	ldr	r1, [r7, #4]
 8005992:	683a      	ldr	r2, [r7, #0]
 8005994:	4613      	mov	r3, r2
 8005996:	00db      	lsls	r3, r3, #3
 8005998:	1a9b      	subs	r3, r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	440b      	add	r3, r1
 800599e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d108      	bne.n	80059ba <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80059b2:	461a      	mov	r2, r3
 80059b4:	2101      	movs	r1, #1
 80059b6:	f005 fabb 	bl	800af30 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	4619      	mov	r1, r3
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f007 fae3 	bl	800cf8c <HAL_PCD_DataOutStageCallback>
 80059c6:	e046      	b.n	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4a26      	ldr	r2, [pc, #152]	; (8005a64 <PCD_EP_OutXfrComplete_int+0x214>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d124      	bne.n	8005a1a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059e6:	461a      	mov	r2, r3
 80059e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ec:	6093      	str	r3, [r2, #8]
 80059ee:	e032      	b.n	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f003 0320 	and.w	r3, r3, #32
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d008      	beq.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	015a      	lsls	r2, r3, #5
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	4413      	add	r3, r2
 8005a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a06:	461a      	mov	r2, r3
 8005a08:	2320      	movs	r3, #32
 8005a0a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	4619      	mov	r1, r3
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f007 faba 	bl	800cf8c <HAL_PCD_DataOutStageCallback>
 8005a18:	e01d      	b.n	8005a56 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d114      	bne.n	8005a4a <PCD_EP_OutXfrComplete_int+0x1fa>
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	4613      	mov	r3, r2
 8005a26:	00db      	lsls	r3, r3, #3
 8005a28:	1a9b      	subs	r3, r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	440b      	add	r3, r1
 8005a2e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d108      	bne.n	8005a4a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6818      	ldr	r0, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005a42:	461a      	mov	r2, r3
 8005a44:	2100      	movs	r1, #0
 8005a46:	f005 fa73 	bl	800af30 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	4619      	mov	r1, r3
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f007 fa9b 	bl	800cf8c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	4f54300a 	.word	0x4f54300a
 8005a64:	4f54310a 	.word	0x4f54310a

08005a68 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	333c      	adds	r3, #60	; 0x3c
 8005a80:	3304      	adds	r3, #4
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	4a15      	ldr	r2, [pc, #84]	; (8005af0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d90e      	bls.n	8005abc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d009      	beq.n	8005abc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	015a      	lsls	r2, r3, #5
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	4413      	add	r3, r2
 8005ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f007 fa53 	bl	800cf68 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	4a0a      	ldr	r2, [pc, #40]	; (8005af0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d90c      	bls.n	8005ae4 <PCD_EP_OutSetupPacket_int+0x7c>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d108      	bne.n	8005ae4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005adc:	461a      	mov	r2, r3
 8005ade:	2101      	movs	r1, #1
 8005ae0:	f005 fa26 	bl	800af30 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3718      	adds	r7, #24
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	4f54300a 	.word	0x4f54300a

08005af4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b085      	sub	sp, #20
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	460b      	mov	r3, r1
 8005afe:	70fb      	strb	r3, [r7, #3]
 8005b00:	4613      	mov	r3, r2
 8005b02:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005b0c:	78fb      	ldrb	r3, [r7, #3]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d107      	bne.n	8005b22 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005b12:	883b      	ldrh	r3, [r7, #0]
 8005b14:	0419      	lsls	r1, r3, #16
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68ba      	ldr	r2, [r7, #8]
 8005b1c:	430a      	orrs	r2, r1
 8005b1e:	629a      	str	r2, [r3, #40]	; 0x28
 8005b20:	e028      	b.n	8005b74 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	0c1b      	lsrs	r3, r3, #16
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]
 8005b34:	e00d      	b.n	8005b52 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	3340      	adds	r3, #64	; 0x40
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	4413      	add	r3, r2
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	0c1b      	lsrs	r3, r3, #16
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	73fb      	strb	r3, [r7, #15]
 8005b52:	7bfa      	ldrb	r2, [r7, #15]
 8005b54:	78fb      	ldrb	r3, [r7, #3]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d3ec      	bcc.n	8005b36 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005b5c:	883b      	ldrh	r3, [r7, #0]
 8005b5e:	0418      	lsls	r0, r3, #16
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6819      	ldr	r1, [r3, #0]
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	3b01      	subs	r3, #1
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	4302      	orrs	r2, r0
 8005b6c:	3340      	adds	r3, #64	; 0x40
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	440b      	add	r3, r1
 8005b72:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3714      	adds	r7, #20
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b083      	sub	sp, #12
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	887a      	ldrh	r2, [r7, #2]
 8005b94:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	460b      	mov	r3, r1
 8005bae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8005bc4:	4b06      	ldr	r3, [pc, #24]	; (8005be0 <HAL_PWR_DisableWakeUpPin+0x24>)
 8005bc6:	685a      	ldr	r2, [r3, #4]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	43db      	mvns	r3, r3
 8005bcc:	4904      	ldr	r1, [pc, #16]	; (8005be0 <HAL_PWR_DisableWakeUpPin+0x24>)
 8005bce:	4013      	ands	r3, r2
 8005bd0:	604b      	str	r3, [r1, #4]
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	40007000 	.word	0x40007000

08005be4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b086      	sub	sp, #24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e264      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d075      	beq.n	8005cee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c02:	4ba3      	ldr	r3, [pc, #652]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 030c 	and.w	r3, r3, #12
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d00c      	beq.n	8005c28 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c0e:	4ba0      	ldr	r3, [pc, #640]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c16:	2b08      	cmp	r3, #8
 8005c18:	d112      	bne.n	8005c40 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c1a:	4b9d      	ldr	r3, [pc, #628]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c26:	d10b      	bne.n	8005c40 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c28:	4b99      	ldr	r3, [pc, #612]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d05b      	beq.n	8005cec <HAL_RCC_OscConfig+0x108>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d157      	bne.n	8005cec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e23f      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c48:	d106      	bne.n	8005c58 <HAL_RCC_OscConfig+0x74>
 8005c4a:	4b91      	ldr	r3, [pc, #580]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a90      	ldr	r2, [pc, #576]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c54:	6013      	str	r3, [r2, #0]
 8005c56:	e01d      	b.n	8005c94 <HAL_RCC_OscConfig+0xb0>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c60:	d10c      	bne.n	8005c7c <HAL_RCC_OscConfig+0x98>
 8005c62:	4b8b      	ldr	r3, [pc, #556]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a8a      	ldr	r2, [pc, #552]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c6c:	6013      	str	r3, [r2, #0]
 8005c6e:	4b88      	ldr	r3, [pc, #544]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a87      	ldr	r2, [pc, #540]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e00b      	b.n	8005c94 <HAL_RCC_OscConfig+0xb0>
 8005c7c:	4b84      	ldr	r3, [pc, #528]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a83      	ldr	r2, [pc, #524]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	4b81      	ldr	r3, [pc, #516]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a80      	ldr	r2, [pc, #512]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d013      	beq.n	8005cc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c9c:	f7fd f986 	bl	8002fac <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ca4:	f7fd f982 	bl	8002fac <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b64      	cmp	r3, #100	; 0x64
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e204      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cb6:	4b76      	ldr	r3, [pc, #472]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0xc0>
 8005cc2:	e014      	b.n	8005cee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc4:	f7fd f972 	bl	8002fac <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ccc:	f7fd f96e 	bl	8002fac <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b64      	cmp	r3, #100	; 0x64
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e1f0      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cde:	4b6c      	ldr	r3, [pc, #432]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1f0      	bne.n	8005ccc <HAL_RCC_OscConfig+0xe8>
 8005cea:	e000      	b.n	8005cee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d063      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005cfa:	4b65      	ldr	r3, [pc, #404]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 030c 	and.w	r3, r3, #12
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00b      	beq.n	8005d1e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d06:	4b62      	ldr	r3, [pc, #392]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d0e:	2b08      	cmp	r3, #8
 8005d10:	d11c      	bne.n	8005d4c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d12:	4b5f      	ldr	r3, [pc, #380]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d116      	bne.n	8005d4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d1e:	4b5c      	ldr	r3, [pc, #368]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d005      	beq.n	8005d36 <HAL_RCC_OscConfig+0x152>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d001      	beq.n	8005d36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e1c4      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d36:	4b56      	ldr	r3, [pc, #344]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	4952      	ldr	r1, [pc, #328]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d4a:	e03a      	b.n	8005dc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d020      	beq.n	8005d96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d54:	4b4f      	ldr	r3, [pc, #316]	; (8005e94 <HAL_RCC_OscConfig+0x2b0>)
 8005d56:	2201      	movs	r2, #1
 8005d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d5a:	f7fd f927 	bl	8002fac <HAL_GetTick>
 8005d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d60:	e008      	b.n	8005d74 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d62:	f7fd f923 	bl	8002fac <HAL_GetTick>
 8005d66:	4602      	mov	r2, r0
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	1ad3      	subs	r3, r2, r3
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d901      	bls.n	8005d74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e1a5      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d74:	4b46      	ldr	r3, [pc, #280]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0f0      	beq.n	8005d62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d80:	4b43      	ldr	r3, [pc, #268]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	00db      	lsls	r3, r3, #3
 8005d8e:	4940      	ldr	r1, [pc, #256]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	600b      	str	r3, [r1, #0]
 8005d94:	e015      	b.n	8005dc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d96:	4b3f      	ldr	r3, [pc, #252]	; (8005e94 <HAL_RCC_OscConfig+0x2b0>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d9c:	f7fd f906 	bl	8002fac <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005da2:	e008      	b.n	8005db6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005da4:	f7fd f902 	bl	8002fac <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e184      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005db6:	4b36      	ldr	r3, [pc, #216]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 0302 	and.w	r3, r3, #2
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1f0      	bne.n	8005da4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0308 	and.w	r3, r3, #8
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d030      	beq.n	8005e30 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d016      	beq.n	8005e04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dd6:	4b30      	ldr	r3, [pc, #192]	; (8005e98 <HAL_RCC_OscConfig+0x2b4>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ddc:	f7fd f8e6 	bl	8002fac <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005de4:	f7fd f8e2 	bl	8002fac <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e164      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005df6:	4b26      	ldr	r3, [pc, #152]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d0f0      	beq.n	8005de4 <HAL_RCC_OscConfig+0x200>
 8005e02:	e015      	b.n	8005e30 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e04:	4b24      	ldr	r3, [pc, #144]	; (8005e98 <HAL_RCC_OscConfig+0x2b4>)
 8005e06:	2200      	movs	r2, #0
 8005e08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e0a:	f7fd f8cf 	bl	8002fac <HAL_GetTick>
 8005e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e10:	e008      	b.n	8005e24 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e12:	f7fd f8cb 	bl	8002fac <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e14d      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e24:	4b1a      	ldr	r3, [pc, #104]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005e26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1f0      	bne.n	8005e12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 80a0 	beq.w	8005f7e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e42:	4b13      	ldr	r3, [pc, #76]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10f      	bne.n	8005e6e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e4e:	2300      	movs	r3, #0
 8005e50:	60bb      	str	r3, [r7, #8]
 8005e52:	4b0f      	ldr	r3, [pc, #60]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	4a0e      	ldr	r2, [pc, #56]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8005e5e:	4b0c      	ldr	r3, [pc, #48]	; (8005e90 <HAL_RCC_OscConfig+0x2ac>)
 8005e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e66:	60bb      	str	r3, [r7, #8]
 8005e68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e6e:	4b0b      	ldr	r3, [pc, #44]	; (8005e9c <HAL_RCC_OscConfig+0x2b8>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d121      	bne.n	8005ebe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e7a:	4b08      	ldr	r3, [pc, #32]	; (8005e9c <HAL_RCC_OscConfig+0x2b8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a07      	ldr	r2, [pc, #28]	; (8005e9c <HAL_RCC_OscConfig+0x2b8>)
 8005e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e86:	f7fd f891 	bl	8002fac <HAL_GetTick>
 8005e8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e8c:	e011      	b.n	8005eb2 <HAL_RCC_OscConfig+0x2ce>
 8005e8e:	bf00      	nop
 8005e90:	40023800 	.word	0x40023800
 8005e94:	42470000 	.word	0x42470000
 8005e98:	42470e80 	.word	0x42470e80
 8005e9c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ea0:	f7fd f884 	bl	8002fac <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e106      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb2:	4b85      	ldr	r3, [pc, #532]	; (80060c8 <HAL_RCC_OscConfig+0x4e4>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d106      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x2f0>
 8005ec6:	4b81      	ldr	r3, [pc, #516]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eca:	4a80      	ldr	r2, [pc, #512]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005ecc:	f043 0301 	orr.w	r3, r3, #1
 8005ed0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ed2:	e01c      	b.n	8005f0e <HAL_RCC_OscConfig+0x32a>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	2b05      	cmp	r3, #5
 8005eda:	d10c      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x312>
 8005edc:	4b7b      	ldr	r3, [pc, #492]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee0:	4a7a      	ldr	r2, [pc, #488]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005ee2:	f043 0304 	orr.w	r3, r3, #4
 8005ee6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ee8:	4b78      	ldr	r3, [pc, #480]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eec:	4a77      	ldr	r2, [pc, #476]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005eee:	f043 0301 	orr.w	r3, r3, #1
 8005ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ef4:	e00b      	b.n	8005f0e <HAL_RCC_OscConfig+0x32a>
 8005ef6:	4b75      	ldr	r3, [pc, #468]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efa:	4a74      	ldr	r2, [pc, #464]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005efc:	f023 0301 	bic.w	r3, r3, #1
 8005f00:	6713      	str	r3, [r2, #112]	; 0x70
 8005f02:	4b72      	ldr	r3, [pc, #456]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f06:	4a71      	ldr	r2, [pc, #452]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f08:	f023 0304 	bic.w	r3, r3, #4
 8005f0c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d015      	beq.n	8005f42 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f16:	f7fd f849 	bl	8002fac <HAL_GetTick>
 8005f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f1c:	e00a      	b.n	8005f34 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f1e:	f7fd f845 	bl	8002fac <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d901      	bls.n	8005f34 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005f30:	2303      	movs	r3, #3
 8005f32:	e0c5      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f34:	4b65      	ldr	r3, [pc, #404]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f38:	f003 0302 	and.w	r3, r3, #2
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d0ee      	beq.n	8005f1e <HAL_RCC_OscConfig+0x33a>
 8005f40:	e014      	b.n	8005f6c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f42:	f7fd f833 	bl	8002fac <HAL_GetTick>
 8005f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f48:	e00a      	b.n	8005f60 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f4a:	f7fd f82f 	bl	8002fac <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e0af      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f60:	4b5a      	ldr	r3, [pc, #360]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f64:	f003 0302 	and.w	r3, r3, #2
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1ee      	bne.n	8005f4a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f6c:	7dfb      	ldrb	r3, [r7, #23]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d105      	bne.n	8005f7e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f72:	4b56      	ldr	r3, [pc, #344]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f76:	4a55      	ldr	r2, [pc, #340]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f7c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 809b 	beq.w	80060be <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f88:	4b50      	ldr	r3, [pc, #320]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f003 030c 	and.w	r3, r3, #12
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	d05c      	beq.n	800604e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	d141      	bne.n	8006020 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f9c:	4b4c      	ldr	r3, [pc, #304]	; (80060d0 <HAL_RCC_OscConfig+0x4ec>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fa2:	f7fd f803 	bl	8002fac <HAL_GetTick>
 8005fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fa8:	e008      	b.n	8005fbc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005faa:	f7fc ffff 	bl	8002fac <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d901      	bls.n	8005fbc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e081      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fbc:	4b43      	ldr	r3, [pc, #268]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1f0      	bne.n	8005faa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd6:	019b      	lsls	r3, r3, #6
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fde:	085b      	lsrs	r3, r3, #1
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	041b      	lsls	r3, r3, #16
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fea:	061b      	lsls	r3, r3, #24
 8005fec:	4937      	ldr	r1, [pc, #220]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ff2:	4b37      	ldr	r3, [pc, #220]	; (80060d0 <HAL_RCC_OscConfig+0x4ec>)
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff8:	f7fc ffd8 	bl	8002fac <HAL_GetTick>
 8005ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ffe:	e008      	b.n	8006012 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006000:	f7fc ffd4 	bl	8002fac <HAL_GetTick>
 8006004:	4602      	mov	r2, r0
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	1ad3      	subs	r3, r2, r3
 800600a:	2b02      	cmp	r3, #2
 800600c:	d901      	bls.n	8006012 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	e056      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006012:	4b2e      	ldr	r3, [pc, #184]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d0f0      	beq.n	8006000 <HAL_RCC_OscConfig+0x41c>
 800601e:	e04e      	b.n	80060be <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006020:	4b2b      	ldr	r3, [pc, #172]	; (80060d0 <HAL_RCC_OscConfig+0x4ec>)
 8006022:	2200      	movs	r2, #0
 8006024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006026:	f7fc ffc1 	bl	8002fac <HAL_GetTick>
 800602a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800602c:	e008      	b.n	8006040 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800602e:	f7fc ffbd 	bl	8002fac <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	2b02      	cmp	r3, #2
 800603a:	d901      	bls.n	8006040 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e03f      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006040:	4b22      	ldr	r3, [pc, #136]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1f0      	bne.n	800602e <HAL_RCC_OscConfig+0x44a>
 800604c:	e037      	b.n	80060be <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d101      	bne.n	800605a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e032      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800605a:	4b1c      	ldr	r3, [pc, #112]	; (80060cc <HAL_RCC_OscConfig+0x4e8>)
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d028      	beq.n	80060ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006072:	429a      	cmp	r2, r3
 8006074:	d121      	bne.n	80060ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006080:	429a      	cmp	r2, r3
 8006082:	d11a      	bne.n	80060ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800608a:	4013      	ands	r3, r2
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006090:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006092:	4293      	cmp	r3, r2
 8006094:	d111      	bne.n	80060ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060a0:	085b      	lsrs	r3, r3, #1
 80060a2:	3b01      	subs	r3, #1
 80060a4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d107      	bne.n	80060ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d001      	beq.n	80060be <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e000      	b.n	80060c0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	40007000 	.word	0x40007000
 80060cc:	40023800 	.word	0x40023800
 80060d0:	42470060 	.word	0x42470060

080060d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d101      	bne.n	80060e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e0cc      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060e8:	4b68      	ldr	r3, [pc, #416]	; (800628c <HAL_RCC_ClockConfig+0x1b8>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 0307 	and.w	r3, r3, #7
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d90c      	bls.n	8006110 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060f6:	4b65      	ldr	r3, [pc, #404]	; (800628c <HAL_RCC_ClockConfig+0x1b8>)
 80060f8:	683a      	ldr	r2, [r7, #0]
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060fe:	4b63      	ldr	r3, [pc, #396]	; (800628c <HAL_RCC_ClockConfig+0x1b8>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0307 	and.w	r3, r3, #7
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	429a      	cmp	r2, r3
 800610a:	d001      	beq.n	8006110 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e0b8      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d020      	beq.n	800615e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b00      	cmp	r3, #0
 8006126:	d005      	beq.n	8006134 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006128:	4b59      	ldr	r3, [pc, #356]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	4a58      	ldr	r2, [pc, #352]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 800612e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006132:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0308 	and.w	r3, r3, #8
 800613c:	2b00      	cmp	r3, #0
 800613e:	d005      	beq.n	800614c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006140:	4b53      	ldr	r3, [pc, #332]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	4a52      	ldr	r2, [pc, #328]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006146:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800614a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800614c:	4b50      	ldr	r3, [pc, #320]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	494d      	ldr	r1, [pc, #308]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 800615a:	4313      	orrs	r3, r2
 800615c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d044      	beq.n	80061f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d107      	bne.n	8006182 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006172:	4b47      	ldr	r3, [pc, #284]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d119      	bne.n	80061b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e07f      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d003      	beq.n	8006192 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800618e:	2b03      	cmp	r3, #3
 8006190:	d107      	bne.n	80061a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006192:	4b3f      	ldr	r3, [pc, #252]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d109      	bne.n	80061b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e06f      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061a2:	4b3b      	ldr	r3, [pc, #236]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0302 	and.w	r3, r3, #2
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e067      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061b2:	4b37      	ldr	r3, [pc, #220]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f023 0203 	bic.w	r2, r3, #3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	4934      	ldr	r1, [pc, #208]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061c4:	f7fc fef2 	bl	8002fac <HAL_GetTick>
 80061c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ca:	e00a      	b.n	80061e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061cc:	f7fc feee 	bl	8002fac <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061da:	4293      	cmp	r3, r2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e04f      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061e2:	4b2b      	ldr	r3, [pc, #172]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 020c 	and.w	r2, r3, #12
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d1eb      	bne.n	80061cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061f4:	4b25      	ldr	r3, [pc, #148]	; (800628c <HAL_RCC_ClockConfig+0x1b8>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0307 	and.w	r3, r3, #7
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d20c      	bcs.n	800621c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006202:	4b22      	ldr	r3, [pc, #136]	; (800628c <HAL_RCC_ClockConfig+0x1b8>)
 8006204:	683a      	ldr	r2, [r7, #0]
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800620a:	4b20      	ldr	r3, [pc, #128]	; (800628c <HAL_RCC_ClockConfig+0x1b8>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0307 	and.w	r3, r3, #7
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d001      	beq.n	800621c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e032      	b.n	8006282 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 0304 	and.w	r3, r3, #4
 8006224:	2b00      	cmp	r3, #0
 8006226:	d008      	beq.n	800623a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006228:	4b19      	ldr	r3, [pc, #100]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	4916      	ldr	r1, [pc, #88]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006236:	4313      	orrs	r3, r2
 8006238:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	2b00      	cmp	r3, #0
 8006244:	d009      	beq.n	800625a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006246:	4b12      	ldr	r3, [pc, #72]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	00db      	lsls	r3, r3, #3
 8006254:	490e      	ldr	r1, [pc, #56]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006256:	4313      	orrs	r3, r2
 8006258:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800625a:	f000 f82d 	bl	80062b8 <HAL_RCC_GetSysClockFreq>
 800625e:	4602      	mov	r2, r0
 8006260:	4b0b      	ldr	r3, [pc, #44]	; (8006290 <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	091b      	lsrs	r3, r3, #4
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	490a      	ldr	r1, [pc, #40]	; (8006294 <HAL_RCC_ClockConfig+0x1c0>)
 800626c:	5ccb      	ldrb	r3, [r1, r3]
 800626e:	fa22 f303 	lsr.w	r3, r2, r3
 8006272:	4a09      	ldr	r2, [pc, #36]	; (8006298 <HAL_RCC_ClockConfig+0x1c4>)
 8006274:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006276:	4b09      	ldr	r3, [pc, #36]	; (800629c <HAL_RCC_ClockConfig+0x1c8>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4618      	mov	r0, r3
 800627c:	f7fc fe52 	bl	8002f24 <HAL_InitTick>

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	40023c00 	.word	0x40023c00
 8006290:	40023800 	.word	0x40023800
 8006294:	0800e5e0 	.word	0x0800e5e0
 8006298:	20000028 	.word	0x20000028
 800629c:	2000002c 	.word	0x2000002c

080062a0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80062a4:	4b03      	ldr	r3, [pc, #12]	; (80062b4 <HAL_RCC_EnableCSS+0x14>)
 80062a6:	2201      	movs	r2, #1
 80062a8:	601a      	str	r2, [r3, #0]
}
 80062aa:	bf00      	nop
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	4247004c 	.word	0x4247004c

080062b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062b8:	b5b0      	push	{r4, r5, r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062be:	2100      	movs	r1, #0
 80062c0:	6079      	str	r1, [r7, #4]
 80062c2:	2100      	movs	r1, #0
 80062c4:	60f9      	str	r1, [r7, #12]
 80062c6:	2100      	movs	r1, #0
 80062c8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80062ca:	2100      	movs	r1, #0
 80062cc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062ce:	4952      	ldr	r1, [pc, #328]	; (8006418 <HAL_RCC_GetSysClockFreq+0x160>)
 80062d0:	6889      	ldr	r1, [r1, #8]
 80062d2:	f001 010c 	and.w	r1, r1, #12
 80062d6:	2908      	cmp	r1, #8
 80062d8:	d00d      	beq.n	80062f6 <HAL_RCC_GetSysClockFreq+0x3e>
 80062da:	2908      	cmp	r1, #8
 80062dc:	f200 8094 	bhi.w	8006408 <HAL_RCC_GetSysClockFreq+0x150>
 80062e0:	2900      	cmp	r1, #0
 80062e2:	d002      	beq.n	80062ea <HAL_RCC_GetSysClockFreq+0x32>
 80062e4:	2904      	cmp	r1, #4
 80062e6:	d003      	beq.n	80062f0 <HAL_RCC_GetSysClockFreq+0x38>
 80062e8:	e08e      	b.n	8006408 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062ea:	4b4c      	ldr	r3, [pc, #304]	; (800641c <HAL_RCC_GetSysClockFreq+0x164>)
 80062ec:	60bb      	str	r3, [r7, #8]
       break;
 80062ee:	e08e      	b.n	800640e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80062f0:	4b4b      	ldr	r3, [pc, #300]	; (8006420 <HAL_RCC_GetSysClockFreq+0x168>)
 80062f2:	60bb      	str	r3, [r7, #8]
      break;
 80062f4:	e08b      	b.n	800640e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80062f6:	4948      	ldr	r1, [pc, #288]	; (8006418 <HAL_RCC_GetSysClockFreq+0x160>)
 80062f8:	6849      	ldr	r1, [r1, #4]
 80062fa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80062fe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006300:	4945      	ldr	r1, [pc, #276]	; (8006418 <HAL_RCC_GetSysClockFreq+0x160>)
 8006302:	6849      	ldr	r1, [r1, #4]
 8006304:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006308:	2900      	cmp	r1, #0
 800630a:	d024      	beq.n	8006356 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800630c:	4942      	ldr	r1, [pc, #264]	; (8006418 <HAL_RCC_GetSysClockFreq+0x160>)
 800630e:	6849      	ldr	r1, [r1, #4]
 8006310:	0989      	lsrs	r1, r1, #6
 8006312:	4608      	mov	r0, r1
 8006314:	f04f 0100 	mov.w	r1, #0
 8006318:	f240 14ff 	movw	r4, #511	; 0x1ff
 800631c:	f04f 0500 	mov.w	r5, #0
 8006320:	ea00 0204 	and.w	r2, r0, r4
 8006324:	ea01 0305 	and.w	r3, r1, r5
 8006328:	493d      	ldr	r1, [pc, #244]	; (8006420 <HAL_RCC_GetSysClockFreq+0x168>)
 800632a:	fb01 f003 	mul.w	r0, r1, r3
 800632e:	2100      	movs	r1, #0
 8006330:	fb01 f102 	mul.w	r1, r1, r2
 8006334:	1844      	adds	r4, r0, r1
 8006336:	493a      	ldr	r1, [pc, #232]	; (8006420 <HAL_RCC_GetSysClockFreq+0x168>)
 8006338:	fba2 0101 	umull	r0, r1, r2, r1
 800633c:	1863      	adds	r3, r4, r1
 800633e:	4619      	mov	r1, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	461a      	mov	r2, r3
 8006344:	f04f 0300 	mov.w	r3, #0
 8006348:	f7f9 ff9a 	bl	8000280 <__aeabi_uldivmod>
 800634c:	4602      	mov	r2, r0
 800634e:	460b      	mov	r3, r1
 8006350:	4613      	mov	r3, r2
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	e04a      	b.n	80063ec <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006356:	4b30      	ldr	r3, [pc, #192]	; (8006418 <HAL_RCC_GetSysClockFreq+0x160>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	099b      	lsrs	r3, r3, #6
 800635c:	461a      	mov	r2, r3
 800635e:	f04f 0300 	mov.w	r3, #0
 8006362:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006366:	f04f 0100 	mov.w	r1, #0
 800636a:	ea02 0400 	and.w	r4, r2, r0
 800636e:	ea03 0501 	and.w	r5, r3, r1
 8006372:	4620      	mov	r0, r4
 8006374:	4629      	mov	r1, r5
 8006376:	f04f 0200 	mov.w	r2, #0
 800637a:	f04f 0300 	mov.w	r3, #0
 800637e:	014b      	lsls	r3, r1, #5
 8006380:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006384:	0142      	lsls	r2, r0, #5
 8006386:	4610      	mov	r0, r2
 8006388:	4619      	mov	r1, r3
 800638a:	1b00      	subs	r0, r0, r4
 800638c:	eb61 0105 	sbc.w	r1, r1, r5
 8006390:	f04f 0200 	mov.w	r2, #0
 8006394:	f04f 0300 	mov.w	r3, #0
 8006398:	018b      	lsls	r3, r1, #6
 800639a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800639e:	0182      	lsls	r2, r0, #6
 80063a0:	1a12      	subs	r2, r2, r0
 80063a2:	eb63 0301 	sbc.w	r3, r3, r1
 80063a6:	f04f 0000 	mov.w	r0, #0
 80063aa:	f04f 0100 	mov.w	r1, #0
 80063ae:	00d9      	lsls	r1, r3, #3
 80063b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063b4:	00d0      	lsls	r0, r2, #3
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	1912      	adds	r2, r2, r4
 80063bc:	eb45 0303 	adc.w	r3, r5, r3
 80063c0:	f04f 0000 	mov.w	r0, #0
 80063c4:	f04f 0100 	mov.w	r1, #0
 80063c8:	0299      	lsls	r1, r3, #10
 80063ca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80063ce:	0290      	lsls	r0, r2, #10
 80063d0:	4602      	mov	r2, r0
 80063d2:	460b      	mov	r3, r1
 80063d4:	4610      	mov	r0, r2
 80063d6:	4619      	mov	r1, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	461a      	mov	r2, r3
 80063dc:	f04f 0300 	mov.w	r3, #0
 80063e0:	f7f9 ff4e 	bl	8000280 <__aeabi_uldivmod>
 80063e4:	4602      	mov	r2, r0
 80063e6:	460b      	mov	r3, r1
 80063e8:	4613      	mov	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80063ec:	4b0a      	ldr	r3, [pc, #40]	; (8006418 <HAL_RCC_GetSysClockFreq+0x160>)
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	0c1b      	lsrs	r3, r3, #16
 80063f2:	f003 0303 	and.w	r3, r3, #3
 80063f6:	3301      	adds	r3, #1
 80063f8:	005b      	lsls	r3, r3, #1
 80063fa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	fbb2 f3f3 	udiv	r3, r2, r3
 8006404:	60bb      	str	r3, [r7, #8]
      break;
 8006406:	e002      	b.n	800640e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006408:	4b04      	ldr	r3, [pc, #16]	; (800641c <HAL_RCC_GetSysClockFreq+0x164>)
 800640a:	60bb      	str	r3, [r7, #8]
      break;
 800640c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800640e:	68bb      	ldr	r3, [r7, #8]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bdb0      	pop	{r4, r5, r7, pc}
 8006418:	40023800 	.word	0x40023800
 800641c:	00f42400 	.word	0x00f42400
 8006420:	017d7840 	.word	0x017d7840

08006424 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006428:	4b03      	ldr	r3, [pc, #12]	; (8006438 <HAL_RCC_GetHCLKFreq+0x14>)
 800642a:	681b      	ldr	r3, [r3, #0]
}
 800642c:	4618      	mov	r0, r3
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	20000028 	.word	0x20000028

0800643c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006440:	f7ff fff0 	bl	8006424 <HAL_RCC_GetHCLKFreq>
 8006444:	4602      	mov	r2, r0
 8006446:	4b05      	ldr	r3, [pc, #20]	; (800645c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	0a9b      	lsrs	r3, r3, #10
 800644c:	f003 0307 	and.w	r3, r3, #7
 8006450:	4903      	ldr	r1, [pc, #12]	; (8006460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006452:	5ccb      	ldrb	r3, [r1, r3]
 8006454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006458:	4618      	mov	r0, r3
 800645a:	bd80      	pop	{r7, pc}
 800645c:	40023800 	.word	0x40023800
 8006460:	0800e5f0 	.word	0x0800e5f0

08006464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006468:	f7ff ffdc 	bl	8006424 <HAL_RCC_GetHCLKFreq>
 800646c:	4602      	mov	r2, r0
 800646e:	4b05      	ldr	r3, [pc, #20]	; (8006484 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	0b5b      	lsrs	r3, r3, #13
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	4903      	ldr	r1, [pc, #12]	; (8006488 <HAL_RCC_GetPCLK2Freq+0x24>)
 800647a:	5ccb      	ldrb	r3, [r1, r3]
 800647c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006480:	4618      	mov	r0, r3
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40023800 	.word	0x40023800
 8006488:	0800e5f0 	.word	0x0800e5f0

0800648c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006490:	4b06      	ldr	r3, [pc, #24]	; (80064ac <HAL_RCC_NMI_IRQHandler+0x20>)
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006498:	2b80      	cmp	r3, #128	; 0x80
 800649a:	d104      	bne.n	80064a6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800649c:	f000 f80a 	bl	80064b4 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80064a0:	4b03      	ldr	r3, [pc, #12]	; (80064b0 <HAL_RCC_NMI_IRQHandler+0x24>)
 80064a2:	2280      	movs	r2, #128	; 0x80
 80064a4:	701a      	strb	r2, [r3, #0]
  }
}
 80064a6:	bf00      	nop
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	40023800 	.word	0x40023800
 80064b0:	4002380e 	.word	0x4002380e

080064b4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80064b4:	b480      	push	{r7}
 80064b6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
	...

080064c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b086      	sub	sp, #24
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80064cc:	2300      	movs	r3, #0
 80064ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d105      	bne.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d035      	beq.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064ec:	4b62      	ldr	r3, [pc, #392]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064f2:	f7fc fd5b 	bl	8002fac <HAL_GetTick>
 80064f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064f8:	e008      	b.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80064fa:	f7fc fd57 	bl	8002fac <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	2b02      	cmp	r3, #2
 8006506:	d901      	bls.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006508:	2303      	movs	r3, #3
 800650a:	e0b0      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800650c:	4b5b      	ldr	r3, [pc, #364]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1f0      	bne.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	019a      	lsls	r2, r3, #6
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	071b      	lsls	r3, r3, #28
 8006524:	4955      	ldr	r1, [pc, #340]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006526:	4313      	orrs	r3, r2
 8006528:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800652c:	4b52      	ldr	r3, [pc, #328]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800652e:	2201      	movs	r2, #1
 8006530:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006532:	f7fc fd3b 	bl	8002fac <HAL_GetTick>
 8006536:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006538:	e008      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800653a:	f7fc fd37 	bl	8002fac <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d901      	bls.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e090      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800654c:	4b4b      	ldr	r3, [pc, #300]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d0f0      	beq.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 8083 	beq.w	800666c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006566:	2300      	movs	r3, #0
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	4b44      	ldr	r3, [pc, #272]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656e:	4a43      	ldr	r2, [pc, #268]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006574:	6413      	str	r3, [r2, #64]	; 0x40
 8006576:	4b41      	ldr	r3, [pc, #260]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800657e:	60fb      	str	r3, [r7, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006582:	4b3f      	ldr	r3, [pc, #252]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a3e      	ldr	r2, [pc, #248]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800658c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800658e:	f7fc fd0d 	bl	8002fac <HAL_GetTick>
 8006592:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006594:	e008      	b.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006596:	f7fc fd09 	bl	8002fac <HAL_GetTick>
 800659a:	4602      	mov	r2, r0
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d901      	bls.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e062      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80065a8:	4b35      	ldr	r3, [pc, #212]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d0f0      	beq.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80065b4:	4b31      	ldr	r3, [pc, #196]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065bc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d02f      	beq.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d028      	beq.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065d2:	4b2a      	ldr	r3, [pc, #168]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065dc:	4b29      	ldr	r3, [pc, #164]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80065de:	2201      	movs	r2, #1
 80065e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80065e2:	4b28      	ldr	r3, [pc, #160]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80065e8:	4a24      	ldr	r2, [pc, #144]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80065ee:	4b23      	ldr	r3, [pc, #140]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d114      	bne.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80065fa:	f7fc fcd7 	bl	8002fac <HAL_GetTick>
 80065fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006600:	e00a      	b.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006602:	f7fc fcd3 	bl	8002fac <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006610:	4293      	cmp	r3, r2
 8006612:	d901      	bls.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e02a      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006618:	4b18      	ldr	r3, [pc, #96]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800661a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800661c:	f003 0302 	and.w	r3, r3, #2
 8006620:	2b00      	cmp	r3, #0
 8006622:	d0ee      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800662c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006630:	d10d      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006632:	4b12      	ldr	r3, [pc, #72]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006646:	490d      	ldr	r1, [pc, #52]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006648:	4313      	orrs	r3, r2
 800664a:	608b      	str	r3, [r1, #8]
 800664c:	e005      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800664e:	4b0b      	ldr	r3, [pc, #44]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	4a0a      	ldr	r2, [pc, #40]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006654:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006658:	6093      	str	r3, [r2, #8]
 800665a:	4b08      	ldr	r3, [pc, #32]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800665c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006666:	4905      	ldr	r1, [pc, #20]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006668:	4313      	orrs	r3, r2
 800666a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3718      	adds	r7, #24
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	42470068 	.word	0x42470068
 800667c:	40023800 	.word	0x40023800
 8006680:	40007000 	.word	0x40007000
 8006684:	42470e40 	.word	0x42470e40

08006688 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d101      	bne.n	800669a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e083      	b.n	80067a2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	7f5b      	ldrb	r3, [r3, #29]
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d105      	bne.n	80066b0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7fc f886 	bl	80027bc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	22ca      	movs	r2, #202	; 0xca
 80066bc:	625a      	str	r2, [r3, #36]	; 0x24
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2253      	movs	r2, #83	; 0x53
 80066c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f9fb 	bl	8006ac2 <RTC_EnterInitMode>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d008      	beq.n	80066e4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	22ff      	movs	r2, #255	; 0xff
 80066d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2204      	movs	r2, #4
 80066de:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e05e      	b.n	80067a2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066f6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6899      	ldr	r1, [r3, #8]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	431a      	orrs	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	431a      	orrs	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	68d2      	ldr	r2, [r2, #12]
 800671e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6919      	ldr	r1, [r3, #16]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	041a      	lsls	r2, r3, #16
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	430a      	orrs	r2, r1
 8006732:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006742:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 0320 	and.w	r3, r3, #32
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10e      	bne.n	8006770 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f98d 	bl	8006a72 <HAL_RTC_WaitForSynchro>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d008      	beq.n	8006770 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	22ff      	movs	r2, #255	; 0xff
 8006764:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2204      	movs	r2, #4
 800676a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e018      	b.n	80067a2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800677e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	22ff      	movs	r2, #255	; 0xff
 8006798:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80067a0:	2300      	movs	r3, #0
  }
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3708      	adds	r7, #8
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80067aa:	b590      	push	{r4, r7, lr}
 80067ac:	b087      	sub	sp, #28
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	7f1b      	ldrb	r3, [r3, #28]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d101      	bne.n	80067c6 <HAL_RTC_SetTime+0x1c>
 80067c2:	2302      	movs	r3, #2
 80067c4:	e0aa      	b.n	800691c <HAL_RTC_SetTime+0x172>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2201      	movs	r2, #1
 80067ca:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2202      	movs	r2, #2
 80067d0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d126      	bne.n	8006826 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d102      	bne.n	80067ec <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2200      	movs	r2, #0
 80067ea:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f000 f992 	bl	8006b1a <RTC_ByteToBcd2>
 80067f6:	4603      	mov	r3, r0
 80067f8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	785b      	ldrb	r3, [r3, #1]
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 f98b 	bl	8006b1a <RTC_ByteToBcd2>
 8006804:	4603      	mov	r3, r0
 8006806:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006808:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	789b      	ldrb	r3, [r3, #2]
 800680e:	4618      	mov	r0, r3
 8006810:	f000 f983 	bl	8006b1a <RTC_ByteToBcd2>
 8006814:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006816:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	78db      	ldrb	r3, [r3, #3]
 800681e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006820:	4313      	orrs	r3, r2
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	e018      	b.n	8006858 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d102      	bne.n	800683a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2200      	movs	r2, #0
 8006838:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	785b      	ldrb	r3, [r3, #1]
 8006844:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006846:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800684c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	78db      	ldrb	r3, [r3, #3]
 8006852:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006854:	4313      	orrs	r3, r2
 8006856:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	22ca      	movs	r2, #202	; 0xca
 800685e:	625a      	str	r2, [r3, #36]	; 0x24
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2253      	movs	r2, #83	; 0x53
 8006866:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f000 f92a 	bl	8006ac2 <RTC_EnterInitMode>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00b      	beq.n	800688c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	22ff      	movs	r2, #255	; 0xff
 800687a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2204      	movs	r2, #4
 8006880:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e047      	b.n	800691c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006896:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800689a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689a      	ldr	r2, [r3, #8]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80068aa:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	6899      	ldr	r1, [r3, #8]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	68da      	ldr	r2, [r3, #12]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	431a      	orrs	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068d2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d111      	bne.n	8006906 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80068e2:	68f8      	ldr	r0, [r7, #12]
 80068e4:	f000 f8c5 	bl	8006a72 <HAL_RTC_WaitForSynchro>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00b      	beq.n	8006906 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	22ff      	movs	r2, #255	; 0xff
 80068f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2204      	movs	r2, #4
 80068fa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e00a      	b.n	800691c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	22ff      	movs	r2, #255	; 0xff
 800690c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2201      	movs	r2, #1
 8006912:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800691a:	2300      	movs	r3, #0
  }
}
 800691c:	4618      	mov	r0, r3
 800691e:	371c      	adds	r7, #28
 8006920:	46bd      	mov	sp, r7
 8006922:	bd90      	pop	{r4, r7, pc}

08006924 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006924:	b590      	push	{r4, r7, lr}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006930:	2300      	movs	r3, #0
 8006932:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	7f1b      	ldrb	r3, [r3, #28]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_RTC_SetDate+0x1c>
 800693c:	2302      	movs	r3, #2
 800693e:	e094      	b.n	8006a6a <HAL_RTC_SetDate+0x146>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2201      	movs	r2, #1
 8006944:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2202      	movs	r2, #2
 800694a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10e      	bne.n	8006970 <HAL_RTC_SetDate+0x4c>
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	785b      	ldrb	r3, [r3, #1]
 8006956:	f003 0310 	and.w	r3, r3, #16
 800695a:	2b00      	cmp	r3, #0
 800695c:	d008      	beq.n	8006970 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	785b      	ldrb	r3, [r3, #1]
 8006962:	f023 0310 	bic.w	r3, r3, #16
 8006966:	b2db      	uxtb	r3, r3
 8006968:	330a      	adds	r3, #10
 800696a:	b2da      	uxtb	r2, r3
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d11c      	bne.n	80069b0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	78db      	ldrb	r3, [r3, #3]
 800697a:	4618      	mov	r0, r3
 800697c:	f000 f8cd 	bl	8006b1a <RTC_ByteToBcd2>
 8006980:	4603      	mov	r3, r0
 8006982:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	785b      	ldrb	r3, [r3, #1]
 8006988:	4618      	mov	r0, r3
 800698a:	f000 f8c6 	bl	8006b1a <RTC_ByteToBcd2>
 800698e:	4603      	mov	r3, r0
 8006990:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006992:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	789b      	ldrb	r3, [r3, #2]
 8006998:	4618      	mov	r0, r3
 800699a:	f000 f8be 	bl	8006b1a <RTC_ByteToBcd2>
 800699e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80069a0:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069aa:	4313      	orrs	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]
 80069ae:	e00e      	b.n	80069ce <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	78db      	ldrb	r3, [r3, #3]
 80069b4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	785b      	ldrb	r3, [r3, #1]
 80069ba:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069bc:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80069be:	68ba      	ldr	r2, [r7, #8]
 80069c0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80069c2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069ca:	4313      	orrs	r3, r2
 80069cc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	22ca      	movs	r2, #202	; 0xca
 80069d4:	625a      	str	r2, [r3, #36]	; 0x24
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2253      	movs	r2, #83	; 0x53
 80069dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f000 f86f 	bl	8006ac2 <RTC_EnterInitMode>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00b      	beq.n	8006a02 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	22ff      	movs	r2, #255	; 0xff
 80069f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2204      	movs	r2, #4
 80069f6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2200      	movs	r2, #0
 80069fc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e033      	b.n	8006a6a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a0c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a10:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a20:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f003 0320 	and.w	r3, r3, #32
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d111      	bne.n	8006a54 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a30:	68f8      	ldr	r0, [r7, #12]
 8006a32:	f000 f81e 	bl	8006a72 <HAL_RTC_WaitForSynchro>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	22ff      	movs	r2, #255	; 0xff
 8006a42:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2204      	movs	r2, #4
 8006a48:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e00a      	b.n	8006a6a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	22ff      	movs	r2, #255	; 0xff
 8006a5a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006a68:	2300      	movs	r3, #0
  }
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	371c      	adds	r7, #28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd90      	pop	{r4, r7, pc}

08006a72 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b084      	sub	sp, #16
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006a8c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006a8e:	f7fc fa8d 	bl	8002fac <HAL_GetTick>
 8006a92:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006a94:	e009      	b.n	8006aaa <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006a96:	f7fc fa89 	bl	8002fac <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006aa4:	d901      	bls.n	8006aaa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e007      	b.n	8006aba <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	f003 0320 	and.w	r3, r3, #32
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d0ee      	beq.n	8006a96 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	b084      	sub	sp, #16
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006aca:	2300      	movs	r3, #0
 8006acc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d119      	bne.n	8006b10 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ae4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006ae6:	f7fc fa61 	bl	8002fac <HAL_GetTick>
 8006aea:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006aec:	e009      	b.n	8006b02 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006aee:	f7fc fa5d 	bl	8002fac <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006afc:	d901      	bls.n	8006b02 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e007      	b.n	8006b12 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0ee      	beq.n	8006aee <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b085      	sub	sp, #20
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	4603      	mov	r3, r0
 8006b22:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8006b28:	e005      	b.n	8006b36 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	3301      	adds	r3, #1
 8006b2e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006b30:	79fb      	ldrb	r3, [r7, #7]
 8006b32:	3b0a      	subs	r3, #10
 8006b34:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8006b36:	79fb      	ldrb	r3, [r7, #7]
 8006b38:	2b09      	cmp	r3, #9
 8006b3a:	d8f6      	bhi.n	8006b2a <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	011b      	lsls	r3, r3, #4
 8006b42:	b2da      	uxtb	r2, r3
 8006b44:	79fb      	ldrb	r3, [r7, #7]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	b2db      	uxtb	r3, r3
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b56:	b580      	push	{r7, lr}
 8006b58:	b082      	sub	sp, #8
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d101      	bne.n	8006b68 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e07b      	b.n	8006c60 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d108      	bne.n	8006b82 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b78:	d009      	beq.n	8006b8e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	61da      	str	r2, [r3, #28]
 8006b80:	e005      	b.n	8006b8e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d106      	bne.n	8006bae <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f7fb fe1d 	bl	80027e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2202      	movs	r2, #2
 8006bb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bc4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006bd6:	431a      	orrs	r2, r3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006be0:	431a      	orrs	r2, r3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0302 	and.w	r3, r3, #2
 8006bea:	431a      	orrs	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	f003 0301 	and.w	r3, r3, #1
 8006bf4:	431a      	orrs	r2, r3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bfe:	431a      	orrs	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c12:	ea42 0103 	orr.w	r1, r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	0c1b      	lsrs	r3, r3, #16
 8006c2c:	f003 0104 	and.w	r1, r3, #4
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c34:	f003 0210 	and.w	r2, r3, #16
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	69da      	ldr	r2, [r3, #28]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c4e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b088      	sub	sp, #32
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	603b      	str	r3, [r7, #0]
 8006c74:	4613      	mov	r3, r2
 8006c76:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d101      	bne.n	8006c8a <HAL_SPI_Transmit+0x22>
 8006c86:	2302      	movs	r3, #2
 8006c88:	e126      	b.n	8006ed8 <HAL_SPI_Transmit+0x270>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c92:	f7fc f98b 	bl	8002fac <HAL_GetTick>
 8006c96:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c98:	88fb      	ldrh	r3, [r7, #6]
 8006c9a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d002      	beq.n	8006cae <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006ca8:	2302      	movs	r3, #2
 8006caa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006cac:	e10b      	b.n	8006ec6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <HAL_SPI_Transmit+0x52>
 8006cb4:	88fb      	ldrh	r3, [r7, #6]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d102      	bne.n	8006cc0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006cbe:	e102      	b.n	8006ec6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2203      	movs	r2, #3
 8006cc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	88fa      	ldrh	r2, [r7, #6]
 8006cd8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	88fa      	ldrh	r2, [r7, #6]
 8006cde:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d06:	d10f      	bne.n	8006d28 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d16:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d32:	2b40      	cmp	r3, #64	; 0x40
 8006d34:	d007      	beq.n	8006d46 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d4e:	d14b      	bne.n	8006de8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d002      	beq.n	8006d5e <HAL_SPI_Transmit+0xf6>
 8006d58:	8afb      	ldrh	r3, [r7, #22]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d13e      	bne.n	8006ddc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d62:	881a      	ldrh	r2, [r3, #0]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d6e:	1c9a      	adds	r2, r3, #2
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d82:	e02b      	b.n	8006ddc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d112      	bne.n	8006db8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d96:	881a      	ldrh	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da2:	1c9a      	adds	r2, r3, #2
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	86da      	strh	r2, [r3, #54]	; 0x36
 8006db6:	e011      	b.n	8006ddc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006db8:	f7fc f8f8 	bl	8002fac <HAL_GetTick>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d803      	bhi.n	8006dd0 <HAL_SPI_Transmit+0x168>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dce:	d102      	bne.n	8006dd6 <HAL_SPI_Transmit+0x16e>
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d102      	bne.n	8006ddc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006dda:	e074      	b.n	8006ec6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1ce      	bne.n	8006d84 <HAL_SPI_Transmit+0x11c>
 8006de6:	e04c      	b.n	8006e82 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d002      	beq.n	8006df6 <HAL_SPI_Transmit+0x18e>
 8006df0:	8afb      	ldrh	r3, [r7, #22]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d140      	bne.n	8006e78 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	330c      	adds	r3, #12
 8006e00:	7812      	ldrb	r2, [r2, #0]
 8006e02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	3b01      	subs	r3, #1
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006e1c:	e02c      	b.n	8006e78 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 0302 	and.w	r3, r3, #2
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d113      	bne.n	8006e54 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	330c      	adds	r3, #12
 8006e36:	7812      	ldrb	r2, [r2, #0]
 8006e38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e3e:	1c5a      	adds	r2, r3, #1
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	b29a      	uxth	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	86da      	strh	r2, [r3, #54]	; 0x36
 8006e52:	e011      	b.n	8006e78 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e54:	f7fc f8aa 	bl	8002fac <HAL_GetTick>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	1ad3      	subs	r3, r2, r3
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d803      	bhi.n	8006e6c <HAL_SPI_Transmit+0x204>
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e6a:	d102      	bne.n	8006e72 <HAL_SPI_Transmit+0x20a>
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d102      	bne.n	8006e78 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e76:	e026      	b.n	8006ec6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1cd      	bne.n	8006e1e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e82:	69ba      	ldr	r2, [r7, #24]
 8006e84:	6839      	ldr	r1, [r7, #0]
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f001 f812 	bl	8007eb0 <SPI_EndRxTxTransaction>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d002      	beq.n	8006e98 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2220      	movs	r2, #32
 8006e96:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d10a      	bne.n	8006eb6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	613b      	str	r3, [r7, #16]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	613b      	str	r3, [r7, #16]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	613b      	str	r3, [r7, #16]
 8006eb4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d002      	beq.n	8006ec4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	77fb      	strb	r3, [r7, #31]
 8006ec2:	e000      	b.n	8006ec6 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006ec4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ed6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3720      	adds	r7, #32
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b088      	sub	sp, #32
 8006ee4:	af02      	add	r7, sp, #8
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	603b      	str	r3, [r7, #0]
 8006eec:	4613      	mov	r3, r2
 8006eee:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006efc:	d112      	bne.n	8006f24 <HAL_SPI_Receive+0x44>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10e      	bne.n	8006f24 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2204      	movs	r2, #4
 8006f0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006f0e:	88fa      	ldrh	r2, [r7, #6]
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	9300      	str	r3, [sp, #0]
 8006f14:	4613      	mov	r3, r2
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	68b9      	ldr	r1, [r7, #8]
 8006f1a:	68f8      	ldr	r0, [r7, #12]
 8006f1c:	f000 f8f1 	bl	8007102 <HAL_SPI_TransmitReceive>
 8006f20:	4603      	mov	r3, r0
 8006f22:	e0ea      	b.n	80070fa <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d101      	bne.n	8006f32 <HAL_SPI_Receive+0x52>
 8006f2e:	2302      	movs	r3, #2
 8006f30:	e0e3      	b.n	80070fa <HAL_SPI_Receive+0x21a>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2201      	movs	r2, #1
 8006f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f3a:	f7fc f837 	bl	8002fac <HAL_GetTick>
 8006f3e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d002      	beq.n	8006f52 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f50:	e0ca      	b.n	80070e8 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d002      	beq.n	8006f5e <HAL_SPI_Receive+0x7e>
 8006f58:	88fb      	ldrh	r3, [r7, #6]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d102      	bne.n	8006f64 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f62:	e0c1      	b.n	80070e8 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2204      	movs	r2, #4
 8006f68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	68ba      	ldr	r2, [r7, #8]
 8006f76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	88fa      	ldrh	r2, [r7, #6]
 8006f7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	88fa      	ldrh	r2, [r7, #6]
 8006f82:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006faa:	d10f      	bne.n	8006fcc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006fca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fd6:	2b40      	cmp	r3, #64	; 0x40
 8006fd8:	d007      	beq.n	8006fea <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fe8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d162      	bne.n	80070b8 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ff2:	e02e      	b.n	8007052 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d115      	bne.n	800702e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f103 020c 	add.w	r2, r3, #12
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700e:	7812      	ldrb	r2, [r2, #0]
 8007010:	b2d2      	uxtb	r2, r2
 8007012:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007018:	1c5a      	adds	r2, r3, #1
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800702c:	e011      	b.n	8007052 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800702e:	f7fb ffbd 	bl	8002fac <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	429a      	cmp	r2, r3
 800703c:	d803      	bhi.n	8007046 <HAL_SPI_Receive+0x166>
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007044:	d102      	bne.n	800704c <HAL_SPI_Receive+0x16c>
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d102      	bne.n	8007052 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800704c:	2303      	movs	r3, #3
 800704e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007050:	e04a      	b.n	80070e8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007056:	b29b      	uxth	r3, r3
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1cb      	bne.n	8006ff4 <HAL_SPI_Receive+0x114>
 800705c:	e031      	b.n	80070c2 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b01      	cmp	r3, #1
 800706a:	d113      	bne.n	8007094 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68da      	ldr	r2, [r3, #12]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007076:	b292      	uxth	r2, r2
 8007078:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707e:	1c9a      	adds	r2, r3, #2
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007088:	b29b      	uxth	r3, r3
 800708a:	3b01      	subs	r3, #1
 800708c:	b29a      	uxth	r2, r3
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007092:	e011      	b.n	80070b8 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007094:	f7fb ff8a 	bl	8002fac <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	683a      	ldr	r2, [r7, #0]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d803      	bhi.n	80070ac <HAL_SPI_Receive+0x1cc>
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070aa:	d102      	bne.n	80070b2 <HAL_SPI_Receive+0x1d2>
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d102      	bne.n	80070b8 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80070b6:	e017      	b.n	80070e8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d1cd      	bne.n	800705e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	6839      	ldr	r1, [r7, #0]
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 fe8c 	bl	8007de4 <SPI_EndRxTransaction>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d002      	beq.n	80070d8 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2220      	movs	r2, #32
 80070d6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d002      	beq.n	80070e6 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	75fb      	strb	r3, [r7, #23]
 80070e4:	e000      	b.n	80070e8 <HAL_SPI_Receive+0x208>
  }

error :
 80070e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80070f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3718      	adds	r7, #24
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b08c      	sub	sp, #48	; 0x30
 8007106:	af00      	add	r7, sp, #0
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007110:	2301      	movs	r3, #1
 8007112:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007114:	2300      	movs	r3, #0
 8007116:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007120:	2b01      	cmp	r3, #1
 8007122:	d101      	bne.n	8007128 <HAL_SPI_TransmitReceive+0x26>
 8007124:	2302      	movs	r3, #2
 8007126:	e18a      	b.n	800743e <HAL_SPI_TransmitReceive+0x33c>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007130:	f7fb ff3c 	bl	8002fac <HAL_GetTick>
 8007134:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800713c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007146:	887b      	ldrh	r3, [r7, #2]
 8007148:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800714a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800714e:	2b01      	cmp	r3, #1
 8007150:	d00f      	beq.n	8007172 <HAL_SPI_TransmitReceive+0x70>
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007158:	d107      	bne.n	800716a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d103      	bne.n	800716a <HAL_SPI_TransmitReceive+0x68>
 8007162:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007166:	2b04      	cmp	r3, #4
 8007168:	d003      	beq.n	8007172 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800716a:	2302      	movs	r3, #2
 800716c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007170:	e15b      	b.n	800742a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d005      	beq.n	8007184 <HAL_SPI_TransmitReceive+0x82>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d002      	beq.n	8007184 <HAL_SPI_TransmitReceive+0x82>
 800717e:	887b      	ldrh	r3, [r7, #2]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d103      	bne.n	800718c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800718a:	e14e      	b.n	800742a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b04      	cmp	r3, #4
 8007196:	d003      	beq.n	80071a0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2205      	movs	r2, #5
 800719c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	887a      	ldrh	r2, [r7, #2]
 80071b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	887a      	ldrh	r2, [r7, #2]
 80071b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	887a      	ldrh	r2, [r7, #2]
 80071c2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	887a      	ldrh	r2, [r7, #2]
 80071c8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e0:	2b40      	cmp	r3, #64	; 0x40
 80071e2:	d007      	beq.n	80071f4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071fc:	d178      	bne.n	80072f0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d002      	beq.n	800720c <HAL_SPI_TransmitReceive+0x10a>
 8007206:	8b7b      	ldrh	r3, [r7, #26]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d166      	bne.n	80072da <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007210:	881a      	ldrh	r2, [r3, #0]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721c:	1c9a      	adds	r2, r3, #2
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007226:	b29b      	uxth	r3, r3
 8007228:	3b01      	subs	r3, #1
 800722a:	b29a      	uxth	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007230:	e053      	b.n	80072da <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b02      	cmp	r3, #2
 800723e:	d11b      	bne.n	8007278 <HAL_SPI_TransmitReceive+0x176>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007244:	b29b      	uxth	r3, r3
 8007246:	2b00      	cmp	r3, #0
 8007248:	d016      	beq.n	8007278 <HAL_SPI_TransmitReceive+0x176>
 800724a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800724c:	2b01      	cmp	r3, #1
 800724e:	d113      	bne.n	8007278 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007254:	881a      	ldrh	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007260:	1c9a      	adds	r2, r3, #2
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800726a:	b29b      	uxth	r3, r3
 800726c:	3b01      	subs	r3, #1
 800726e:	b29a      	uxth	r2, r3
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007274:	2300      	movs	r3, #0
 8007276:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b01      	cmp	r3, #1
 8007284:	d119      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x1b8>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	d014      	beq.n	80072ba <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68da      	ldr	r2, [r3, #12]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800729a:	b292      	uxth	r2, r2
 800729c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a2:	1c9a      	adds	r2, r3, #2
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072b6:	2301      	movs	r3, #1
 80072b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80072ba:	f7fb fe77 	bl	8002fac <HAL_GetTick>
 80072be:	4602      	mov	r2, r0
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d807      	bhi.n	80072da <HAL_SPI_TransmitReceive+0x1d8>
 80072ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d0:	d003      	beq.n	80072da <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80072d8:	e0a7      	b.n	800742a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072de:	b29b      	uxth	r3, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1a6      	bne.n	8007232 <HAL_SPI_TransmitReceive+0x130>
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1a1      	bne.n	8007232 <HAL_SPI_TransmitReceive+0x130>
 80072ee:	e07c      	b.n	80073ea <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d002      	beq.n	80072fe <HAL_SPI_TransmitReceive+0x1fc>
 80072f8:	8b7b      	ldrh	r3, [r7, #26]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d16b      	bne.n	80073d6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	330c      	adds	r3, #12
 8007308:	7812      	ldrb	r2, [r2, #0]
 800730a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007310:	1c5a      	adds	r2, r3, #1
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800731a:	b29b      	uxth	r3, r3
 800731c:	3b01      	subs	r3, #1
 800731e:	b29a      	uxth	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007324:	e057      	b.n	80073d6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f003 0302 	and.w	r3, r3, #2
 8007330:	2b02      	cmp	r3, #2
 8007332:	d11c      	bne.n	800736e <HAL_SPI_TransmitReceive+0x26c>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007338:	b29b      	uxth	r3, r3
 800733a:	2b00      	cmp	r3, #0
 800733c:	d017      	beq.n	800736e <HAL_SPI_TransmitReceive+0x26c>
 800733e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007340:	2b01      	cmp	r3, #1
 8007342:	d114      	bne.n	800736e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	330c      	adds	r3, #12
 800734e:	7812      	ldrb	r2, [r2, #0]
 8007350:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007356:	1c5a      	adds	r2, r3, #1
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007360:	b29b      	uxth	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800736a:	2300      	movs	r3, #0
 800736c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	2b01      	cmp	r3, #1
 800737a:	d119      	bne.n	80073b0 <HAL_SPI_TransmitReceive+0x2ae>
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007380:	b29b      	uxth	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d014      	beq.n	80073b0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007390:	b2d2      	uxtb	r2, r2
 8007392:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007398:	1c5a      	adds	r2, r3, #1
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	3b01      	subs	r3, #1
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073ac:	2301      	movs	r3, #1
 80073ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80073b0:	f7fb fdfc 	bl	8002fac <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073bc:	429a      	cmp	r2, r3
 80073be:	d803      	bhi.n	80073c8 <HAL_SPI_TransmitReceive+0x2c6>
 80073c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c6:	d102      	bne.n	80073ce <HAL_SPI_TransmitReceive+0x2cc>
 80073c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d103      	bne.n	80073d6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80073d4:	e029      	b.n	800742a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073da:	b29b      	uxth	r3, r3
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1a2      	bne.n	8007326 <HAL_SPI_TransmitReceive+0x224>
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d19d      	bne.n	8007326 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f000 fd5e 	bl	8007eb0 <SPI_EndRxTxTransaction>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d006      	beq.n	8007408 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2220      	movs	r2, #32
 8007404:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007406:	e010      	b.n	800742a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10b      	bne.n	8007428 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007410:	2300      	movs	r3, #0
 8007412:	617b      	str	r3, [r7, #20]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	e000      	b.n	800742a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007428:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2201      	movs	r2, #1
 800742e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800743a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800743e:	4618      	mov	r0, r3
 8007440:	3730      	adds	r7, #48	; 0x30
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
	...

08007448 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007448:	b480      	push	{r7}
 800744a:	b087      	sub	sp, #28
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	4613      	mov	r3, r2
 8007454:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007456:	2300      	movs	r3, #0
 8007458:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007460:	2b01      	cmp	r3, #1
 8007462:	d101      	bne.n	8007468 <HAL_SPI_Transmit_IT+0x20>
 8007464:	2302      	movs	r3, #2
 8007466:	e06f      	b.n	8007548 <HAL_SPI_Transmit_IT+0x100>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2201      	movs	r2, #1
 800746c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d002      	beq.n	800747c <HAL_SPI_Transmit_IT+0x34>
 8007476:	88fb      	ldrh	r3, [r7, #6]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d102      	bne.n	8007482 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007480:	e05d      	b.n	800753e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b01      	cmp	r3, #1
 800748c:	d002      	beq.n	8007494 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800748e:	2302      	movs	r3, #2
 8007490:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007492:	e054      	b.n	800753e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2203      	movs	r2, #3
 8007498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	88fa      	ldrh	r2, [r7, #6]
 80074ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	88fa      	ldrh	r2, [r7, #6]
 80074b2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2200      	movs	r2, #0
 80074ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	4a1f      	ldr	r2, [pc, #124]	; (8007554 <HAL_SPI_Transmit_IT+0x10c>)
 80074d8:	645a      	str	r2, [r3, #68]	; 0x44
 80074da:	e002      	b.n	80074e2 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4a1e      	ldr	r2, [pc, #120]	; (8007558 <HAL_SPI_Transmit_IT+0x110>)
 80074e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074ea:	d10f      	bne.n	800750c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800750a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800751a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007526:	2b40      	cmp	r3, #64	; 0x40
 8007528:	d008      	beq.n	800753c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007538:	601a      	str	r2, [r3, #0]
 800753a:	e000      	b.n	800753e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 800753c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007546:	7dfb      	ldrb	r3, [r7, #23]
}
 8007548:	4618      	mov	r0, r3
 800754a:	371c      	adds	r7, #28
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	08007c91 	.word	0x08007c91
 8007558:	08007c4b 	.word	0x08007c4b

0800755c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	4613      	mov	r3, r2
 8007568:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d110      	bne.n	8007598 <HAL_SPI_Receive_IT+0x3c>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800757e:	d10b      	bne.n	8007598 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2204      	movs	r2, #4
 8007584:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8007588:	88fb      	ldrh	r3, [r7, #6]
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	68b9      	ldr	r1, [r7, #8]
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f000 f882 	bl	8007698 <HAL_SPI_TransmitReceive_IT>
 8007594:	4603      	mov	r3, r0
 8007596:	e076      	b.n	8007686 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d101      	bne.n	80075a6 <HAL_SPI_Receive_IT+0x4a>
 80075a2:	2302      	movs	r3, #2
 80075a4:	e06f      	b.n	8007686 <HAL_SPI_Receive_IT+0x12a>
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2201      	movs	r2, #1
 80075aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d002      	beq.n	80075c0 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80075ba:	2302      	movs	r3, #2
 80075bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80075be:	e05d      	b.n	800767c <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d002      	beq.n	80075cc <HAL_SPI_Receive_IT+0x70>
 80075c6:	88fb      	ldrh	r3, [r7, #6]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d102      	bne.n	80075d2 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80075d0:	e054      	b.n	800767c <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2204      	movs	r2, #4
 80075d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2200      	movs	r2, #0
 80075de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	88fa      	ldrh	r2, [r7, #6]
 80075f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2200      	movs	r2, #0
 8007608:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d003      	beq.n	800761a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	4a1e      	ldr	r2, [pc, #120]	; (8007690 <HAL_SPI_Receive_IT+0x134>)
 8007616:	641a      	str	r2, [r3, #64]	; 0x40
 8007618:	e002      	b.n	8007620 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	4a1d      	ldr	r2, [pc, #116]	; (8007694 <HAL_SPI_Receive_IT+0x138>)
 800761e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007628:	d10f      	bne.n	800764a <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007638:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007648:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685a      	ldr	r2, [r3, #4]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007658:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007664:	2b40      	cmp	r3, #64	; 0x40
 8007666:	d008      	beq.n	800767a <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	e000      	b.n	800767c <HAL_SPI_Receive_IT+0x120>
  }

error :
 800767a:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2200      	movs	r2, #0
 8007680:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007684:	7dfb      	ldrb	r3, [r7, #23]
}
 8007686:	4618      	mov	r0, r3
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	08007c05 	.word	0x08007c05
 8007694:	08007bbb 	.word	0x08007bbb

08007698 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8007698:	b480      	push	{r7}
 800769a:	b087      	sub	sp, #28
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
 80076a4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_SPI_TransmitReceive_IT+0x20>
 80076b4:	2302      	movs	r3, #2
 80076b6:	e075      	b.n	80077a4 <HAL_SPI_TransmitReceive_IT+0x10c>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076c6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80076ce:	7dbb      	ldrb	r3, [r7, #22]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d00d      	beq.n	80076f0 <HAL_SPI_TransmitReceive_IT+0x58>
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076da:	d106      	bne.n	80076ea <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d102      	bne.n	80076ea <HAL_SPI_TransmitReceive_IT+0x52>
 80076e4:	7dbb      	ldrb	r3, [r7, #22]
 80076e6:	2b04      	cmp	r3, #4
 80076e8:	d002      	beq.n	80076f0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80076ea:	2302      	movs	r3, #2
 80076ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80076ee:	e054      	b.n	800779a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d005      	beq.n	8007702 <HAL_SPI_TransmitReceive_IT+0x6a>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d002      	beq.n	8007702 <HAL_SPI_TransmitReceive_IT+0x6a>
 80076fc:	887b      	ldrh	r3, [r7, #2]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d102      	bne.n	8007708 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007706:	e048      	b.n	800779a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800770e:	b2db      	uxtb	r3, r3
 8007710:	2b04      	cmp	r3, #4
 8007712:	d003      	beq.n	800771c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2205      	movs	r2, #5
 8007718:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2200      	movs	r2, #0
 8007720:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	68ba      	ldr	r2, [r7, #8]
 8007726:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	887a      	ldrh	r2, [r7, #2]
 800772c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	887a      	ldrh	r2, [r7, #2]
 8007732:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	887a      	ldrh	r2, [r7, #2]
 800773e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	887a      	ldrh	r2, [r7, #2]
 8007744:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d006      	beq.n	800775c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	4a17      	ldr	r2, [pc, #92]	; (80077b0 <HAL_SPI_TransmitReceive_IT+0x118>)
 8007752:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	4a17      	ldr	r2, [pc, #92]	; (80077b4 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8007758:	645a      	str	r2, [r3, #68]	; 0x44
 800775a:	e005      	b.n	8007768 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	4a16      	ldr	r2, [pc, #88]	; (80077b8 <HAL_SPI_TransmitReceive_IT+0x120>)
 8007760:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	4a15      	ldr	r2, [pc, #84]	; (80077bc <HAL_SPI_TransmitReceive_IT+0x124>)
 8007766:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	685a      	ldr	r2, [r3, #4]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8007776:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007782:	2b40      	cmp	r3, #64	; 0x40
 8007784:	d008      	beq.n	8007798 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	e000      	b.n	800779a <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8007798:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80077a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	371c      	adds	r7, #28
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	08007afd 	.word	0x08007afd
 80077b4:	08007b5d 	.word	0x08007b5d
 80077b8:	08007a39 	.word	0x08007a39
 80077bc:	08007a9d 	.word	0x08007a9d

080077c0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b088      	sub	sp, #32
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	099b      	lsrs	r3, r3, #6
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10f      	bne.n	8007804 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00a      	beq.n	8007804 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	099b      	lsrs	r3, r3, #6
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d004      	beq.n	8007804 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	4798      	blx	r3
    return;
 8007802:	e0d7      	b.n	80079b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	085b      	lsrs	r3, r3, #1
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	2b00      	cmp	r3, #0
 800780e:	d00a      	beq.n	8007826 <HAL_SPI_IRQHandler+0x66>
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	09db      	lsrs	r3, r3, #7
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b00      	cmp	r3, #0
 800781a:	d004      	beq.n	8007826 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	4798      	blx	r3
    return;
 8007824:	e0c6      	b.n	80079b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	095b      	lsrs	r3, r3, #5
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10c      	bne.n	800784c <HAL_SPI_IRQHandler+0x8c>
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	099b      	lsrs	r3, r3, #6
 8007836:	f003 0301 	and.w	r3, r3, #1
 800783a:	2b00      	cmp	r3, #0
 800783c:	d106      	bne.n	800784c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	0a1b      	lsrs	r3, r3, #8
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	f000 80b4 	beq.w	80079b4 <HAL_SPI_IRQHandler+0x1f4>
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	095b      	lsrs	r3, r3, #5
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 80ad 	beq.w	80079b4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800785a:	69bb      	ldr	r3, [r7, #24]
 800785c:	099b      	lsrs	r3, r3, #6
 800785e:	f003 0301 	and.w	r3, r3, #1
 8007862:	2b00      	cmp	r3, #0
 8007864:	d023      	beq.n	80078ae <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b03      	cmp	r3, #3
 8007870:	d011      	beq.n	8007896 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007876:	f043 0204 	orr.w	r2, r3, #4
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800787e:	2300      	movs	r3, #0
 8007880:	617b      	str	r3, [r7, #20]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	617b      	str	r3, [r7, #20]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	617b      	str	r3, [r7, #20]
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	e00b      	b.n	80078ae <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007896:	2300      	movs	r3, #0
 8007898:	613b      	str	r3, [r7, #16]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	613b      	str	r3, [r7, #16]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	613b      	str	r3, [r7, #16]
 80078aa:	693b      	ldr	r3, [r7, #16]
        return;
 80078ac:	e082      	b.n	80079b4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	095b      	lsrs	r3, r3, #5
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d014      	beq.n	80078e4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078be:	f043 0201 	orr.w	r2, r3, #1
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80078c6:	2300      	movs	r3, #0
 80078c8:	60fb      	str	r3, [r7, #12]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078e0:	601a      	str	r2, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	0a1b      	lsrs	r3, r3, #8
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00c      	beq.n	800790a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078f4:	f043 0208 	orr.w	r2, r3, #8
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80078fc:	2300      	movs	r3, #0
 80078fe:	60bb      	str	r3, [r7, #8]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	60bb      	str	r3, [r7, #8]
 8007908:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800790e:	2b00      	cmp	r3, #0
 8007910:	d04f      	beq.n	80079b2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007920:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	f003 0302 	and.w	r3, r3, #2
 8007930:	2b00      	cmp	r3, #0
 8007932:	d104      	bne.n	800793e <HAL_SPI_IRQHandler+0x17e>
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	2b00      	cmp	r3, #0
 800793c:	d034      	beq.n	80079a8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	685a      	ldr	r2, [r3, #4]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f022 0203 	bic.w	r2, r2, #3
 800794c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007952:	2b00      	cmp	r3, #0
 8007954:	d011      	beq.n	800797a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800795a:	4a18      	ldr	r2, [pc, #96]	; (80079bc <HAL_SPI_IRQHandler+0x1fc>)
 800795c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007962:	4618      	mov	r0, r3
 8007964:	f7fc f944 	bl	8003bf0 <HAL_DMA_Abort_IT>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d005      	beq.n	800797a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007972:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800797e:	2b00      	cmp	r3, #0
 8007980:	d016      	beq.n	80079b0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007986:	4a0d      	ldr	r2, [pc, #52]	; (80079bc <HAL_SPI_IRQHandler+0x1fc>)
 8007988:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800798e:	4618      	mov	r0, r3
 8007990:	f7fc f92e 	bl	8003bf0 <HAL_DMA_Abort_IT>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800799e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80079a6:	e003      	b.n	80079b0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f827 	bl	80079fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80079ae:	e000      	b.n	80079b2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80079b0:	bf00      	nop
    return;
 80079b2:	bf00      	nop
  }
}
 80079b4:	3720      	adds	r7, #32
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	08007a11 	.word	0x08007a11

080079c0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80079dc:	bf00      	nop
 80079de:	370c      	adds	r7, #12
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2200      	movs	r2, #0
 8007a22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f7ff ffe6 	bl	80079fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a30:	bf00      	nop
 8007a32:	3710      	adds	r7, #16
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f103 020c 	add.w	r2, r3, #12
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a4c:	7812      	ldrb	r2, [r2, #0]
 8007a4e:	b2d2      	uxtb	r2, r2
 8007a50:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a56:	1c5a      	adds	r2, r3, #1
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	3b01      	subs	r3, #1
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d10f      	bne.n	8007a94 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	685a      	ldr	r2, [r3, #4]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a82:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d102      	bne.n	8007a94 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 fa50 	bl	8007f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007a94:	bf00      	nop
 8007a96:	3708      	adds	r7, #8
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	330c      	adds	r3, #12
 8007aae:	7812      	ldrb	r2, [r2, #0]
 8007ab0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab6:	1c5a      	adds	r2, r3, #1
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	3b01      	subs	r3, #1
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d10f      	bne.n	8007af4 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ae2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d102      	bne.n	8007af4 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 fa20 	bl	8007f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007af4:	bf00      	nop
 8007af6:	3708      	adds	r7, #8
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68da      	ldr	r2, [r3, #12]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0e:	b292      	uxth	r2, r2
 8007b10:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b16:	1c9a      	adds	r2, r3, #2
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10f      	bne.n	8007b54 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	685a      	ldr	r2, [r3, #4]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b42:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d102      	bne.n	8007b54 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 f9f0 	bl	8007f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007b54:	bf00      	nop
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b68:	881a      	ldrh	r2, [r3, #0]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b74:	1c9a      	adds	r2, r3, #2
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	3b01      	subs	r3, #1
 8007b82:	b29a      	uxth	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d10f      	bne.n	8007bb2 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	685a      	ldr	r2, [r3, #4]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ba0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d102      	bne.n	8007bb2 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f000 f9c1 	bl	8007f34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007bb2:	bf00      	nop
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b082      	sub	sp, #8
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f103 020c 	add.w	r2, r3, #12
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bce:	7812      	ldrb	r2, [r2, #0]
 8007bd0:	b2d2      	uxtb	r2, r2
 8007bd2:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd8:	1c5a      	adds	r2, r3, #1
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	3b01      	subs	r3, #1
 8007be6:	b29a      	uxth	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d102      	bne.n	8007bfc <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 fa10 	bl	800801c <SPI_CloseRx_ISR>
  }
}
 8007bfc:	bf00      	nop
 8007bfe:	3708      	adds	r7, #8
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68da      	ldr	r2, [r3, #12]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c16:	b292      	uxth	r2, r2
 8007c18:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1e:	1c9a      	adds	r2, r3, #2
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d102      	bne.n	8007c42 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 f9ed 	bl	800801c <SPI_CloseRx_ISR>
  }
}
 8007c42:	bf00      	nop
 8007c44:	3708      	adds	r7, #8
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b082      	sub	sp, #8
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	330c      	adds	r3, #12
 8007c5c:	7812      	ldrb	r2, [r2, #0]
 8007c5e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c64:	1c5a      	adds	r2, r3, #1
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	3b01      	subs	r3, #1
 8007c72:	b29a      	uxth	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d102      	bne.n	8007c88 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 fa0a 	bl	800809c <SPI_CloseTx_ISR>
  }
}
 8007c88:	bf00      	nop
 8007c8a:	3708      	adds	r7, #8
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c9c:	881a      	ldrh	r2, [r3, #0]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ca8:	1c9a      	adds	r2, r3, #2
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	3b01      	subs	r3, #1
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d102      	bne.n	8007ccc <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 f9e8 	bl	800809c <SPI_CloseTx_ISR>
  }
}
 8007ccc:	bf00      	nop
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b088      	sub	sp, #32
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	603b      	str	r3, [r7, #0]
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ce4:	f7fb f962 	bl	8002fac <HAL_GetTick>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cec:	1a9b      	subs	r3, r3, r2
 8007cee:	683a      	ldr	r2, [r7, #0]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007cf4:	f7fb f95a 	bl	8002fac <HAL_GetTick>
 8007cf8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007cfa:	4b39      	ldr	r3, [pc, #228]	; (8007de0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	015b      	lsls	r3, r3, #5
 8007d00:	0d1b      	lsrs	r3, r3, #20
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	fb02 f303 	mul.w	r3, r2, r3
 8007d08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d0a:	e054      	b.n	8007db6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d12:	d050      	beq.n	8007db6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d14:	f7fb f94a 	bl	8002fac <HAL_GetTick>
 8007d18:	4602      	mov	r2, r0
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	1ad3      	subs	r3, r2, r3
 8007d1e:	69fa      	ldr	r2, [r7, #28]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d902      	bls.n	8007d2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d13d      	bne.n	8007da6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d42:	d111      	bne.n	8007d68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d4c:	d004      	beq.n	8007d58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d56:	d107      	bne.n	8007d68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d70:	d10f      	bne.n	8007d92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d80:	601a      	str	r2, [r3, #0]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e017      	b.n	8007dd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d101      	bne.n	8007db0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	3b01      	subs	r3, #1
 8007db4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689a      	ldr	r2, [r3, #8]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	68ba      	ldr	r2, [r7, #8]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	bf0c      	ite	eq
 8007dc6:	2301      	moveq	r3, #1
 8007dc8:	2300      	movne	r3, #0
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	461a      	mov	r2, r3
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d19b      	bne.n	8007d0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3720      	adds	r7, #32
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	20000028 	.word	0x20000028

08007de4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af02      	add	r7, sp, #8
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007df8:	d111      	bne.n	8007e1e <SPI_EndRxTransaction+0x3a>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e02:	d004      	beq.n	8007e0e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e0c:	d107      	bne.n	8007e1e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e1c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e26:	d12a      	bne.n	8007e7e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e30:	d012      	beq.n	8007e58 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2180      	movs	r1, #128	; 0x80
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f7ff ff49 	bl	8007cd4 <SPI_WaitFlagStateUntilTimeout>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d02d      	beq.n	8007ea4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e4c:	f043 0220 	orr.w	r2, r3, #32
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e54:	2303      	movs	r3, #3
 8007e56:	e026      	b.n	8007ea6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	2101      	movs	r1, #1
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f7ff ff36 	bl	8007cd4 <SPI_WaitFlagStateUntilTimeout>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d01a      	beq.n	8007ea4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e72:	f043 0220 	orr.w	r2, r3, #32
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e013      	b.n	8007ea6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2200      	movs	r2, #0
 8007e86:	2101      	movs	r1, #1
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f7ff ff23 	bl	8007cd4 <SPI_WaitFlagStateUntilTimeout>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d007      	beq.n	8007ea4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e98:	f043 0220 	orr.w	r2, r3, #32
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ea0:	2303      	movs	r3, #3
 8007ea2:	e000      	b.n	8007ea6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3710      	adds	r7, #16
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
	...

08007eb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b088      	sub	sp, #32
 8007eb4:	af02      	add	r7, sp, #8
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007ebc:	4b1b      	ldr	r3, [pc, #108]	; (8007f2c <SPI_EndRxTxTransaction+0x7c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a1b      	ldr	r2, [pc, #108]	; (8007f30 <SPI_EndRxTxTransaction+0x80>)
 8007ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec6:	0d5b      	lsrs	r3, r3, #21
 8007ec8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ecc:	fb02 f303 	mul.w	r3, r2, r3
 8007ed0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eda:	d112      	bne.n	8007f02 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	9300      	str	r3, [sp, #0]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	2180      	movs	r1, #128	; 0x80
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f7ff fef4 	bl	8007cd4 <SPI_WaitFlagStateUntilTimeout>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d016      	beq.n	8007f20 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ef6:	f043 0220 	orr.w	r2, r3, #32
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	e00f      	b.n	8007f22 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00a      	beq.n	8007f1e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f18:	2b80      	cmp	r3, #128	; 0x80
 8007f1a:	d0f2      	beq.n	8007f02 <SPI_EndRxTxTransaction+0x52>
 8007f1c:	e000      	b.n	8007f20 <SPI_EndRxTxTransaction+0x70>
        break;
 8007f1e:	bf00      	nop
  }

  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3718      	adds	r7, #24
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	20000028 	.word	0x20000028
 8007f30:	165e9f81 	.word	0x165e9f81

08007f34 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b086      	sub	sp, #24
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007f3c:	4b35      	ldr	r3, [pc, #212]	; (8008014 <SPI_CloseRxTx_ISR+0xe0>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a35      	ldr	r2, [pc, #212]	; (8008018 <SPI_CloseRxTx_ISR+0xe4>)
 8007f42:	fba2 2303 	umull	r2, r3, r2, r3
 8007f46:	0a5b      	lsrs	r3, r3, #9
 8007f48:	2264      	movs	r2, #100	; 0x64
 8007f4a:	fb02 f303 	mul.w	r3, r2, r3
 8007f4e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f50:	f7fb f82c 	bl	8002fac <HAL_GetTick>
 8007f54:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	685a      	ldr	r2, [r3, #4]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f022 0220 	bic.w	r2, r2, #32
 8007f64:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d106      	bne.n	8007f7a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f70:	f043 0220 	orr.w	r2, r3, #32
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007f78:	e009      	b.n	8007f8e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d0eb      	beq.n	8007f66 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007f8e:	697a      	ldr	r2, [r7, #20]
 8007f90:	2164      	movs	r1, #100	; 0x64
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7ff ff8c 	bl	8007eb0 <SPI_EndRxTxTransaction>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d005      	beq.n	8007faa <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fa2:	f043 0220 	orr.w	r2, r3, #32
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10a      	bne.n	8007fc8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	60fb      	str	r3, [r7, #12]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	60fb      	str	r3, [r7, #12]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	60fb      	str	r3, [r7, #12]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d115      	bne.n	8007ffc <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b04      	cmp	r3, #4
 8007fda:	d107      	bne.n	8007fec <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f7ff fcf5 	bl	80079d4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007fea:	e00e      	b.n	800800a <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f7ff fcf7 	bl	80079e8 <HAL_SPI_TxRxCpltCallback>
}
 8007ffa:	e006      	b.n	800800a <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7ff fcf9 	bl	80079fc <HAL_SPI_ErrorCallback>
}
 800800a:	bf00      	nop
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	20000028 	.word	0x20000028
 8008018:	057619f1 	.word	0x057619f1

0800801c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	685a      	ldr	r2, [r3, #4]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008032:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008034:	f7fa ffba 	bl	8002fac <HAL_GetTick>
 8008038:	4603      	mov	r3, r0
 800803a:	461a      	mov	r2, r3
 800803c:	2164      	movs	r1, #100	; 0x64
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f7ff fed0 	bl	8007de4 <SPI_EndRxTransaction>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d005      	beq.n	8008056 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800804e:	f043 0220 	orr.w	r2, r3, #32
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10a      	bne.n	8008074 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800805e:	2300      	movs	r3, #0
 8008060:	60fb      	str	r3, [r7, #12]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	60fb      	str	r3, [r7, #12]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	60fb      	str	r3, [r7, #12]
 8008072:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008080:	2b00      	cmp	r3, #0
 8008082:	d103      	bne.n	800808c <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7ff fca5 	bl	80079d4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800808a:	e002      	b.n	8008092 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7ff fcb5 	bl	80079fc <HAL_SPI_ErrorCallback>
}
 8008092:	bf00      	nop
 8008094:	3710      	adds	r7, #16
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
	...

0800809c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b086      	sub	sp, #24
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80080a4:	4b2c      	ldr	r3, [pc, #176]	; (8008158 <SPI_CloseTx_ISR+0xbc>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a2c      	ldr	r2, [pc, #176]	; (800815c <SPI_CloseTx_ISR+0xc0>)
 80080aa:	fba2 2303 	umull	r2, r3, r2, r3
 80080ae:	0a5b      	lsrs	r3, r3, #9
 80080b0:	2264      	movs	r2, #100	; 0x64
 80080b2:	fb02 f303 	mul.w	r3, r2, r3
 80080b6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080b8:	f7fa ff78 	bl	8002fac <HAL_GetTick>
 80080bc:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d106      	bne.n	80080d2 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c8:	f043 0220 	orr.w	r2, r3, #32
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80080d0:	e009      	b.n	80080e6 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	3b01      	subs	r3, #1
 80080d6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d0eb      	beq.n	80080be <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	685a      	ldr	r2, [r3, #4]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80080f4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80080f6:	697a      	ldr	r2, [r7, #20]
 80080f8:	2164      	movs	r1, #100	; 0x64
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7ff fed8 	bl	8007eb0 <SPI_EndRxTxTransaction>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d005      	beq.n	8008112 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800810a:	f043 0220 	orr.w	r2, r3, #32
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d10a      	bne.n	8008130 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	60fb      	str	r3, [r7, #12]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	60fb      	str	r3, [r7, #12]
 800812e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800813c:	2b00      	cmp	r3, #0
 800813e:	d003      	beq.n	8008148 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff fc5b 	bl	80079fc <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8008146:	e002      	b.n	800814e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f7ff fc39 	bl	80079c0 <HAL_SPI_TxCpltCallback>
}
 800814e:	bf00      	nop
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20000028 	.word	0x20000028
 800815c:	057619f1 	.word	0x057619f1

08008160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d101      	bne.n	8008172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	e041      	b.n	80081f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008178:	b2db      	uxtb	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	d106      	bne.n	800818c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f7fa fbd4 	bl	8002934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2202      	movs	r2, #2
 8008190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	3304      	adds	r3, #4
 800819c:	4619      	mov	r1, r3
 800819e:	4610      	mov	r0, r2
 80081a0:	f000 fe2a 	bl	8008df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3708      	adds	r7, #8
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
	...

08008200 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800820e:	b2db      	uxtb	r3, r3
 8008210:	2b01      	cmp	r3, #1
 8008212:	d001      	beq.n	8008218 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	e046      	b.n	80082a6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2202      	movs	r2, #2
 800821c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a23      	ldr	r2, [pc, #140]	; (80082b4 <HAL_TIM_Base_Start+0xb4>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d022      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008232:	d01d      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a1f      	ldr	r2, [pc, #124]	; (80082b8 <HAL_TIM_Base_Start+0xb8>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d018      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a1e      	ldr	r2, [pc, #120]	; (80082bc <HAL_TIM_Base_Start+0xbc>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d013      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a1c      	ldr	r2, [pc, #112]	; (80082c0 <HAL_TIM_Base_Start+0xc0>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d00e      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a1b      	ldr	r2, [pc, #108]	; (80082c4 <HAL_TIM_Base_Start+0xc4>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d009      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a19      	ldr	r2, [pc, #100]	; (80082c8 <HAL_TIM_Base_Start+0xc8>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d004      	beq.n	8008270 <HAL_TIM_Base_Start+0x70>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a18      	ldr	r2, [pc, #96]	; (80082cc <HAL_TIM_Base_Start+0xcc>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d111      	bne.n	8008294 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	f003 0307 	and.w	r3, r3, #7
 800827a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2b06      	cmp	r3, #6
 8008280:	d010      	beq.n	80082a4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f042 0201 	orr.w	r2, r2, #1
 8008290:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008292:	e007      	b.n	80082a4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f042 0201 	orr.w	r2, r2, #1
 80082a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3714      	adds	r7, #20
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	40010000 	.word	0x40010000
 80082b8:	40000400 	.word	0x40000400
 80082bc:	40000800 	.word	0x40000800
 80082c0:	40000c00 	.word	0x40000c00
 80082c4:	40010400 	.word	0x40010400
 80082c8:	40014000 	.word	0x40014000
 80082cc:	40001800 	.word	0x40001800

080082d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b085      	sub	sp, #20
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d001      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e04e      	b.n	8008386 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68da      	ldr	r2, [r3, #12]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f042 0201 	orr.w	r2, r2, #1
 80082fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a23      	ldr	r2, [pc, #140]	; (8008394 <HAL_TIM_Base_Start_IT+0xc4>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d022      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008312:	d01d      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a1f      	ldr	r2, [pc, #124]	; (8008398 <HAL_TIM_Base_Start_IT+0xc8>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d018      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a1e      	ldr	r2, [pc, #120]	; (800839c <HAL_TIM_Base_Start_IT+0xcc>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d013      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a1c      	ldr	r2, [pc, #112]	; (80083a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d00e      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a1b      	ldr	r2, [pc, #108]	; (80083a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d009      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a19      	ldr	r2, [pc, #100]	; (80083a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d004      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a18      	ldr	r2, [pc, #96]	; (80083ac <HAL_TIM_Base_Start_IT+0xdc>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d111      	bne.n	8008374 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	f003 0307 	and.w	r3, r3, #7
 800835a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2b06      	cmp	r3, #6
 8008360:	d010      	beq.n	8008384 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f042 0201 	orr.w	r2, r2, #1
 8008370:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008372:	e007      	b.n	8008384 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f042 0201 	orr.w	r2, r2, #1
 8008382:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	40010000 	.word	0x40010000
 8008398:	40000400 	.word	0x40000400
 800839c:	40000800 	.word	0x40000800
 80083a0:	40000c00 	.word	0x40000c00
 80083a4:	40010400 	.word	0x40010400
 80083a8:	40014000 	.word	0x40014000
 80083ac:	40001800 	.word	0x40001800

080083b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	68da      	ldr	r2, [r3, #12]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f022 0201 	bic.w	r2, r2, #1
 80083c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6a1a      	ldr	r2, [r3, #32]
 80083ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80083d2:	4013      	ands	r3, r2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10f      	bne.n	80083f8 <HAL_TIM_Base_Stop_IT+0x48>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6a1a      	ldr	r2, [r3, #32]
 80083de:	f240 4344 	movw	r3, #1092	; 0x444
 80083e2:	4013      	ands	r3, r2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d107      	bne.n	80083f8 <HAL_TIM_Base_Stop_IT+0x48>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 0201 	bic.w	r2, r2, #1
 80083f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b082      	sub	sp, #8
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800841c:	2301      	movs	r3, #1
 800841e:	e041      	b.n	80084a4 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008426:	b2db      	uxtb	r3, r3
 8008428:	2b00      	cmp	r3, #0
 800842a:	d106      	bne.n	800843a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 f839 	bl	80084ac <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2202      	movs	r2, #2
 800843e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	3304      	adds	r3, #4
 800844a:	4619      	mov	r1, r3
 800844c:	4610      	mov	r0, r2
 800844e:	f000 fcd3 	bl	8008df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2201      	movs	r2, #1
 800849e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3708      	adds	r7, #8
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	2200      	movs	r2, #0
 80084d0:	6839      	ldr	r1, [r7, #0]
 80084d2:	4618      	mov	r0, r3
 80084d4:	f000 ff7a 	bl	80093cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a2e      	ldr	r2, [pc, #184]	; (8008598 <HAL_TIM_OC_Stop+0xd8>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d004      	beq.n	80084ec <HAL_TIM_OC_Stop+0x2c>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a2d      	ldr	r2, [pc, #180]	; (800859c <HAL_TIM_OC_Stop+0xdc>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d101      	bne.n	80084f0 <HAL_TIM_OC_Stop+0x30>
 80084ec:	2301      	movs	r3, #1
 80084ee:	e000      	b.n	80084f2 <HAL_TIM_OC_Stop+0x32>
 80084f0:	2300      	movs	r3, #0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d017      	beq.n	8008526 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	6a1a      	ldr	r2, [r3, #32]
 80084fc:	f241 1311 	movw	r3, #4369	; 0x1111
 8008500:	4013      	ands	r3, r2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d10f      	bne.n	8008526 <HAL_TIM_OC_Stop+0x66>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	6a1a      	ldr	r2, [r3, #32]
 800850c:	f240 4344 	movw	r3, #1092	; 0x444
 8008510:	4013      	ands	r3, r2
 8008512:	2b00      	cmp	r3, #0
 8008514:	d107      	bne.n	8008526 <HAL_TIM_OC_Stop+0x66>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008524:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6a1a      	ldr	r2, [r3, #32]
 800852c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008530:	4013      	ands	r3, r2
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10f      	bne.n	8008556 <HAL_TIM_OC_Stop+0x96>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	6a1a      	ldr	r2, [r3, #32]
 800853c:	f240 4344 	movw	r3, #1092	; 0x444
 8008540:	4013      	ands	r3, r2
 8008542:	2b00      	cmp	r3, #0
 8008544:	d107      	bne.n	8008556 <HAL_TIM_OC_Stop+0x96>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f022 0201 	bic.w	r2, r2, #1
 8008554:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d104      	bne.n	8008566 <HAL_TIM_OC_Stop+0xa6>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008564:	e013      	b.n	800858e <HAL_TIM_OC_Stop+0xce>
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b04      	cmp	r3, #4
 800856a:	d104      	bne.n	8008576 <HAL_TIM_OC_Stop+0xb6>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008574:	e00b      	b.n	800858e <HAL_TIM_OC_Stop+0xce>
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	2b08      	cmp	r3, #8
 800857a:	d104      	bne.n	8008586 <HAL_TIM_OC_Stop+0xc6>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008584:	e003      	b.n	800858e <HAL_TIM_OC_Stop+0xce>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	3708      	adds	r7, #8
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	40010000 	.word	0x40010000
 800859c:	40010400 	.word	0x40010400

080085a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d101      	bne.n	80085b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e041      	b.n	8008636 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d106      	bne.n	80085cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f839 	bl	800863e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2202      	movs	r2, #2
 80085d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	3304      	adds	r3, #4
 80085dc:	4619      	mov	r1, r3
 80085de:	4610      	mov	r0, r2
 80085e0:	f000 fc0a 	bl	8008df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3708      	adds	r7, #8
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800863e:	b480      	push	{r7}
 8008640:	b083      	sub	sp, #12
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008646:	bf00      	nop
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr
	...

08008654 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d109      	bne.n	8008678 <HAL_TIM_PWM_Start+0x24>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b01      	cmp	r3, #1
 800866e:	bf14      	ite	ne
 8008670:	2301      	movne	r3, #1
 8008672:	2300      	moveq	r3, #0
 8008674:	b2db      	uxtb	r3, r3
 8008676:	e022      	b.n	80086be <HAL_TIM_PWM_Start+0x6a>
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	2b04      	cmp	r3, #4
 800867c:	d109      	bne.n	8008692 <HAL_TIM_PWM_Start+0x3e>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008684:	b2db      	uxtb	r3, r3
 8008686:	2b01      	cmp	r3, #1
 8008688:	bf14      	ite	ne
 800868a:	2301      	movne	r3, #1
 800868c:	2300      	moveq	r3, #0
 800868e:	b2db      	uxtb	r3, r3
 8008690:	e015      	b.n	80086be <HAL_TIM_PWM_Start+0x6a>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	2b08      	cmp	r3, #8
 8008696:	d109      	bne.n	80086ac <HAL_TIM_PWM_Start+0x58>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	bf14      	ite	ne
 80086a4:	2301      	movne	r3, #1
 80086a6:	2300      	moveq	r3, #0
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	e008      	b.n	80086be <HAL_TIM_PWM_Start+0x6a>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	bf14      	ite	ne
 80086b8:	2301      	movne	r3, #1
 80086ba:	2300      	moveq	r3, #0
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d001      	beq.n	80086c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e07c      	b.n	80087c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d104      	bne.n	80086d6 <HAL_TIM_PWM_Start+0x82>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2202      	movs	r2, #2
 80086d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086d4:	e013      	b.n	80086fe <HAL_TIM_PWM_Start+0xaa>
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	2b04      	cmp	r3, #4
 80086da:	d104      	bne.n	80086e6 <HAL_TIM_PWM_Start+0x92>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2202      	movs	r2, #2
 80086e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086e4:	e00b      	b.n	80086fe <HAL_TIM_PWM_Start+0xaa>
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	2b08      	cmp	r3, #8
 80086ea:	d104      	bne.n	80086f6 <HAL_TIM_PWM_Start+0xa2>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2202      	movs	r2, #2
 80086f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086f4:	e003      	b.n	80086fe <HAL_TIM_PWM_Start+0xaa>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2202      	movs	r2, #2
 80086fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2201      	movs	r2, #1
 8008704:	6839      	ldr	r1, [r7, #0]
 8008706:	4618      	mov	r0, r3
 8008708:	f000 fe60 	bl	80093cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a2d      	ldr	r2, [pc, #180]	; (80087c8 <HAL_TIM_PWM_Start+0x174>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d004      	beq.n	8008720 <HAL_TIM_PWM_Start+0xcc>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a2c      	ldr	r2, [pc, #176]	; (80087cc <HAL_TIM_PWM_Start+0x178>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d101      	bne.n	8008724 <HAL_TIM_PWM_Start+0xd0>
 8008720:	2301      	movs	r3, #1
 8008722:	e000      	b.n	8008726 <HAL_TIM_PWM_Start+0xd2>
 8008724:	2300      	movs	r3, #0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d007      	beq.n	800873a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008738:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a22      	ldr	r2, [pc, #136]	; (80087c8 <HAL_TIM_PWM_Start+0x174>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d022      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800874c:	d01d      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a1f      	ldr	r2, [pc, #124]	; (80087d0 <HAL_TIM_PWM_Start+0x17c>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d018      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a1d      	ldr	r2, [pc, #116]	; (80087d4 <HAL_TIM_PWM_Start+0x180>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d013      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a1c      	ldr	r2, [pc, #112]	; (80087d8 <HAL_TIM_PWM_Start+0x184>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d00e      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a16      	ldr	r2, [pc, #88]	; (80087cc <HAL_TIM_PWM_Start+0x178>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d009      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a18      	ldr	r2, [pc, #96]	; (80087dc <HAL_TIM_PWM_Start+0x188>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d004      	beq.n	800878a <HAL_TIM_PWM_Start+0x136>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a16      	ldr	r2, [pc, #88]	; (80087e0 <HAL_TIM_PWM_Start+0x18c>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d111      	bne.n	80087ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	f003 0307 	and.w	r3, r3, #7
 8008794:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2b06      	cmp	r3, #6
 800879a:	d010      	beq.n	80087be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f042 0201 	orr.w	r2, r2, #1
 80087aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ac:	e007      	b.n	80087be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f042 0201 	orr.w	r2, r2, #1
 80087bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80087be:	2300      	movs	r3, #0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	40010000 	.word	0x40010000
 80087cc:	40010400 	.word	0x40010400
 80087d0:	40000400 	.word	0x40000400
 80087d4:	40000800 	.word	0x40000800
 80087d8:	40000c00 	.word	0x40000c00
 80087dc:	40014000 	.word	0x40014000
 80087e0:	40001800 	.word	0x40001800

080087e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	f003 0302 	and.w	r3, r3, #2
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	d122      	bne.n	8008840 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	f003 0302 	and.w	r3, r3, #2
 8008804:	2b02      	cmp	r3, #2
 8008806:	d11b      	bne.n	8008840 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f06f 0202 	mvn.w	r2, #2
 8008810:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2201      	movs	r2, #1
 8008816:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	f003 0303 	and.w	r3, r3, #3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d003      	beq.n	800882e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 fac8 	bl	8008dbc <HAL_TIM_IC_CaptureCallback>
 800882c:	e005      	b.n	800883a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 faba 	bl	8008da8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 facb 	bl	8008dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	f003 0304 	and.w	r3, r3, #4
 800884a:	2b04      	cmp	r3, #4
 800884c:	d122      	bne.n	8008894 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f003 0304 	and.w	r3, r3, #4
 8008858:	2b04      	cmp	r3, #4
 800885a:	d11b      	bne.n	8008894 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f06f 0204 	mvn.w	r2, #4
 8008864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2202      	movs	r2, #2
 800886a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008876:	2b00      	cmp	r3, #0
 8008878:	d003      	beq.n	8008882 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fa9e 	bl	8008dbc <HAL_TIM_IC_CaptureCallback>
 8008880:	e005      	b.n	800888e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 fa90 	bl	8008da8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 faa1 	bl	8008dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	f003 0308 	and.w	r3, r3, #8
 800889e:	2b08      	cmp	r3, #8
 80088a0:	d122      	bne.n	80088e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	f003 0308 	and.w	r3, r3, #8
 80088ac:	2b08      	cmp	r3, #8
 80088ae:	d11b      	bne.n	80088e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f06f 0208 	mvn.w	r2, #8
 80088b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2204      	movs	r2, #4
 80088be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	69db      	ldr	r3, [r3, #28]
 80088c6:	f003 0303 	and.w	r3, r3, #3
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 fa74 	bl	8008dbc <HAL_TIM_IC_CaptureCallback>
 80088d4:	e005      	b.n	80088e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa66 	bl	8008da8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fa77 	bl	8008dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	f003 0310 	and.w	r3, r3, #16
 80088f2:	2b10      	cmp	r3, #16
 80088f4:	d122      	bne.n	800893c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f003 0310 	and.w	r3, r3, #16
 8008900:	2b10      	cmp	r3, #16
 8008902:	d11b      	bne.n	800893c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f06f 0210 	mvn.w	r2, #16
 800890c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2208      	movs	r2, #8
 8008912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	69db      	ldr	r3, [r3, #28]
 800891a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800891e:	2b00      	cmp	r3, #0
 8008920:	d003      	beq.n	800892a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fa4a 	bl	8008dbc <HAL_TIM_IC_CaptureCallback>
 8008928:	e005      	b.n	8008936 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 fa3c 	bl	8008da8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 fa4d 	bl	8008dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	f003 0301 	and.w	r3, r3, #1
 8008946:	2b01      	cmp	r3, #1
 8008948:	d10e      	bne.n	8008968 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	f003 0301 	and.w	r3, r3, #1
 8008954:	2b01      	cmp	r3, #1
 8008956:	d107      	bne.n	8008968 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f06f 0201 	mvn.w	r2, #1
 8008960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f7f8 ffe8 	bl	8001938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	691b      	ldr	r3, [r3, #16]
 800896e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008972:	2b80      	cmp	r3, #128	; 0x80
 8008974:	d10e      	bne.n	8008994 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008980:	2b80      	cmp	r3, #128	; 0x80
 8008982:	d107      	bne.n	8008994 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800898c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 fe1a 	bl	80095c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800899e:	2b40      	cmp	r3, #64	; 0x40
 80089a0:	d10e      	bne.n	80089c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ac:	2b40      	cmp	r3, #64	; 0x40
 80089ae:	d107      	bne.n	80089c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80089b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fa12 	bl	8008de4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	f003 0320 	and.w	r3, r3, #32
 80089ca:	2b20      	cmp	r3, #32
 80089cc:	d10e      	bne.n	80089ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	f003 0320 	and.w	r3, r3, #32
 80089d8:	2b20      	cmp	r3, #32
 80089da:	d107      	bne.n	80089ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f06f 0220 	mvn.w	r2, #32
 80089e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fde4 	bl	80095b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089ec:	bf00      	nop
 80089ee:	3708      	adds	r7, #8
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d101      	bne.n	8008a0e <HAL_TIM_OC_ConfigChannel+0x1a>
 8008a0a:	2302      	movs	r3, #2
 8008a0c:	e046      	b.n	8008a9c <HAL_TIM_OC_ConfigChannel+0xa8>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2201      	movs	r2, #1
 8008a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b0c      	cmp	r3, #12
 8008a1a:	d839      	bhi.n	8008a90 <HAL_TIM_OC_ConfigChannel+0x9c>
 8008a1c:	a201      	add	r2, pc, #4	; (adr r2, 8008a24 <HAL_TIM_OC_ConfigChannel+0x30>)
 8008a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a22:	bf00      	nop
 8008a24:	08008a59 	.word	0x08008a59
 8008a28:	08008a91 	.word	0x08008a91
 8008a2c:	08008a91 	.word	0x08008a91
 8008a30:	08008a91 	.word	0x08008a91
 8008a34:	08008a67 	.word	0x08008a67
 8008a38:	08008a91 	.word	0x08008a91
 8008a3c:	08008a91 	.word	0x08008a91
 8008a40:	08008a91 	.word	0x08008a91
 8008a44:	08008a75 	.word	0x08008a75
 8008a48:	08008a91 	.word	0x08008a91
 8008a4c:	08008a91 	.word	0x08008a91
 8008a50:	08008a91 	.word	0x08008a91
 8008a54:	08008a83 	.word	0x08008a83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68b9      	ldr	r1, [r7, #8]
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f000 fa6a 	bl	8008f38 <TIM_OC1_SetConfig>
      break;
 8008a64:	e015      	b.n	8008a92 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68b9      	ldr	r1, [r7, #8]
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 fad3 	bl	8009018 <TIM_OC2_SetConfig>
      break;
 8008a72:	e00e      	b.n	8008a92 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68b9      	ldr	r1, [r7, #8]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f000 fb42 	bl	8009104 <TIM_OC3_SetConfig>
      break;
 8008a80:	e007      	b.n	8008a92 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68b9      	ldr	r1, [r7, #8]
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 fbaf 	bl	80091ec <TIM_OC4_SetConfig>
      break;
 8008a8e:	e000      	b.n	8008a92 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8008a90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d101      	bne.n	8008abe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008aba:	2302      	movs	r3, #2
 8008abc:	e0ac      	b.n	8008c18 <HAL_TIM_PWM_ConfigChannel+0x174>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2b0c      	cmp	r3, #12
 8008aca:	f200 809f 	bhi.w	8008c0c <HAL_TIM_PWM_ConfigChannel+0x168>
 8008ace:	a201      	add	r2, pc, #4	; (adr r2, 8008ad4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008b09 	.word	0x08008b09
 8008ad8:	08008c0d 	.word	0x08008c0d
 8008adc:	08008c0d 	.word	0x08008c0d
 8008ae0:	08008c0d 	.word	0x08008c0d
 8008ae4:	08008b49 	.word	0x08008b49
 8008ae8:	08008c0d 	.word	0x08008c0d
 8008aec:	08008c0d 	.word	0x08008c0d
 8008af0:	08008c0d 	.word	0x08008c0d
 8008af4:	08008b8b 	.word	0x08008b8b
 8008af8:	08008c0d 	.word	0x08008c0d
 8008afc:	08008c0d 	.word	0x08008c0d
 8008b00:	08008c0d 	.word	0x08008c0d
 8008b04:	08008bcb 	.word	0x08008bcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68b9      	ldr	r1, [r7, #8]
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f000 fa12 	bl	8008f38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	699a      	ldr	r2, [r3, #24]
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f042 0208 	orr.w	r2, r2, #8
 8008b22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	699a      	ldr	r2, [r3, #24]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f022 0204 	bic.w	r2, r2, #4
 8008b32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	6999      	ldr	r1, [r3, #24]
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	691a      	ldr	r2, [r3, #16]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	430a      	orrs	r2, r1
 8008b44:	619a      	str	r2, [r3, #24]
      break;
 8008b46:	e062      	b.n	8008c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68b9      	ldr	r1, [r7, #8]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f000 fa62 	bl	8009018 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	699a      	ldr	r2, [r3, #24]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	699a      	ldr	r2, [r3, #24]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6999      	ldr	r1, [r3, #24]
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	021a      	lsls	r2, r3, #8
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	430a      	orrs	r2, r1
 8008b86:	619a      	str	r2, [r3, #24]
      break;
 8008b88:	e041      	b.n	8008c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	68b9      	ldr	r1, [r7, #8]
 8008b90:	4618      	mov	r0, r3
 8008b92:	f000 fab7 	bl	8009104 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	69da      	ldr	r2, [r3, #28]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f042 0208 	orr.w	r2, r2, #8
 8008ba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	69da      	ldr	r2, [r3, #28]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f022 0204 	bic.w	r2, r2, #4
 8008bb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	69d9      	ldr	r1, [r3, #28]
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	691a      	ldr	r2, [r3, #16]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	61da      	str	r2, [r3, #28]
      break;
 8008bc8:	e021      	b.n	8008c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	68b9      	ldr	r1, [r7, #8]
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f000 fb0b 	bl	80091ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	69da      	ldr	r2, [r3, #28]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008be4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	69da      	ldr	r2, [r3, #28]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	69d9      	ldr	r1, [r3, #28]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	691b      	ldr	r3, [r3, #16]
 8008c00:	021a      	lsls	r2, r3, #8
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	430a      	orrs	r2, r1
 8008c08:	61da      	str	r2, [r3, #28]
      break;
 8008c0a:	e000      	b.n	8008c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008c0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d101      	bne.n	8008c38 <HAL_TIM_ConfigClockSource+0x18>
 8008c34:	2302      	movs	r3, #2
 8008c36:	e0b3      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x180>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2202      	movs	r2, #2
 8008c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c5e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c70:	d03e      	beq.n	8008cf0 <HAL_TIM_ConfigClockSource+0xd0>
 8008c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c76:	f200 8087 	bhi.w	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c7e:	f000 8085 	beq.w	8008d8c <HAL_TIM_ConfigClockSource+0x16c>
 8008c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c86:	d87f      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008c88:	2b70      	cmp	r3, #112	; 0x70
 8008c8a:	d01a      	beq.n	8008cc2 <HAL_TIM_ConfigClockSource+0xa2>
 8008c8c:	2b70      	cmp	r3, #112	; 0x70
 8008c8e:	d87b      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008c90:	2b60      	cmp	r3, #96	; 0x60
 8008c92:	d050      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x116>
 8008c94:	2b60      	cmp	r3, #96	; 0x60
 8008c96:	d877      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008c98:	2b50      	cmp	r3, #80	; 0x50
 8008c9a:	d03c      	beq.n	8008d16 <HAL_TIM_ConfigClockSource+0xf6>
 8008c9c:	2b50      	cmp	r3, #80	; 0x50
 8008c9e:	d873      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008ca0:	2b40      	cmp	r3, #64	; 0x40
 8008ca2:	d058      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x136>
 8008ca4:	2b40      	cmp	r3, #64	; 0x40
 8008ca6:	d86f      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008ca8:	2b30      	cmp	r3, #48	; 0x30
 8008caa:	d064      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0x156>
 8008cac:	2b30      	cmp	r3, #48	; 0x30
 8008cae:	d86b      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008cb0:	2b20      	cmp	r3, #32
 8008cb2:	d060      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0x156>
 8008cb4:	2b20      	cmp	r3, #32
 8008cb6:	d867      	bhi.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d05c      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0x156>
 8008cbc:	2b10      	cmp	r3, #16
 8008cbe:	d05a      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008cc0:	e062      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6818      	ldr	r0, [r3, #0]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	6899      	ldr	r1, [r3, #8]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	685a      	ldr	r2, [r3, #4]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	f000 fb5b 	bl	800938c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008ce4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	609a      	str	r2, [r3, #8]
      break;
 8008cee:	e04e      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6818      	ldr	r0, [r3, #0]
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	6899      	ldr	r1, [r3, #8]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	685a      	ldr	r2, [r3, #4]
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	f000 fb44 	bl	800938c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689a      	ldr	r2, [r3, #8]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d12:	609a      	str	r2, [r3, #8]
      break;
 8008d14:	e03b      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6818      	ldr	r0, [r3, #0]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	6859      	ldr	r1, [r3, #4]
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	461a      	mov	r2, r3
 8008d24:	f000 fab8 	bl	8009298 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2150      	movs	r1, #80	; 0x50
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f000 fb11 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 8008d34:	e02b      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6818      	ldr	r0, [r3, #0]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	6859      	ldr	r1, [r3, #4]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	461a      	mov	r2, r3
 8008d44:	f000 fad7 	bl	80092f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2160      	movs	r1, #96	; 0x60
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 fb01 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 8008d54:	e01b      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6818      	ldr	r0, [r3, #0]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	6859      	ldr	r1, [r3, #4]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	68db      	ldr	r3, [r3, #12]
 8008d62:	461a      	mov	r2, r3
 8008d64:	f000 fa98 	bl	8009298 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2140      	movs	r1, #64	; 0x40
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f000 faf1 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 8008d74:	e00b      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	4610      	mov	r0, r2
 8008d82:	f000 fae8 	bl	8009356 <TIM_ITRx_SetConfig>
        break;
 8008d86:	e002      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008d88:	bf00      	nop
 8008d8a:	e000      	b.n	8008d8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008d8c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3710      	adds	r7, #16
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b083      	sub	sp, #12
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008db0:	bf00      	nop
 8008db2:	370c      	adds	r7, #12
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008dc4:	bf00      	nop
 8008dc6:	370c      	adds	r7, #12
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dd8:	bf00      	nop
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dec:	bf00      	nop
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a40      	ldr	r2, [pc, #256]	; (8008f0c <TIM_Base_SetConfig+0x114>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d013      	beq.n	8008e38 <TIM_Base_SetConfig+0x40>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e16:	d00f      	beq.n	8008e38 <TIM_Base_SetConfig+0x40>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a3d      	ldr	r2, [pc, #244]	; (8008f10 <TIM_Base_SetConfig+0x118>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d00b      	beq.n	8008e38 <TIM_Base_SetConfig+0x40>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a3c      	ldr	r2, [pc, #240]	; (8008f14 <TIM_Base_SetConfig+0x11c>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d007      	beq.n	8008e38 <TIM_Base_SetConfig+0x40>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4a3b      	ldr	r2, [pc, #236]	; (8008f18 <TIM_Base_SetConfig+0x120>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d003      	beq.n	8008e38 <TIM_Base_SetConfig+0x40>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a3a      	ldr	r2, [pc, #232]	; (8008f1c <TIM_Base_SetConfig+0x124>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d108      	bne.n	8008e4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a2f      	ldr	r2, [pc, #188]	; (8008f0c <TIM_Base_SetConfig+0x114>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d02b      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e58:	d027      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a2c      	ldr	r2, [pc, #176]	; (8008f10 <TIM_Base_SetConfig+0x118>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d023      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a2b      	ldr	r2, [pc, #172]	; (8008f14 <TIM_Base_SetConfig+0x11c>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d01f      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a2a      	ldr	r2, [pc, #168]	; (8008f18 <TIM_Base_SetConfig+0x120>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d01b      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a29      	ldr	r2, [pc, #164]	; (8008f1c <TIM_Base_SetConfig+0x124>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d017      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a28      	ldr	r2, [pc, #160]	; (8008f20 <TIM_Base_SetConfig+0x128>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d013      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a27      	ldr	r2, [pc, #156]	; (8008f24 <TIM_Base_SetConfig+0x12c>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d00f      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a26      	ldr	r2, [pc, #152]	; (8008f28 <TIM_Base_SetConfig+0x130>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d00b      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a25      	ldr	r2, [pc, #148]	; (8008f2c <TIM_Base_SetConfig+0x134>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d007      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a24      	ldr	r2, [pc, #144]	; (8008f30 <TIM_Base_SetConfig+0x138>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d003      	beq.n	8008eaa <TIM_Base_SetConfig+0xb2>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a23      	ldr	r2, [pc, #140]	; (8008f34 <TIM_Base_SetConfig+0x13c>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d108      	bne.n	8008ebc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	689a      	ldr	r2, [r3, #8]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a0a      	ldr	r2, [pc, #40]	; (8008f0c <TIM_Base_SetConfig+0x114>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d003      	beq.n	8008ef0 <TIM_Base_SetConfig+0xf8>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a0c      	ldr	r2, [pc, #48]	; (8008f1c <TIM_Base_SetConfig+0x124>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d103      	bne.n	8008ef8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	691a      	ldr	r2, [r3, #16]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2201      	movs	r2, #1
 8008efc:	615a      	str	r2, [r3, #20]
}
 8008efe:	bf00      	nop
 8008f00:	3714      	adds	r7, #20
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop
 8008f0c:	40010000 	.word	0x40010000
 8008f10:	40000400 	.word	0x40000400
 8008f14:	40000800 	.word	0x40000800
 8008f18:	40000c00 	.word	0x40000c00
 8008f1c:	40010400 	.word	0x40010400
 8008f20:	40014000 	.word	0x40014000
 8008f24:	40014400 	.word	0x40014400
 8008f28:	40014800 	.word	0x40014800
 8008f2c:	40001800 	.word	0x40001800
 8008f30:	40001c00 	.word	0x40001c00
 8008f34:	40002000 	.word	0x40002000

08008f38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b087      	sub	sp, #28
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a1b      	ldr	r3, [r3, #32]
 8008f46:	f023 0201 	bic.w	r2, r3, #1
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a1b      	ldr	r3, [r3, #32]
 8008f52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f023 0303 	bic.w	r3, r3, #3
 8008f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	f023 0302 	bic.w	r3, r3, #2
 8008f80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a20      	ldr	r2, [pc, #128]	; (8009010 <TIM_OC1_SetConfig+0xd8>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d003      	beq.n	8008f9c <TIM_OC1_SetConfig+0x64>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a1f      	ldr	r2, [pc, #124]	; (8009014 <TIM_OC1_SetConfig+0xdc>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d10c      	bne.n	8008fb6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	f023 0308 	bic.w	r3, r3, #8
 8008fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	f023 0304 	bic.w	r3, r3, #4
 8008fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a15      	ldr	r2, [pc, #84]	; (8009010 <TIM_OC1_SetConfig+0xd8>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d003      	beq.n	8008fc6 <TIM_OC1_SetConfig+0x8e>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a14      	ldr	r2, [pc, #80]	; (8009014 <TIM_OC1_SetConfig+0xdc>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d111      	bne.n	8008fea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	695b      	ldr	r3, [r3, #20]
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	699b      	ldr	r3, [r3, #24]
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	693a      	ldr	r2, [r7, #16]
 8008fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	685a      	ldr	r2, [r3, #4]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	621a      	str	r2, [r3, #32]
}
 8009004:	bf00      	nop
 8009006:	371c      	adds	r7, #28
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr
 8009010:	40010000 	.word	0x40010000
 8009014:	40010400 	.word	0x40010400

08009018 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009018:	b480      	push	{r7}
 800901a:	b087      	sub	sp, #28
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6a1b      	ldr	r3, [r3, #32]
 8009026:	f023 0210 	bic.w	r2, r3, #16
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a1b      	ldr	r3, [r3, #32]
 8009032:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	699b      	ldr	r3, [r3, #24]
 800903e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800904e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	021b      	lsls	r3, r3, #8
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	4313      	orrs	r3, r2
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	f023 0320 	bic.w	r3, r3, #32
 8009062:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	011b      	lsls	r3, r3, #4
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	4313      	orrs	r3, r2
 800906e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	4a22      	ldr	r2, [pc, #136]	; (80090fc <TIM_OC2_SetConfig+0xe4>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d003      	beq.n	8009080 <TIM_OC2_SetConfig+0x68>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	4a21      	ldr	r2, [pc, #132]	; (8009100 <TIM_OC2_SetConfig+0xe8>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d10d      	bne.n	800909c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009086:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	011b      	lsls	r3, r3, #4
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	4313      	orrs	r3, r2
 8009092:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800909a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a17      	ldr	r2, [pc, #92]	; (80090fc <TIM_OC2_SetConfig+0xe4>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d003      	beq.n	80090ac <TIM_OC2_SetConfig+0x94>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a16      	ldr	r2, [pc, #88]	; (8009100 <TIM_OC2_SetConfig+0xe8>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d113      	bne.n	80090d4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80090ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	695b      	ldr	r3, [r3, #20]
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	693a      	ldr	r2, [r7, #16]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	699b      	ldr	r3, [r3, #24]
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	68fa      	ldr	r2, [r7, #12]
 80090de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	685a      	ldr	r2, [r3, #4]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	697a      	ldr	r2, [r7, #20]
 80090ec:	621a      	str	r2, [r3, #32]
}
 80090ee:	bf00      	nop
 80090f0:	371c      	adds	r7, #28
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	40010000 	.word	0x40010000
 8009100:	40010400 	.word	0x40010400

08009104 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009104:	b480      	push	{r7}
 8009106:	b087      	sub	sp, #28
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a1b      	ldr	r3, [r3, #32]
 8009112:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a1b      	ldr	r3, [r3, #32]
 800911e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	69db      	ldr	r3, [r3, #28]
 800912a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f023 0303 	bic.w	r3, r3, #3
 800913a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	4313      	orrs	r3, r2
 8009144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800914c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	689b      	ldr	r3, [r3, #8]
 8009152:	021b      	lsls	r3, r3, #8
 8009154:	697a      	ldr	r2, [r7, #20]
 8009156:	4313      	orrs	r3, r2
 8009158:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4a21      	ldr	r2, [pc, #132]	; (80091e4 <TIM_OC3_SetConfig+0xe0>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d003      	beq.n	800916a <TIM_OC3_SetConfig+0x66>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a20      	ldr	r2, [pc, #128]	; (80091e8 <TIM_OC3_SetConfig+0xe4>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d10d      	bne.n	8009186 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009170:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	021b      	lsls	r3, r3, #8
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	4313      	orrs	r3, r2
 800917c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009184:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a16      	ldr	r2, [pc, #88]	; (80091e4 <TIM_OC3_SetConfig+0xe0>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d003      	beq.n	8009196 <TIM_OC3_SetConfig+0x92>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	4a15      	ldr	r2, [pc, #84]	; (80091e8 <TIM_OC3_SetConfig+0xe4>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d113      	bne.n	80091be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800919c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80091a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	011b      	lsls	r3, r3, #4
 80091ac:	693a      	ldr	r2, [r7, #16]
 80091ae:	4313      	orrs	r3, r2
 80091b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	011b      	lsls	r3, r3, #4
 80091b8:	693a      	ldr	r2, [r7, #16]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	693a      	ldr	r2, [r7, #16]
 80091c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	685a      	ldr	r2, [r3, #4]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	697a      	ldr	r2, [r7, #20]
 80091d6:	621a      	str	r2, [r3, #32]
}
 80091d8:	bf00      	nop
 80091da:	371c      	adds	r7, #28
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr
 80091e4:	40010000 	.word	0x40010000
 80091e8:	40010400 	.word	0x40010400

080091ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b087      	sub	sp, #28
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a1b      	ldr	r3, [r3, #32]
 80091fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	69db      	ldr	r3, [r3, #28]
 8009212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800921a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009222:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	021b      	lsls	r3, r3, #8
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	4313      	orrs	r3, r2
 800922e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009236:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	031b      	lsls	r3, r3, #12
 800923e:	693a      	ldr	r2, [r7, #16]
 8009240:	4313      	orrs	r3, r2
 8009242:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a12      	ldr	r2, [pc, #72]	; (8009290 <TIM_OC4_SetConfig+0xa4>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d003      	beq.n	8009254 <TIM_OC4_SetConfig+0x68>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	4a11      	ldr	r2, [pc, #68]	; (8009294 <TIM_OC4_SetConfig+0xa8>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d109      	bne.n	8009268 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800925a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	695b      	ldr	r3, [r3, #20]
 8009260:	019b      	lsls	r3, r3, #6
 8009262:	697a      	ldr	r2, [r7, #20]
 8009264:	4313      	orrs	r3, r2
 8009266:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	685a      	ldr	r2, [r3, #4]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	621a      	str	r2, [r3, #32]
}
 8009282:	bf00      	nop
 8009284:	371c      	adds	r7, #28
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr
 800928e:	bf00      	nop
 8009290:	40010000 	.word	0x40010000
 8009294:	40010400 	.word	0x40010400

08009298 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009298:	b480      	push	{r7}
 800929a:	b087      	sub	sp, #28
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a1b      	ldr	r3, [r3, #32]
 80092a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	f023 0201 	bic.w	r2, r3, #1
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	699b      	ldr	r3, [r3, #24]
 80092ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	011b      	lsls	r3, r3, #4
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	f023 030a 	bic.w	r3, r3, #10
 80092d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	4313      	orrs	r3, r2
 80092dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	693a      	ldr	r2, [r7, #16]
 80092e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	697a      	ldr	r2, [r7, #20]
 80092e8:	621a      	str	r2, [r3, #32]
}
 80092ea:	bf00      	nop
 80092ec:	371c      	adds	r7, #28
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092f6:	b480      	push	{r7}
 80092f8:	b087      	sub	sp, #28
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	60f8      	str	r0, [r7, #12]
 80092fe:	60b9      	str	r1, [r7, #8]
 8009300:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6a1b      	ldr	r3, [r3, #32]
 8009306:	f023 0210 	bic.w	r2, r3, #16
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	6a1b      	ldr	r3, [r3, #32]
 8009318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009320:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	031b      	lsls	r3, r3, #12
 8009326:	697a      	ldr	r2, [r7, #20]
 8009328:	4313      	orrs	r3, r2
 800932a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009332:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	011b      	lsls	r3, r3, #4
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	4313      	orrs	r3, r2
 800933c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	697a      	ldr	r2, [r7, #20]
 8009342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	693a      	ldr	r2, [r7, #16]
 8009348:	621a      	str	r2, [r3, #32]
}
 800934a:	bf00      	nop
 800934c:	371c      	adds	r7, #28
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009356:	b480      	push	{r7}
 8009358:	b085      	sub	sp, #20
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800936c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	4313      	orrs	r3, r2
 8009374:	f043 0307 	orr.w	r3, r3, #7
 8009378:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	609a      	str	r2, [r3, #8]
}
 8009380:	bf00      	nop
 8009382:	3714      	adds	r7, #20
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	607a      	str	r2, [r7, #4]
 8009398:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80093a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	021a      	lsls	r2, r3, #8
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	431a      	orrs	r2, r3
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	609a      	str	r2, [r3, #8]
}
 80093c0:	bf00      	nop
 80093c2:	371c      	adds	r7, #28
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b087      	sub	sp, #28
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	f003 031f 	and.w	r3, r3, #31
 80093de:	2201      	movs	r2, #1
 80093e0:	fa02 f303 	lsl.w	r3, r2, r3
 80093e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	6a1a      	ldr	r2, [r3, #32]
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	43db      	mvns	r3, r3
 80093ee:	401a      	ands	r2, r3
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6a1a      	ldr	r2, [r3, #32]
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	f003 031f 	and.w	r3, r3, #31
 80093fe:	6879      	ldr	r1, [r7, #4]
 8009400:	fa01 f303 	lsl.w	r3, r1, r3
 8009404:	431a      	orrs	r2, r3
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	621a      	str	r2, [r3, #32]
}
 800940a:	bf00      	nop
 800940c:	371c      	adds	r7, #28
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr
	...

08009418 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009418:	b480      	push	{r7}
 800941a:	b085      	sub	sp, #20
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009428:	2b01      	cmp	r3, #1
 800942a:	d101      	bne.n	8009430 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800942c:	2302      	movs	r3, #2
 800942e:	e05a      	b.n	80094e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2202      	movs	r2, #2
 800943c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009456:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	4313      	orrs	r3, r2
 8009460:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a21      	ldr	r2, [pc, #132]	; (80094f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d022      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800947c:	d01d      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a1d      	ldr	r2, [pc, #116]	; (80094f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d018      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a1b      	ldr	r2, [pc, #108]	; (80094fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d013      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a1a      	ldr	r2, [pc, #104]	; (8009500 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d00e      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a18      	ldr	r2, [pc, #96]	; (8009504 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d009      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a17      	ldr	r2, [pc, #92]	; (8009508 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d004      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a15      	ldr	r2, [pc, #84]	; (800950c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d10c      	bne.n	80094d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	4313      	orrs	r3, r2
 80094ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop
 80094f4:	40010000 	.word	0x40010000
 80094f8:	40000400 	.word	0x40000400
 80094fc:	40000800 	.word	0x40000800
 8009500:	40000c00 	.word	0x40000c00
 8009504:	40010400 	.word	0x40010400
 8009508:	40014000 	.word	0x40014000
 800950c:	40001800 	.word	0x40001800

08009510 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009510:	b480      	push	{r7}
 8009512:	b085      	sub	sp, #20
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800951a:	2300      	movs	r3, #0
 800951c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009524:	2b01      	cmp	r3, #1
 8009526:	d101      	bne.n	800952c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009528:	2302      	movs	r3, #2
 800952a:	e03d      	b.n	80095a8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	4313      	orrs	r3, r2
 8009540:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	4313      	orrs	r3, r2
 800954e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	4313      	orrs	r3, r2
 800955c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4313      	orrs	r3, r2
 800956a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	4313      	orrs	r3, r2
 8009578:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	695b      	ldr	r3, [r3, #20]
 8009584:	4313      	orrs	r3, r2
 8009586:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	69db      	ldr	r3, [r3, #28]
 8009592:	4313      	orrs	r3, r2
 8009594:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	68fa      	ldr	r2, [r7, #12]
 800959c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095a6:	2300      	movs	r3, #0
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3714      	adds	r7, #20
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr

080095b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b082      	sub	sp, #8
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d101      	bne.n	80095ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e03f      	b.n	800966e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d106      	bne.n	8009608 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f7f9 fad4 	bl	8002bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2224      	movs	r2, #36	; 0x24
 800960c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68da      	ldr	r2, [r3, #12]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800961e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f829 	bl	8009678 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	691a      	ldr	r2, [r3, #16]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009634:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	695a      	ldr	r2, [r3, #20]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009644:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	68da      	ldr	r2, [r3, #12]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009654:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2220      	movs	r2, #32
 8009660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2220      	movs	r2, #32
 8009668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
	...

08009678 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	b09f      	sub	sp, #124	; 0x7c
 800967e:	af00      	add	r7, sp, #0
 8009680:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800968c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800968e:	68d9      	ldr	r1, [r3, #12]
 8009690:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	ea40 0301 	orr.w	r3, r0, r1
 8009698:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800969a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800969c:	689a      	ldr	r2, [r3, #8]
 800969e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	431a      	orrs	r2, r3
 80096a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	431a      	orrs	r2, r3
 80096aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096ac:	69db      	ldr	r3, [r3, #28]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80096b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80096bc:	f021 010c 	bic.w	r1, r1, #12
 80096c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80096c6:	430b      	orrs	r3, r1
 80096c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80096ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	695b      	ldr	r3, [r3, #20]
 80096d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80096d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096d6:	6999      	ldr	r1, [r3, #24]
 80096d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	ea40 0301 	orr.w	r3, r0, r1
 80096e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80096e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	4bc5      	ldr	r3, [pc, #788]	; (80099fc <UART_SetConfig+0x384>)
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d004      	beq.n	80096f6 <UART_SetConfig+0x7e>
 80096ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	4bc3      	ldr	r3, [pc, #780]	; (8009a00 <UART_SetConfig+0x388>)
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d103      	bne.n	80096fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80096f6:	f7fc feb5 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 80096fa:	6778      	str	r0, [r7, #116]	; 0x74
 80096fc:	e002      	b.n	8009704 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80096fe:	f7fc fe9d 	bl	800643c <HAL_RCC_GetPCLK1Freq>
 8009702:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009706:	69db      	ldr	r3, [r3, #28]
 8009708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800970c:	f040 80b6 	bne.w	800987c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009712:	461c      	mov	r4, r3
 8009714:	f04f 0500 	mov.w	r5, #0
 8009718:	4622      	mov	r2, r4
 800971a:	462b      	mov	r3, r5
 800971c:	1891      	adds	r1, r2, r2
 800971e:	6439      	str	r1, [r7, #64]	; 0x40
 8009720:	415b      	adcs	r3, r3
 8009722:	647b      	str	r3, [r7, #68]	; 0x44
 8009724:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009728:	1912      	adds	r2, r2, r4
 800972a:	eb45 0303 	adc.w	r3, r5, r3
 800972e:	f04f 0000 	mov.w	r0, #0
 8009732:	f04f 0100 	mov.w	r1, #0
 8009736:	00d9      	lsls	r1, r3, #3
 8009738:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800973c:	00d0      	lsls	r0, r2, #3
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	1911      	adds	r1, r2, r4
 8009744:	6639      	str	r1, [r7, #96]	; 0x60
 8009746:	416b      	adcs	r3, r5
 8009748:	667b      	str	r3, [r7, #100]	; 0x64
 800974a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	461a      	mov	r2, r3
 8009750:	f04f 0300 	mov.w	r3, #0
 8009754:	1891      	adds	r1, r2, r2
 8009756:	63b9      	str	r1, [r7, #56]	; 0x38
 8009758:	415b      	adcs	r3, r3
 800975a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800975c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009760:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009764:	f7f6 fd8c 	bl	8000280 <__aeabi_uldivmod>
 8009768:	4602      	mov	r2, r0
 800976a:	460b      	mov	r3, r1
 800976c:	4ba5      	ldr	r3, [pc, #660]	; (8009a04 <UART_SetConfig+0x38c>)
 800976e:	fba3 2302 	umull	r2, r3, r3, r2
 8009772:	095b      	lsrs	r3, r3, #5
 8009774:	011e      	lsls	r6, r3, #4
 8009776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009778:	461c      	mov	r4, r3
 800977a:	f04f 0500 	mov.w	r5, #0
 800977e:	4622      	mov	r2, r4
 8009780:	462b      	mov	r3, r5
 8009782:	1891      	adds	r1, r2, r2
 8009784:	6339      	str	r1, [r7, #48]	; 0x30
 8009786:	415b      	adcs	r3, r3
 8009788:	637b      	str	r3, [r7, #52]	; 0x34
 800978a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800978e:	1912      	adds	r2, r2, r4
 8009790:	eb45 0303 	adc.w	r3, r5, r3
 8009794:	f04f 0000 	mov.w	r0, #0
 8009798:	f04f 0100 	mov.w	r1, #0
 800979c:	00d9      	lsls	r1, r3, #3
 800979e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80097a2:	00d0      	lsls	r0, r2, #3
 80097a4:	4602      	mov	r2, r0
 80097a6:	460b      	mov	r3, r1
 80097a8:	1911      	adds	r1, r2, r4
 80097aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80097ac:	416b      	adcs	r3, r5
 80097ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80097b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	461a      	mov	r2, r3
 80097b6:	f04f 0300 	mov.w	r3, #0
 80097ba:	1891      	adds	r1, r2, r2
 80097bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80097be:	415b      	adcs	r3, r3
 80097c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80097ca:	f7f6 fd59 	bl	8000280 <__aeabi_uldivmod>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	4b8c      	ldr	r3, [pc, #560]	; (8009a04 <UART_SetConfig+0x38c>)
 80097d4:	fba3 1302 	umull	r1, r3, r3, r2
 80097d8:	095b      	lsrs	r3, r3, #5
 80097da:	2164      	movs	r1, #100	; 0x64
 80097dc:	fb01 f303 	mul.w	r3, r1, r3
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	00db      	lsls	r3, r3, #3
 80097e4:	3332      	adds	r3, #50	; 0x32
 80097e6:	4a87      	ldr	r2, [pc, #540]	; (8009a04 <UART_SetConfig+0x38c>)
 80097e8:	fba2 2303 	umull	r2, r3, r2, r3
 80097ec:	095b      	lsrs	r3, r3, #5
 80097ee:	005b      	lsls	r3, r3, #1
 80097f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80097f4:	441e      	add	r6, r3
 80097f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097f8:	4618      	mov	r0, r3
 80097fa:	f04f 0100 	mov.w	r1, #0
 80097fe:	4602      	mov	r2, r0
 8009800:	460b      	mov	r3, r1
 8009802:	1894      	adds	r4, r2, r2
 8009804:	623c      	str	r4, [r7, #32]
 8009806:	415b      	adcs	r3, r3
 8009808:	627b      	str	r3, [r7, #36]	; 0x24
 800980a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800980e:	1812      	adds	r2, r2, r0
 8009810:	eb41 0303 	adc.w	r3, r1, r3
 8009814:	f04f 0400 	mov.w	r4, #0
 8009818:	f04f 0500 	mov.w	r5, #0
 800981c:	00dd      	lsls	r5, r3, #3
 800981e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009822:	00d4      	lsls	r4, r2, #3
 8009824:	4622      	mov	r2, r4
 8009826:	462b      	mov	r3, r5
 8009828:	1814      	adds	r4, r2, r0
 800982a:	653c      	str	r4, [r7, #80]	; 0x50
 800982c:	414b      	adcs	r3, r1
 800982e:	657b      	str	r3, [r7, #84]	; 0x54
 8009830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	461a      	mov	r2, r3
 8009836:	f04f 0300 	mov.w	r3, #0
 800983a:	1891      	adds	r1, r2, r2
 800983c:	61b9      	str	r1, [r7, #24]
 800983e:	415b      	adcs	r3, r3
 8009840:	61fb      	str	r3, [r7, #28]
 8009842:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009846:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800984a:	f7f6 fd19 	bl	8000280 <__aeabi_uldivmod>
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	4b6c      	ldr	r3, [pc, #432]	; (8009a04 <UART_SetConfig+0x38c>)
 8009854:	fba3 1302 	umull	r1, r3, r3, r2
 8009858:	095b      	lsrs	r3, r3, #5
 800985a:	2164      	movs	r1, #100	; 0x64
 800985c:	fb01 f303 	mul.w	r3, r1, r3
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	00db      	lsls	r3, r3, #3
 8009864:	3332      	adds	r3, #50	; 0x32
 8009866:	4a67      	ldr	r2, [pc, #412]	; (8009a04 <UART_SetConfig+0x38c>)
 8009868:	fba2 2303 	umull	r2, r3, r2, r3
 800986c:	095b      	lsrs	r3, r3, #5
 800986e:	f003 0207 	and.w	r2, r3, #7
 8009872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4432      	add	r2, r6
 8009878:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800987a:	e0b9      	b.n	80099f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800987c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800987e:	461c      	mov	r4, r3
 8009880:	f04f 0500 	mov.w	r5, #0
 8009884:	4622      	mov	r2, r4
 8009886:	462b      	mov	r3, r5
 8009888:	1891      	adds	r1, r2, r2
 800988a:	6139      	str	r1, [r7, #16]
 800988c:	415b      	adcs	r3, r3
 800988e:	617b      	str	r3, [r7, #20]
 8009890:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009894:	1912      	adds	r2, r2, r4
 8009896:	eb45 0303 	adc.w	r3, r5, r3
 800989a:	f04f 0000 	mov.w	r0, #0
 800989e:	f04f 0100 	mov.w	r1, #0
 80098a2:	00d9      	lsls	r1, r3, #3
 80098a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80098a8:	00d0      	lsls	r0, r2, #3
 80098aa:	4602      	mov	r2, r0
 80098ac:	460b      	mov	r3, r1
 80098ae:	eb12 0804 	adds.w	r8, r2, r4
 80098b2:	eb43 0905 	adc.w	r9, r3, r5
 80098b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f04f 0100 	mov.w	r1, #0
 80098c0:	f04f 0200 	mov.w	r2, #0
 80098c4:	f04f 0300 	mov.w	r3, #0
 80098c8:	008b      	lsls	r3, r1, #2
 80098ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80098ce:	0082      	lsls	r2, r0, #2
 80098d0:	4640      	mov	r0, r8
 80098d2:	4649      	mov	r1, r9
 80098d4:	f7f6 fcd4 	bl	8000280 <__aeabi_uldivmod>
 80098d8:	4602      	mov	r2, r0
 80098da:	460b      	mov	r3, r1
 80098dc:	4b49      	ldr	r3, [pc, #292]	; (8009a04 <UART_SetConfig+0x38c>)
 80098de:	fba3 2302 	umull	r2, r3, r3, r2
 80098e2:	095b      	lsrs	r3, r3, #5
 80098e4:	011e      	lsls	r6, r3, #4
 80098e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80098e8:	4618      	mov	r0, r3
 80098ea:	f04f 0100 	mov.w	r1, #0
 80098ee:	4602      	mov	r2, r0
 80098f0:	460b      	mov	r3, r1
 80098f2:	1894      	adds	r4, r2, r2
 80098f4:	60bc      	str	r4, [r7, #8]
 80098f6:	415b      	adcs	r3, r3
 80098f8:	60fb      	str	r3, [r7, #12]
 80098fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80098fe:	1812      	adds	r2, r2, r0
 8009900:	eb41 0303 	adc.w	r3, r1, r3
 8009904:	f04f 0400 	mov.w	r4, #0
 8009908:	f04f 0500 	mov.w	r5, #0
 800990c:	00dd      	lsls	r5, r3, #3
 800990e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009912:	00d4      	lsls	r4, r2, #3
 8009914:	4622      	mov	r2, r4
 8009916:	462b      	mov	r3, r5
 8009918:	1814      	adds	r4, r2, r0
 800991a:	64bc      	str	r4, [r7, #72]	; 0x48
 800991c:	414b      	adcs	r3, r1
 800991e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009920:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	4618      	mov	r0, r3
 8009926:	f04f 0100 	mov.w	r1, #0
 800992a:	f04f 0200 	mov.w	r2, #0
 800992e:	f04f 0300 	mov.w	r3, #0
 8009932:	008b      	lsls	r3, r1, #2
 8009934:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009938:	0082      	lsls	r2, r0, #2
 800993a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800993e:	f7f6 fc9f 	bl	8000280 <__aeabi_uldivmod>
 8009942:	4602      	mov	r2, r0
 8009944:	460b      	mov	r3, r1
 8009946:	4b2f      	ldr	r3, [pc, #188]	; (8009a04 <UART_SetConfig+0x38c>)
 8009948:	fba3 1302 	umull	r1, r3, r3, r2
 800994c:	095b      	lsrs	r3, r3, #5
 800994e:	2164      	movs	r1, #100	; 0x64
 8009950:	fb01 f303 	mul.w	r3, r1, r3
 8009954:	1ad3      	subs	r3, r2, r3
 8009956:	011b      	lsls	r3, r3, #4
 8009958:	3332      	adds	r3, #50	; 0x32
 800995a:	4a2a      	ldr	r2, [pc, #168]	; (8009a04 <UART_SetConfig+0x38c>)
 800995c:	fba2 2303 	umull	r2, r3, r2, r3
 8009960:	095b      	lsrs	r3, r3, #5
 8009962:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009966:	441e      	add	r6, r3
 8009968:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800996a:	4618      	mov	r0, r3
 800996c:	f04f 0100 	mov.w	r1, #0
 8009970:	4602      	mov	r2, r0
 8009972:	460b      	mov	r3, r1
 8009974:	1894      	adds	r4, r2, r2
 8009976:	603c      	str	r4, [r7, #0]
 8009978:	415b      	adcs	r3, r3
 800997a:	607b      	str	r3, [r7, #4]
 800997c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009980:	1812      	adds	r2, r2, r0
 8009982:	eb41 0303 	adc.w	r3, r1, r3
 8009986:	f04f 0400 	mov.w	r4, #0
 800998a:	f04f 0500 	mov.w	r5, #0
 800998e:	00dd      	lsls	r5, r3, #3
 8009990:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009994:	00d4      	lsls	r4, r2, #3
 8009996:	4622      	mov	r2, r4
 8009998:	462b      	mov	r3, r5
 800999a:	eb12 0a00 	adds.w	sl, r2, r0
 800999e:	eb43 0b01 	adc.w	fp, r3, r1
 80099a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	4618      	mov	r0, r3
 80099a8:	f04f 0100 	mov.w	r1, #0
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	f04f 0300 	mov.w	r3, #0
 80099b4:	008b      	lsls	r3, r1, #2
 80099b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80099ba:	0082      	lsls	r2, r0, #2
 80099bc:	4650      	mov	r0, sl
 80099be:	4659      	mov	r1, fp
 80099c0:	f7f6 fc5e 	bl	8000280 <__aeabi_uldivmod>
 80099c4:	4602      	mov	r2, r0
 80099c6:	460b      	mov	r3, r1
 80099c8:	4b0e      	ldr	r3, [pc, #56]	; (8009a04 <UART_SetConfig+0x38c>)
 80099ca:	fba3 1302 	umull	r1, r3, r3, r2
 80099ce:	095b      	lsrs	r3, r3, #5
 80099d0:	2164      	movs	r1, #100	; 0x64
 80099d2:	fb01 f303 	mul.w	r3, r1, r3
 80099d6:	1ad3      	subs	r3, r2, r3
 80099d8:	011b      	lsls	r3, r3, #4
 80099da:	3332      	adds	r3, #50	; 0x32
 80099dc:	4a09      	ldr	r2, [pc, #36]	; (8009a04 <UART_SetConfig+0x38c>)
 80099de:	fba2 2303 	umull	r2, r3, r2, r3
 80099e2:	095b      	lsrs	r3, r3, #5
 80099e4:	f003 020f 	and.w	r2, r3, #15
 80099e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4432      	add	r2, r6
 80099ee:	609a      	str	r2, [r3, #8]
}
 80099f0:	bf00      	nop
 80099f2:	377c      	adds	r7, #124	; 0x7c
 80099f4:	46bd      	mov	sp, r7
 80099f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099fa:	bf00      	nop
 80099fc:	40011000 	.word	0x40011000
 8009a00:	40011400 	.word	0x40011400
 8009a04:	51eb851f 	.word	0x51eb851f

08009a08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a08:	b084      	sub	sp, #16
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b084      	sub	sp, #16
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	f107 001c 	add.w	r0, r7, #28
 8009a16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d122      	bne.n	8009a66 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a24:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009a34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	68db      	ldr	r3, [r3, #12]
 8009a40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009a48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d105      	bne.n	8009a5a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f001 fac6 	bl	800afec <USB_CoreReset>
 8009a60:	4603      	mov	r3, r0
 8009a62:	73fb      	strb	r3, [r7, #15]
 8009a64:	e01a      	b.n	8009a9c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f001 faba 	bl	800afec <USB_CoreReset>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d106      	bne.n	8009a90 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a86:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	639a      	str	r2, [r3, #56]	; 0x38
 8009a8e:	e005      	b.n	8009a9c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a94:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d10b      	bne.n	8009aba <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	f043 0206 	orr.w	r2, r3, #6
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	f043 0220 	orr.w	r2, r3, #32
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3710      	adds	r7, #16
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ac6:	b004      	add	sp, #16
 8009ac8:	4770      	bx	lr
	...

08009acc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009ada:	79fb      	ldrb	r3, [r7, #7]
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	d165      	bne.n	8009bac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	4a41      	ldr	r2, [pc, #260]	; (8009be8 <USB_SetTurnaroundTime+0x11c>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d906      	bls.n	8009af6 <USB_SetTurnaroundTime+0x2a>
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	4a40      	ldr	r2, [pc, #256]	; (8009bec <USB_SetTurnaroundTime+0x120>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d202      	bcs.n	8009af6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009af0:	230f      	movs	r3, #15
 8009af2:	617b      	str	r3, [r7, #20]
 8009af4:	e062      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	4a3c      	ldr	r2, [pc, #240]	; (8009bec <USB_SetTurnaroundTime+0x120>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d306      	bcc.n	8009b0c <USB_SetTurnaroundTime+0x40>
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	4a3b      	ldr	r2, [pc, #236]	; (8009bf0 <USB_SetTurnaroundTime+0x124>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d202      	bcs.n	8009b0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009b06:	230e      	movs	r3, #14
 8009b08:	617b      	str	r3, [r7, #20]
 8009b0a:	e057      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	4a38      	ldr	r2, [pc, #224]	; (8009bf0 <USB_SetTurnaroundTime+0x124>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d306      	bcc.n	8009b22 <USB_SetTurnaroundTime+0x56>
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	4a37      	ldr	r2, [pc, #220]	; (8009bf4 <USB_SetTurnaroundTime+0x128>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d202      	bcs.n	8009b22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009b1c:	230d      	movs	r3, #13
 8009b1e:	617b      	str	r3, [r7, #20]
 8009b20:	e04c      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	4a33      	ldr	r2, [pc, #204]	; (8009bf4 <USB_SetTurnaroundTime+0x128>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d306      	bcc.n	8009b38 <USB_SetTurnaroundTime+0x6c>
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	4a32      	ldr	r2, [pc, #200]	; (8009bf8 <USB_SetTurnaroundTime+0x12c>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d802      	bhi.n	8009b38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009b32:	230c      	movs	r3, #12
 8009b34:	617b      	str	r3, [r7, #20]
 8009b36:	e041      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	4a2f      	ldr	r2, [pc, #188]	; (8009bf8 <USB_SetTurnaroundTime+0x12c>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d906      	bls.n	8009b4e <USB_SetTurnaroundTime+0x82>
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	4a2e      	ldr	r2, [pc, #184]	; (8009bfc <USB_SetTurnaroundTime+0x130>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d802      	bhi.n	8009b4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009b48:	230b      	movs	r3, #11
 8009b4a:	617b      	str	r3, [r7, #20]
 8009b4c:	e036      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	4a2a      	ldr	r2, [pc, #168]	; (8009bfc <USB_SetTurnaroundTime+0x130>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d906      	bls.n	8009b64 <USB_SetTurnaroundTime+0x98>
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	4a29      	ldr	r2, [pc, #164]	; (8009c00 <USB_SetTurnaroundTime+0x134>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d802      	bhi.n	8009b64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009b5e:	230a      	movs	r3, #10
 8009b60:	617b      	str	r3, [r7, #20]
 8009b62:	e02b      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	4a26      	ldr	r2, [pc, #152]	; (8009c00 <USB_SetTurnaroundTime+0x134>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d906      	bls.n	8009b7a <USB_SetTurnaroundTime+0xae>
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	4a25      	ldr	r2, [pc, #148]	; (8009c04 <USB_SetTurnaroundTime+0x138>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d202      	bcs.n	8009b7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009b74:	2309      	movs	r3, #9
 8009b76:	617b      	str	r3, [r7, #20]
 8009b78:	e020      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	4a21      	ldr	r2, [pc, #132]	; (8009c04 <USB_SetTurnaroundTime+0x138>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d306      	bcc.n	8009b90 <USB_SetTurnaroundTime+0xc4>
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	4a20      	ldr	r2, [pc, #128]	; (8009c08 <USB_SetTurnaroundTime+0x13c>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d802      	bhi.n	8009b90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009b8a:	2308      	movs	r3, #8
 8009b8c:	617b      	str	r3, [r7, #20]
 8009b8e:	e015      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	4a1d      	ldr	r2, [pc, #116]	; (8009c08 <USB_SetTurnaroundTime+0x13c>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d906      	bls.n	8009ba6 <USB_SetTurnaroundTime+0xda>
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	4a1c      	ldr	r2, [pc, #112]	; (8009c0c <USB_SetTurnaroundTime+0x140>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d202      	bcs.n	8009ba6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009ba0:	2307      	movs	r3, #7
 8009ba2:	617b      	str	r3, [r7, #20]
 8009ba4:	e00a      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009ba6:	2306      	movs	r3, #6
 8009ba8:	617b      	str	r3, [r7, #20]
 8009baa:	e007      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009bac:	79fb      	ldrb	r3, [r7, #7]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d102      	bne.n	8009bb8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009bb2:	2309      	movs	r3, #9
 8009bb4:	617b      	str	r3, [r7, #20]
 8009bb6:	e001      	b.n	8009bbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009bb8:	2309      	movs	r3, #9
 8009bba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	68da      	ldr	r2, [r3, #12]
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	029b      	lsls	r3, r3, #10
 8009bd0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009bd4:	431a      	orrs	r2, r3
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	371c      	adds	r7, #28
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr
 8009be8:	00d8acbf 	.word	0x00d8acbf
 8009bec:	00e4e1c0 	.word	0x00e4e1c0
 8009bf0:	00f42400 	.word	0x00f42400
 8009bf4:	01067380 	.word	0x01067380
 8009bf8:	011a499f 	.word	0x011a499f
 8009bfc:	01312cff 	.word	0x01312cff
 8009c00:	014ca43f 	.word	0x014ca43f
 8009c04:	016e3600 	.word	0x016e3600
 8009c08:	01a6ab1f 	.word	0x01a6ab1f
 8009c0c:	01e84800 	.word	0x01e84800

08009c10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b083      	sub	sp, #12
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	689b      	ldr	r3, [r3, #8]
 8009c1c:	f043 0201 	orr.w	r2, r3, #1
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	370c      	adds	r7, #12
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr

08009c32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c32:	b480      	push	{r7}
 8009c34:	b083      	sub	sp, #12
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	f023 0201 	bic.w	r2, r3, #1
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	370c      	adds	r7, #12
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009c6c:	78fb      	ldrb	r3, [r7, #3]
 8009c6e:	2b01      	cmp	r3, #1
 8009c70:	d106      	bne.n	8009c80 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	60da      	str	r2, [r3, #12]
 8009c7e:	e00b      	b.n	8009c98 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009c80:	78fb      	ldrb	r3, [r7, #3]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d106      	bne.n	8009c94 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	68db      	ldr	r3, [r3, #12]
 8009c8a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	60da      	str	r2, [r3, #12]
 8009c92:	e001      	b.n	8009c98 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e003      	b.n	8009ca0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009c98:	2032      	movs	r0, #50	; 0x32
 8009c9a:	f7f9 f993 	bl	8002fc4 <HAL_Delay>

  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3708      	adds	r7, #8
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ca8:	b084      	sub	sp, #16
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b086      	sub	sp, #24
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
 8009cb2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009cb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	613b      	str	r3, [r7, #16]
 8009cc6:	e009      	b.n	8009cdc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	3340      	adds	r3, #64	; 0x40
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	613b      	str	r3, [r7, #16]
 8009cdc:	693b      	ldr	r3, [r7, #16]
 8009cde:	2b0e      	cmp	r3, #14
 8009ce0:	d9f2      	bls.n	8009cc8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009ce2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d11c      	bne.n	8009d22 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	68fa      	ldr	r2, [r7, #12]
 8009cf2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009cf6:	f043 0302 	orr.w	r3, r3, #2
 8009cfa:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d00:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d0c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d18:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	639a      	str	r2, [r3, #56]	; 0x38
 8009d20:	e00b      	b.n	8009d3a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d26:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d32:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009d40:	461a      	mov	r2, r3
 8009d42:	2300      	movs	r3, #0
 8009d44:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d54:	461a      	mov	r2, r3
 8009d56:	680b      	ldr	r3, [r1, #0]
 8009d58:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d10c      	bne.n	8009d7a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d104      	bne.n	8009d70 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009d66:	2100      	movs	r1, #0
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 f949 	bl	800a000 <USB_SetDevSpeed>
 8009d6e:	e008      	b.n	8009d82 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009d70:	2101      	movs	r1, #1
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f944 	bl	800a000 <USB_SetDevSpeed>
 8009d78:	e003      	b.n	8009d82 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009d7a:	2103      	movs	r1, #3
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 f93f 	bl	800a000 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009d82:	2110      	movs	r1, #16
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 f8f3 	bl	8009f70 <USB_FlushTxFifo>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d001      	beq.n	8009d94 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f000 f911 	bl	8009fbc <USB_FlushRxFifo>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009daa:	461a      	mov	r2, r3
 8009dac:	2300      	movs	r3, #0
 8009dae:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009db6:	461a      	mov	r2, r3
 8009db8:	2300      	movs	r3, #0
 8009dba:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009dc8:	2300      	movs	r3, #0
 8009dca:	613b      	str	r3, [r7, #16]
 8009dcc:	e043      	b.n	8009e56 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	015a      	lsls	r2, r3, #5
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009de0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009de4:	d118      	bne.n	8009e18 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10a      	bne.n	8009e02 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	015a      	lsls	r2, r3, #5
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	4413      	add	r3, r2
 8009df4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009df8:	461a      	mov	r2, r3
 8009dfa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009dfe:	6013      	str	r3, [r2, #0]
 8009e00:	e013      	b.n	8009e2a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	015a      	lsls	r2, r3, #5
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4413      	add	r3, r2
 8009e0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e0e:	461a      	mov	r2, r3
 8009e10:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009e14:	6013      	str	r3, [r2, #0]
 8009e16:	e008      	b.n	8009e2a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	015a      	lsls	r2, r3, #5
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	4413      	add	r3, r2
 8009e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e24:	461a      	mov	r2, r3
 8009e26:	2300      	movs	r3, #0
 8009e28:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	015a      	lsls	r2, r3, #5
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	4413      	add	r3, r2
 8009e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e36:	461a      	mov	r2, r3
 8009e38:	2300      	movs	r3, #0
 8009e3a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	015a      	lsls	r2, r3, #5
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	4413      	add	r3, r2
 8009e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e48:	461a      	mov	r2, r3
 8009e4a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009e4e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	3301      	adds	r3, #1
 8009e54:	613b      	str	r3, [r7, #16]
 8009e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e58:	693a      	ldr	r2, [r7, #16]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d3b7      	bcc.n	8009dce <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e5e:	2300      	movs	r3, #0
 8009e60:	613b      	str	r3, [r7, #16]
 8009e62:	e043      	b.n	8009eec <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	015a      	lsls	r2, r3, #5
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	4413      	add	r3, r2
 8009e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e7a:	d118      	bne.n	8009eae <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d10a      	bne.n	8009e98 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	015a      	lsls	r2, r3, #5
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	4413      	add	r3, r2
 8009e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e8e:	461a      	mov	r2, r3
 8009e90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	e013      	b.n	8009ec0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	015a      	lsls	r2, r3, #5
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	4413      	add	r3, r2
 8009ea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009eaa:	6013      	str	r3, [r2, #0]
 8009eac:	e008      	b.n	8009ec0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	015a      	lsls	r2, r3, #5
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eba:	461a      	mov	r2, r3
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	015a      	lsls	r2, r3, #5
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	4413      	add	r3, r2
 8009ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ecc:	461a      	mov	r2, r3
 8009ece:	2300      	movs	r3, #0
 8009ed0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	015a      	lsls	r2, r3, #5
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	4413      	add	r3, r2
 8009eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ede:	461a      	mov	r2, r3
 8009ee0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009ee4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	613b      	str	r3, [r7, #16]
 8009eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d3b7      	bcc.n	8009e64 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009efa:	691b      	ldr	r3, [r3, #16]
 8009efc:	68fa      	ldr	r2, [r7, #12]
 8009efe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f06:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009f14:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d105      	bne.n	8009f28 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	699b      	ldr	r3, [r3, #24]
 8009f20:	f043 0210 	orr.w	r2, r3, #16
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	699a      	ldr	r2, [r3, #24]
 8009f2c:	4b0f      	ldr	r3, [pc, #60]	; (8009f6c <USB_DevInit+0x2c4>)
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009f34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d005      	beq.n	8009f46 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	699b      	ldr	r3, [r3, #24]
 8009f3e:	f043 0208 	orr.w	r2, r3, #8
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009f46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d107      	bne.n	8009f5c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	699b      	ldr	r3, [r3, #24]
 8009f50:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f54:	f043 0304 	orr.w	r3, r3, #4
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009f5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3718      	adds	r7, #24
 8009f62:	46bd      	mov	sp, r7
 8009f64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009f68:	b004      	add	sp, #16
 8009f6a:	4770      	bx	lr
 8009f6c:	803c3800 	.word	0x803c3800

08009f70 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	019b      	lsls	r3, r3, #6
 8009f82:	f043 0220 	orr.w	r2, r3, #32
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	4a09      	ldr	r2, [pc, #36]	; (8009fb8 <USB_FlushTxFifo+0x48>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d901      	bls.n	8009f9c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e006      	b.n	8009faa <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	f003 0320 	and.w	r3, r3, #32
 8009fa4:	2b20      	cmp	r3, #32
 8009fa6:	d0f0      	beq.n	8009f8a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009fa8:	2300      	movs	r3, #0
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	00030d40 	.word	0x00030d40

08009fbc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2210      	movs	r2, #16
 8009fcc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	60fb      	str	r3, [r7, #12]
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	4a09      	ldr	r2, [pc, #36]	; (8009ffc <USB_FlushRxFifo+0x40>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d901      	bls.n	8009fe0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e006      	b.n	8009fee <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	f003 0310 	and.w	r3, r3, #16
 8009fe8:	2b10      	cmp	r3, #16
 8009fea:	d0f0      	beq.n	8009fce <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	00030d40 	.word	0x00030d40

0800a000 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a000:	b480      	push	{r7}
 800a002:	b085      	sub	sp, #20
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	460b      	mov	r3, r1
 800a00a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	78fb      	ldrb	r3, [r7, #3]
 800a01a:	68f9      	ldr	r1, [r7, #12]
 800a01c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a020:	4313      	orrs	r3, r2
 800a022:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a032:	b480      	push	{r7}
 800a034:	b087      	sub	sp, #28
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a044:	689b      	ldr	r3, [r3, #8]
 800a046:	f003 0306 	and.w	r3, r3, #6
 800a04a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d102      	bne.n	800a058 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a052:	2300      	movs	r3, #0
 800a054:	75fb      	strb	r3, [r7, #23]
 800a056:	e00a      	b.n	800a06e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2b02      	cmp	r3, #2
 800a05c:	d002      	beq.n	800a064 <USB_GetDevSpeed+0x32>
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2b06      	cmp	r3, #6
 800a062:	d102      	bne.n	800a06a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a064:	2302      	movs	r3, #2
 800a066:	75fb      	strb	r3, [r7, #23]
 800a068:	e001      	b.n	800a06e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a06a:	230f      	movs	r3, #15
 800a06c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a06e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a070:	4618      	mov	r0, r3
 800a072:	371c      	adds	r7, #28
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr

0800a07c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b085      	sub	sp, #20
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	785b      	ldrb	r3, [r3, #1]
 800a094:	2b01      	cmp	r3, #1
 800a096:	d13a      	bne.n	800a10e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a09e:	69da      	ldr	r2, [r3, #28]
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	f003 030f 	and.w	r3, r3, #15
 800a0a8:	2101      	movs	r1, #1
 800a0aa:	fa01 f303 	lsl.w	r3, r1, r3
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	68f9      	ldr	r1, [r7, #12]
 800a0b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	015a      	lsls	r2, r3, #5
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d155      	bne.n	800a17c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0dc:	681a      	ldr	r2, [r3, #0]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	78db      	ldrb	r3, [r3, #3]
 800a0ea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a0ec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	059b      	lsls	r3, r3, #22
 800a0f2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	68ba      	ldr	r2, [r7, #8]
 800a0f8:	0151      	lsls	r1, r2, #5
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	440a      	add	r2, r1
 800a0fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a102:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a10a:	6013      	str	r3, [r2, #0]
 800a10c:	e036      	b.n	800a17c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a114:	69da      	ldr	r2, [r3, #28]
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	f003 030f 	and.w	r3, r3, #15
 800a11e:	2101      	movs	r1, #1
 800a120:	fa01 f303 	lsl.w	r3, r1, r3
 800a124:	041b      	lsls	r3, r3, #16
 800a126:	68f9      	ldr	r1, [r7, #12]
 800a128:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a12c:	4313      	orrs	r3, r2
 800a12e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	015a      	lsls	r2, r3, #5
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	4413      	add	r3, r2
 800a138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a142:	2b00      	cmp	r3, #0
 800a144:	d11a      	bne.n	800a17c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	015a      	lsls	r2, r3, #5
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	4413      	add	r3, r2
 800a14e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	78db      	ldrb	r3, [r3, #3]
 800a160:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a162:	430b      	orrs	r3, r1
 800a164:	4313      	orrs	r3, r2
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	0151      	lsls	r1, r2, #5
 800a16a:	68fa      	ldr	r2, [r7, #12]
 800a16c:	440a      	add	r2, r1
 800a16e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a176:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a17a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3714      	adds	r7, #20
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
	...

0800a18c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	785b      	ldrb	r3, [r3, #1]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d161      	bne.n	800a26c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	015a      	lsls	r2, r3, #5
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	4413      	add	r3, r2
 800a1b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a1ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a1be:	d11f      	bne.n	800a200 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	015a      	lsls	r2, r3, #5
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68ba      	ldr	r2, [r7, #8]
 800a1d0:	0151      	lsls	r1, r2, #5
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	440a      	add	r2, r1
 800a1d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a1de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	015a      	lsls	r2, r3, #5
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	68ba      	ldr	r2, [r7, #8]
 800a1f0:	0151      	lsls	r1, r2, #5
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	440a      	add	r2, r1
 800a1f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a206:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	f003 030f 	and.w	r3, r3, #15
 800a210:	2101      	movs	r1, #1
 800a212:	fa01 f303 	lsl.w	r3, r1, r3
 800a216:	b29b      	uxth	r3, r3
 800a218:	43db      	mvns	r3, r3
 800a21a:	68f9      	ldr	r1, [r7, #12]
 800a21c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a220:	4013      	ands	r3, r2
 800a222:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a22a:	69da      	ldr	r2, [r3, #28]
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	781b      	ldrb	r3, [r3, #0]
 800a230:	f003 030f 	and.w	r3, r3, #15
 800a234:	2101      	movs	r1, #1
 800a236:	fa01 f303 	lsl.w	r3, r1, r3
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	43db      	mvns	r3, r3
 800a23e:	68f9      	ldr	r1, [r7, #12]
 800a240:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a244:	4013      	ands	r3, r2
 800a246:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	015a      	lsls	r2, r3, #5
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	4413      	add	r3, r2
 800a250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a254:	681a      	ldr	r2, [r3, #0]
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	0159      	lsls	r1, r3, #5
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	440b      	add	r3, r1
 800a25e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a262:	4619      	mov	r1, r3
 800a264:	4b35      	ldr	r3, [pc, #212]	; (800a33c <USB_DeactivateEndpoint+0x1b0>)
 800a266:	4013      	ands	r3, r2
 800a268:	600b      	str	r3, [r1, #0]
 800a26a:	e060      	b.n	800a32e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	015a      	lsls	r2, r3, #5
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	4413      	add	r3, r2
 800a274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a27e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a282:	d11f      	bne.n	800a2c4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	015a      	lsls	r2, r3, #5
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	4413      	add	r3, r2
 800a28c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68ba      	ldr	r2, [r7, #8]
 800a294:	0151      	lsls	r1, r2, #5
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	440a      	add	r2, r1
 800a29a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a29e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a2a2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	015a      	lsls	r2, r3, #5
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	4413      	add	r3, r2
 800a2ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	68ba      	ldr	r2, [r7, #8]
 800a2b4:	0151      	lsls	r1, r2, #5
 800a2b6:	68fa      	ldr	r2, [r7, #12]
 800a2b8:	440a      	add	r2, r1
 800a2ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a2c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	f003 030f 	and.w	r3, r3, #15
 800a2d4:	2101      	movs	r1, #1
 800a2d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a2da:	041b      	lsls	r3, r3, #16
 800a2dc:	43db      	mvns	r3, r3
 800a2de:	68f9      	ldr	r1, [r7, #12]
 800a2e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2ee:	69da      	ldr	r2, [r3, #28]
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	f003 030f 	and.w	r3, r3, #15
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	fa01 f303 	lsl.w	r3, r1, r3
 800a2fe:	041b      	lsls	r3, r3, #16
 800a300:	43db      	mvns	r3, r3
 800a302:	68f9      	ldr	r1, [r7, #12]
 800a304:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a308:	4013      	ands	r3, r2
 800a30a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	015a      	lsls	r2, r3, #5
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	4413      	add	r3, r2
 800a314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	0159      	lsls	r1, r3, #5
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	440b      	add	r3, r1
 800a322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a326:	4619      	mov	r1, r3
 800a328:	4b05      	ldr	r3, [pc, #20]	; (800a340 <USB_DeactivateEndpoint+0x1b4>)
 800a32a:	4013      	ands	r3, r2
 800a32c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a32e:	2300      	movs	r3, #0
}
 800a330:	4618      	mov	r0, r3
 800a332:	3714      	adds	r7, #20
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	ec337800 	.word	0xec337800
 800a340:	eff37800 	.word	0xeff37800

0800a344 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b08a      	sub	sp, #40	; 0x28
 800a348:	af02      	add	r7, sp, #8
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	4613      	mov	r3, r2
 800a350:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	785b      	ldrb	r3, [r3, #1]
 800a360:	2b01      	cmp	r3, #1
 800a362:	f040 815c 	bne.w	800a61e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d132      	bne.n	800a3d4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	015a      	lsls	r2, r3, #5
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	4413      	add	r3, r2
 800a376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	69ba      	ldr	r2, [r7, #24]
 800a37e:	0151      	lsls	r1, r2, #5
 800a380:	69fa      	ldr	r2, [r7, #28]
 800a382:	440a      	add	r2, r1
 800a384:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a388:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a38c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a390:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	015a      	lsls	r2, r3, #5
 800a396:	69fb      	ldr	r3, [r7, #28]
 800a398:	4413      	add	r3, r2
 800a39a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a39e:	691b      	ldr	r3, [r3, #16]
 800a3a0:	69ba      	ldr	r2, [r7, #24]
 800a3a2:	0151      	lsls	r1, r2, #5
 800a3a4:	69fa      	ldr	r2, [r7, #28]
 800a3a6:	440a      	add	r2, r1
 800a3a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a3b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3b2:	69bb      	ldr	r3, [r7, #24]
 800a3b4:	015a      	lsls	r2, r3, #5
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	69ba      	ldr	r2, [r7, #24]
 800a3c2:	0151      	lsls	r1, r2, #5
 800a3c4:	69fa      	ldr	r2, [r7, #28]
 800a3c6:	440a      	add	r2, r1
 800a3c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3cc:	0cdb      	lsrs	r3, r3, #19
 800a3ce:	04db      	lsls	r3, r3, #19
 800a3d0:	6113      	str	r3, [r2, #16]
 800a3d2:	e074      	b.n	800a4be <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3d4:	69bb      	ldr	r3, [r7, #24]
 800a3d6:	015a      	lsls	r2, r3, #5
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	4413      	add	r3, r2
 800a3dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3e0:	691b      	ldr	r3, [r3, #16]
 800a3e2:	69ba      	ldr	r2, [r7, #24]
 800a3e4:	0151      	lsls	r1, r2, #5
 800a3e6:	69fa      	ldr	r2, [r7, #28]
 800a3e8:	440a      	add	r2, r1
 800a3ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3ee:	0cdb      	lsrs	r3, r3, #19
 800a3f0:	04db      	lsls	r3, r3, #19
 800a3f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a3f4:	69bb      	ldr	r3, [r7, #24]
 800a3f6:	015a      	lsls	r2, r3, #5
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a400:	691b      	ldr	r3, [r3, #16]
 800a402:	69ba      	ldr	r2, [r7, #24]
 800a404:	0151      	lsls	r1, r2, #5
 800a406:	69fa      	ldr	r2, [r7, #28]
 800a408:	440a      	add	r2, r1
 800a40a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a40e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a412:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a416:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	015a      	lsls	r2, r3, #5
 800a41c:	69fb      	ldr	r3, [r7, #28]
 800a41e:	4413      	add	r3, r2
 800a420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a424:	691a      	ldr	r2, [r3, #16]
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	6959      	ldr	r1, [r3, #20]
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	440b      	add	r3, r1
 800a430:	1e59      	subs	r1, r3, #1
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	fbb1 f3f3 	udiv	r3, r1, r3
 800a43a:	04d9      	lsls	r1, r3, #19
 800a43c:	4b9d      	ldr	r3, [pc, #628]	; (800a6b4 <USB_EPStartXfer+0x370>)
 800a43e:	400b      	ands	r3, r1
 800a440:	69b9      	ldr	r1, [r7, #24]
 800a442:	0148      	lsls	r0, r1, #5
 800a444:	69f9      	ldr	r1, [r7, #28]
 800a446:	4401      	add	r1, r0
 800a448:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a44c:	4313      	orrs	r3, r2
 800a44e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a450:	69bb      	ldr	r3, [r7, #24]
 800a452:	015a      	lsls	r2, r3, #5
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	4413      	add	r3, r2
 800a458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a45c:	691a      	ldr	r2, [r3, #16]
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	695b      	ldr	r3, [r3, #20]
 800a462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a466:	69b9      	ldr	r1, [r7, #24]
 800a468:	0148      	lsls	r0, r1, #5
 800a46a:	69f9      	ldr	r1, [r7, #28]
 800a46c:	4401      	add	r1, r0
 800a46e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a472:	4313      	orrs	r3, r2
 800a474:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	78db      	ldrb	r3, [r3, #3]
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d11f      	bne.n	800a4be <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	015a      	lsls	r2, r3, #5
 800a482:	69fb      	ldr	r3, [r7, #28]
 800a484:	4413      	add	r3, r2
 800a486:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	69ba      	ldr	r2, [r7, #24]
 800a48e:	0151      	lsls	r1, r2, #5
 800a490:	69fa      	ldr	r2, [r7, #28]
 800a492:	440a      	add	r2, r1
 800a494:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a498:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a49c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	015a      	lsls	r2, r3, #5
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	4413      	add	r3, r2
 800a4a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4aa:	691b      	ldr	r3, [r3, #16]
 800a4ac:	69ba      	ldr	r2, [r7, #24]
 800a4ae:	0151      	lsls	r1, r2, #5
 800a4b0:	69fa      	ldr	r2, [r7, #28]
 800a4b2:	440a      	add	r2, r1
 800a4b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a4bc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a4be:	79fb      	ldrb	r3, [r7, #7]
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d14b      	bne.n	800a55c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	691b      	ldr	r3, [r3, #16]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d009      	beq.n	800a4e0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4d8:	461a      	mov	r2, r3
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	691b      	ldr	r3, [r3, #16]
 800a4de:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	78db      	ldrb	r3, [r3, #3]
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d128      	bne.n	800a53a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a4e8:	69fb      	ldr	r3, [r7, #28]
 800a4ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d110      	bne.n	800a51a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a4f8:	69bb      	ldr	r3, [r7, #24]
 800a4fa:	015a      	lsls	r2, r3, #5
 800a4fc:	69fb      	ldr	r3, [r7, #28]
 800a4fe:	4413      	add	r3, r2
 800a500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	69ba      	ldr	r2, [r7, #24]
 800a508:	0151      	lsls	r1, r2, #5
 800a50a:	69fa      	ldr	r2, [r7, #28]
 800a50c:	440a      	add	r2, r1
 800a50e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a512:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a516:	6013      	str	r3, [r2, #0]
 800a518:	e00f      	b.n	800a53a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a51a:	69bb      	ldr	r3, [r7, #24]
 800a51c:	015a      	lsls	r2, r3, #5
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	4413      	add	r3, r2
 800a522:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	69ba      	ldr	r2, [r7, #24]
 800a52a:	0151      	lsls	r1, r2, #5
 800a52c:	69fa      	ldr	r2, [r7, #28]
 800a52e:	440a      	add	r2, r1
 800a530:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a538:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a53a:	69bb      	ldr	r3, [r7, #24]
 800a53c:	015a      	lsls	r2, r3, #5
 800a53e:	69fb      	ldr	r3, [r7, #28]
 800a540:	4413      	add	r3, r2
 800a542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	69ba      	ldr	r2, [r7, #24]
 800a54a:	0151      	lsls	r1, r2, #5
 800a54c:	69fa      	ldr	r2, [r7, #28]
 800a54e:	440a      	add	r2, r1
 800a550:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a554:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a558:	6013      	str	r3, [r2, #0]
 800a55a:	e12f      	b.n	800a7bc <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a55c:	69bb      	ldr	r3, [r7, #24]
 800a55e:	015a      	lsls	r2, r3, #5
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	4413      	add	r3, r2
 800a564:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	69ba      	ldr	r2, [r7, #24]
 800a56c:	0151      	lsls	r1, r2, #5
 800a56e:	69fa      	ldr	r2, [r7, #28]
 800a570:	440a      	add	r2, r1
 800a572:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a576:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a57a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	78db      	ldrb	r3, [r3, #3]
 800a580:	2b01      	cmp	r3, #1
 800a582:	d015      	beq.n	800a5b0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	695b      	ldr	r3, [r3, #20]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 8117 	beq.w	800a7bc <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a58e:	69fb      	ldr	r3, [r7, #28]
 800a590:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a594:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	f003 030f 	and.w	r3, r3, #15
 800a59e:	2101      	movs	r1, #1
 800a5a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a5a4:	69f9      	ldr	r1, [r7, #28]
 800a5a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	634b      	str	r3, [r1, #52]	; 0x34
 800a5ae:	e105      	b.n	800a7bc <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5b6:	689b      	ldr	r3, [r3, #8]
 800a5b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d110      	bne.n	800a5e2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a5c0:	69bb      	ldr	r3, [r7, #24]
 800a5c2:	015a      	lsls	r2, r3, #5
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	4413      	add	r3, r2
 800a5c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	69ba      	ldr	r2, [r7, #24]
 800a5d0:	0151      	lsls	r1, r2, #5
 800a5d2:	69fa      	ldr	r2, [r7, #28]
 800a5d4:	440a      	add	r2, r1
 800a5d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a5de:	6013      	str	r3, [r2, #0]
 800a5e0:	e00f      	b.n	800a602 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	015a      	lsls	r2, r3, #5
 800a5e6:	69fb      	ldr	r3, [r7, #28]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	69ba      	ldr	r2, [r7, #24]
 800a5f2:	0151      	lsls	r1, r2, #5
 800a5f4:	69fa      	ldr	r2, [r7, #28]
 800a5f6:	440a      	add	r2, r1
 800a5f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a600:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	68d9      	ldr	r1, [r3, #12]
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	781a      	ldrb	r2, [r3, #0]
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	695b      	ldr	r3, [r3, #20]
 800a60e:	b298      	uxth	r0, r3
 800a610:	79fb      	ldrb	r3, [r7, #7]
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	4603      	mov	r3, r0
 800a616:	68f8      	ldr	r0, [r7, #12]
 800a618:	f000 fa2b 	bl	800aa72 <USB_WritePacket>
 800a61c:	e0ce      	b.n	800a7bc <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	015a      	lsls	r2, r3, #5
 800a622:	69fb      	ldr	r3, [r7, #28]
 800a624:	4413      	add	r3, r2
 800a626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	69ba      	ldr	r2, [r7, #24]
 800a62e:	0151      	lsls	r1, r2, #5
 800a630:	69fa      	ldr	r2, [r7, #28]
 800a632:	440a      	add	r2, r1
 800a634:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a638:	0cdb      	lsrs	r3, r3, #19
 800a63a:	04db      	lsls	r3, r3, #19
 800a63c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a63e:	69bb      	ldr	r3, [r7, #24]
 800a640:	015a      	lsls	r2, r3, #5
 800a642:	69fb      	ldr	r3, [r7, #28]
 800a644:	4413      	add	r3, r2
 800a646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a64a:	691b      	ldr	r3, [r3, #16]
 800a64c:	69ba      	ldr	r2, [r7, #24]
 800a64e:	0151      	lsls	r1, r2, #5
 800a650:	69fa      	ldr	r2, [r7, #28]
 800a652:	440a      	add	r2, r1
 800a654:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a658:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a65c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a660:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	695b      	ldr	r3, [r3, #20]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d126      	bne.n	800a6b8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a66a:	69bb      	ldr	r3, [r7, #24]
 800a66c:	015a      	lsls	r2, r3, #5
 800a66e:	69fb      	ldr	r3, [r7, #28]
 800a670:	4413      	add	r3, r2
 800a672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a676:	691a      	ldr	r2, [r3, #16]
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a680:	69b9      	ldr	r1, [r7, #24]
 800a682:	0148      	lsls	r0, r1, #5
 800a684:	69f9      	ldr	r1, [r7, #28]
 800a686:	4401      	add	r1, r0
 800a688:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a68c:	4313      	orrs	r3, r2
 800a68e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a690:	69bb      	ldr	r3, [r7, #24]
 800a692:	015a      	lsls	r2, r3, #5
 800a694:	69fb      	ldr	r3, [r7, #28]
 800a696:	4413      	add	r3, r2
 800a698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a69c:	691b      	ldr	r3, [r3, #16]
 800a69e:	69ba      	ldr	r2, [r7, #24]
 800a6a0:	0151      	lsls	r1, r2, #5
 800a6a2:	69fa      	ldr	r2, [r7, #28]
 800a6a4:	440a      	add	r2, r1
 800a6a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a6ae:	6113      	str	r3, [r2, #16]
 800a6b0:	e036      	b.n	800a720 <USB_EPStartXfer+0x3dc>
 800a6b2:	bf00      	nop
 800a6b4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	695a      	ldr	r2, [r3, #20]
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	1e5a      	subs	r2, r3, #1
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6cc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a6ce:	69bb      	ldr	r3, [r7, #24]
 800a6d0:	015a      	lsls	r2, r3, #5
 800a6d2:	69fb      	ldr	r3, [r7, #28]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6da:	691a      	ldr	r2, [r3, #16]
 800a6dc:	8afb      	ldrh	r3, [r7, #22]
 800a6de:	04d9      	lsls	r1, r3, #19
 800a6e0:	4b39      	ldr	r3, [pc, #228]	; (800a7c8 <USB_EPStartXfer+0x484>)
 800a6e2:	400b      	ands	r3, r1
 800a6e4:	69b9      	ldr	r1, [r7, #24]
 800a6e6:	0148      	lsls	r0, r1, #5
 800a6e8:	69f9      	ldr	r1, [r7, #28]
 800a6ea:	4401      	add	r1, r0
 800a6ec:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a6f0:	4313      	orrs	r3, r2
 800a6f2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a6f4:	69bb      	ldr	r3, [r7, #24]
 800a6f6:	015a      	lsls	r2, r3, #5
 800a6f8:	69fb      	ldr	r3, [r7, #28]
 800a6fa:	4413      	add	r3, r2
 800a6fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a700:	691a      	ldr	r2, [r3, #16]
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	8af9      	ldrh	r1, [r7, #22]
 800a708:	fb01 f303 	mul.w	r3, r1, r3
 800a70c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a710:	69b9      	ldr	r1, [r7, #24]
 800a712:	0148      	lsls	r0, r1, #5
 800a714:	69f9      	ldr	r1, [r7, #28]
 800a716:	4401      	add	r1, r0
 800a718:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a71c:	4313      	orrs	r3, r2
 800a71e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a720:	79fb      	ldrb	r3, [r7, #7]
 800a722:	2b01      	cmp	r3, #1
 800a724:	d10d      	bne.n	800a742 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	68db      	ldr	r3, [r3, #12]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d009      	beq.n	800a742 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	68d9      	ldr	r1, [r3, #12]
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	015a      	lsls	r2, r3, #5
 800a736:	69fb      	ldr	r3, [r7, #28]
 800a738:	4413      	add	r3, r2
 800a73a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a73e:	460a      	mov	r2, r1
 800a740:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	78db      	ldrb	r3, [r3, #3]
 800a746:	2b01      	cmp	r3, #1
 800a748:	d128      	bne.n	800a79c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a756:	2b00      	cmp	r3, #0
 800a758:	d110      	bne.n	800a77c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a75a:	69bb      	ldr	r3, [r7, #24]
 800a75c:	015a      	lsls	r2, r3, #5
 800a75e:	69fb      	ldr	r3, [r7, #28]
 800a760:	4413      	add	r3, r2
 800a762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	69ba      	ldr	r2, [r7, #24]
 800a76a:	0151      	lsls	r1, r2, #5
 800a76c:	69fa      	ldr	r2, [r7, #28]
 800a76e:	440a      	add	r2, r1
 800a770:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a774:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a778:	6013      	str	r3, [r2, #0]
 800a77a:	e00f      	b.n	800a79c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	015a      	lsls	r2, r3, #5
 800a780:	69fb      	ldr	r3, [r7, #28]
 800a782:	4413      	add	r3, r2
 800a784:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	69ba      	ldr	r2, [r7, #24]
 800a78c:	0151      	lsls	r1, r2, #5
 800a78e:	69fa      	ldr	r2, [r7, #28]
 800a790:	440a      	add	r2, r1
 800a792:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a79a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a79c:	69bb      	ldr	r3, [r7, #24]
 800a79e:	015a      	lsls	r2, r3, #5
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	69ba      	ldr	r2, [r7, #24]
 800a7ac:	0151      	lsls	r1, r2, #5
 800a7ae:	69fa      	ldr	r2, [r7, #28]
 800a7b0:	440a      	add	r2, r1
 800a7b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a7ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a7bc:	2300      	movs	r3, #0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3720      	adds	r7, #32
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	1ff80000 	.word	0x1ff80000

0800a7cc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b087      	sub	sp, #28
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	4613      	mov	r3, r2
 800a7d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	785b      	ldrb	r3, [r3, #1]
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	f040 80cd 	bne.w	800a988 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	695b      	ldr	r3, [r3, #20]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d132      	bne.n	800a85c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	015a      	lsls	r2, r3, #5
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a802:	691b      	ldr	r3, [r3, #16]
 800a804:	693a      	ldr	r2, [r7, #16]
 800a806:	0151      	lsls	r1, r2, #5
 800a808:	697a      	ldr	r2, [r7, #20]
 800a80a:	440a      	add	r2, r1
 800a80c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a810:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a814:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a818:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	015a      	lsls	r2, r3, #5
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	4413      	add	r3, r2
 800a822:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a826:	691b      	ldr	r3, [r3, #16]
 800a828:	693a      	ldr	r2, [r7, #16]
 800a82a:	0151      	lsls	r1, r2, #5
 800a82c:	697a      	ldr	r2, [r7, #20]
 800a82e:	440a      	add	r2, r1
 800a830:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a834:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a838:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	015a      	lsls	r2, r3, #5
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	4413      	add	r3, r2
 800a842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a846:	691b      	ldr	r3, [r3, #16]
 800a848:	693a      	ldr	r2, [r7, #16]
 800a84a:	0151      	lsls	r1, r2, #5
 800a84c:	697a      	ldr	r2, [r7, #20]
 800a84e:	440a      	add	r2, r1
 800a850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a854:	0cdb      	lsrs	r3, r3, #19
 800a856:	04db      	lsls	r3, r3, #19
 800a858:	6113      	str	r3, [r2, #16]
 800a85a:	e04e      	b.n	800a8fa <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	015a      	lsls	r2, r3, #5
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	4413      	add	r3, r2
 800a864:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a868:	691b      	ldr	r3, [r3, #16]
 800a86a:	693a      	ldr	r2, [r7, #16]
 800a86c:	0151      	lsls	r1, r2, #5
 800a86e:	697a      	ldr	r2, [r7, #20]
 800a870:	440a      	add	r2, r1
 800a872:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a876:	0cdb      	lsrs	r3, r3, #19
 800a878:	04db      	lsls	r3, r3, #19
 800a87a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	015a      	lsls	r2, r3, #5
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	4413      	add	r3, r2
 800a884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a888:	691b      	ldr	r3, [r3, #16]
 800a88a:	693a      	ldr	r2, [r7, #16]
 800a88c:	0151      	lsls	r1, r2, #5
 800a88e:	697a      	ldr	r2, [r7, #20]
 800a890:	440a      	add	r2, r1
 800a892:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a896:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a89a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a89e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	695a      	ldr	r2, [r3, #20]
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	689b      	ldr	r3, [r3, #8]
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d903      	bls.n	800a8b4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	689a      	ldr	r2, [r3, #8]
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	015a      	lsls	r2, r3, #5
 800a8b8:	697b      	ldr	r3, [r7, #20]
 800a8ba:	4413      	add	r3, r2
 800a8bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8c0:	691b      	ldr	r3, [r3, #16]
 800a8c2:	693a      	ldr	r2, [r7, #16]
 800a8c4:	0151      	lsls	r1, r2, #5
 800a8c6:	697a      	ldr	r2, [r7, #20]
 800a8c8:	440a      	add	r2, r1
 800a8ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a8d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	015a      	lsls	r2, r3, #5
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	4413      	add	r3, r2
 800a8dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8e0:	691a      	ldr	r2, [r3, #16]
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a8ea:	6939      	ldr	r1, [r7, #16]
 800a8ec:	0148      	lsls	r0, r1, #5
 800a8ee:	6979      	ldr	r1, [r7, #20]
 800a8f0:	4401      	add	r1, r0
 800a8f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a8fa:	79fb      	ldrb	r3, [r7, #7]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d11e      	bne.n	800a93e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	691b      	ldr	r3, [r3, #16]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d009      	beq.n	800a91c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	015a      	lsls	r2, r3, #5
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	4413      	add	r3, r2
 800a910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a914:	461a      	mov	r2, r3
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	691b      	ldr	r3, [r3, #16]
 800a91a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	015a      	lsls	r2, r3, #5
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	4413      	add	r3, r2
 800a924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	693a      	ldr	r2, [r7, #16]
 800a92c:	0151      	lsls	r1, r2, #5
 800a92e:	697a      	ldr	r2, [r7, #20]
 800a930:	440a      	add	r2, r1
 800a932:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a936:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	e092      	b.n	800aa64 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a93e:	693b      	ldr	r3, [r7, #16]
 800a940:	015a      	lsls	r2, r3, #5
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	4413      	add	r3, r2
 800a946:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	693a      	ldr	r2, [r7, #16]
 800a94e:	0151      	lsls	r1, r2, #5
 800a950:	697a      	ldr	r2, [r7, #20]
 800a952:	440a      	add	r2, r1
 800a954:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a958:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a95c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	695b      	ldr	r3, [r3, #20]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d07e      	beq.n	800aa64 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a96c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	f003 030f 	and.w	r3, r3, #15
 800a976:	2101      	movs	r1, #1
 800a978:	fa01 f303 	lsl.w	r3, r1, r3
 800a97c:	6979      	ldr	r1, [r7, #20]
 800a97e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a982:	4313      	orrs	r3, r2
 800a984:	634b      	str	r3, [r1, #52]	; 0x34
 800a986:	e06d      	b.n	800aa64 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	015a      	lsls	r2, r3, #5
 800a98c:	697b      	ldr	r3, [r7, #20]
 800a98e:	4413      	add	r3, r2
 800a990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a994:	691b      	ldr	r3, [r3, #16]
 800a996:	693a      	ldr	r2, [r7, #16]
 800a998:	0151      	lsls	r1, r2, #5
 800a99a:	697a      	ldr	r2, [r7, #20]
 800a99c:	440a      	add	r2, r1
 800a99e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a9a2:	0cdb      	lsrs	r3, r3, #19
 800a9a4:	04db      	lsls	r3, r3, #19
 800a9a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	015a      	lsls	r2, r3, #5
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9b4:	691b      	ldr	r3, [r3, #16]
 800a9b6:	693a      	ldr	r2, [r7, #16]
 800a9b8:	0151      	lsls	r1, r2, #5
 800a9ba:	697a      	ldr	r2, [r7, #20]
 800a9bc:	440a      	add	r2, r1
 800a9be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a9c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a9c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a9ca:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	695b      	ldr	r3, [r3, #20]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d003      	beq.n	800a9dc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	689a      	ldr	r2, [r3, #8]
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	015a      	lsls	r2, r3, #5
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	4413      	add	r3, r2
 800a9e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	693a      	ldr	r2, [r7, #16]
 800a9ec:	0151      	lsls	r1, r2, #5
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	440a      	add	r2, r1
 800a9f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a9f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a9fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	015a      	lsls	r2, r3, #5
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	4413      	add	r3, r2
 800aa04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa08:	691a      	ldr	r2, [r3, #16]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa12:	6939      	ldr	r1, [r7, #16]
 800aa14:	0148      	lsls	r0, r1, #5
 800aa16:	6979      	ldr	r1, [r7, #20]
 800aa18:	4401      	add	r1, r0
 800aa1a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800aa22:	79fb      	ldrb	r3, [r7, #7]
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d10d      	bne.n	800aa44 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d009      	beq.n	800aa44 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	68d9      	ldr	r1, [r3, #12]
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	015a      	lsls	r2, r3, #5
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	4413      	add	r3, r2
 800aa3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa40:	460a      	mov	r2, r1
 800aa42:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	015a      	lsls	r2, r3, #5
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	4413      	add	r3, r2
 800aa4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	693a      	ldr	r2, [r7, #16]
 800aa54:	0151      	lsls	r1, r2, #5
 800aa56:	697a      	ldr	r2, [r7, #20]
 800aa58:	440a      	add	r2, r1
 800aa5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aa62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aa64:	2300      	movs	r3, #0
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	371c      	adds	r7, #28
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa70:	4770      	bx	lr

0800aa72 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800aa72:	b480      	push	{r7}
 800aa74:	b089      	sub	sp, #36	; 0x24
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	60f8      	str	r0, [r7, #12]
 800aa7a:	60b9      	str	r1, [r7, #8]
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	461a      	mov	r2, r3
 800aa80:	460b      	mov	r3, r1
 800aa82:	71fb      	strb	r3, [r7, #7]
 800aa84:	4613      	mov	r3, r2
 800aa86:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800aa90:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d11a      	bne.n	800aace <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800aa98:	88bb      	ldrh	r3, [r7, #4]
 800aa9a:	3303      	adds	r3, #3
 800aa9c:	089b      	lsrs	r3, r3, #2
 800aa9e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	61bb      	str	r3, [r7, #24]
 800aaa4:	e00f      	b.n	800aac6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	031a      	lsls	r2, r3, #12
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	4413      	add	r3, r2
 800aaae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aab2:	461a      	mov	r2, r3
 800aab4:	69fb      	ldr	r3, [r7, #28]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	6013      	str	r3, [r2, #0]
      pSrc++;
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	3304      	adds	r3, #4
 800aabe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	3301      	adds	r3, #1
 800aac4:	61bb      	str	r3, [r7, #24]
 800aac6:	69ba      	ldr	r2, [r7, #24]
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d3eb      	bcc.n	800aaa6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3724      	adds	r7, #36	; 0x24
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aadc:	b480      	push	{r7}
 800aade:	b089      	sub	sp, #36	; 0x24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	4613      	mov	r3, r2
 800aae8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800aaf2:	88fb      	ldrh	r3, [r7, #6]
 800aaf4:	3303      	adds	r3, #3
 800aaf6:	089b      	lsrs	r3, r3, #2
 800aaf8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800aafa:	2300      	movs	r3, #0
 800aafc:	61bb      	str	r3, [r7, #24]
 800aafe:	e00b      	b.n	800ab18 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	601a      	str	r2, [r3, #0]
    pDest++;
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	3304      	adds	r3, #4
 800ab10:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ab12:	69bb      	ldr	r3, [r7, #24]
 800ab14:	3301      	adds	r3, #1
 800ab16:	61bb      	str	r3, [r7, #24]
 800ab18:	69ba      	ldr	r2, [r7, #24]
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d3ef      	bcc.n	800ab00 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800ab20:	69fb      	ldr	r3, [r7, #28]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3724      	adds	r7, #36	; 0x24
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr

0800ab2e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab2e:	b480      	push	{r7}
 800ab30:	b085      	sub	sp, #20
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
 800ab36:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	785b      	ldrb	r3, [r3, #1]
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d12c      	bne.n	800aba4 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	015a      	lsls	r2, r3, #5
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	4413      	add	r3, r2
 800ab52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	db12      	blt.n	800ab82 <USB_EPSetStall+0x54>
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d00f      	beq.n	800ab82 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	015a      	lsls	r2, r3, #5
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	4413      	add	r3, r2
 800ab6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68ba      	ldr	r2, [r7, #8]
 800ab72:	0151      	lsls	r1, r2, #5
 800ab74:	68fa      	ldr	r2, [r7, #12]
 800ab76:	440a      	add	r2, r1
 800ab78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab80:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	015a      	lsls	r2, r3, #5
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	4413      	add	r3, r2
 800ab8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68ba      	ldr	r2, [r7, #8]
 800ab92:	0151      	lsls	r1, r2, #5
 800ab94:	68fa      	ldr	r2, [r7, #12]
 800ab96:	440a      	add	r2, r1
 800ab98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800aba0:	6013      	str	r3, [r2, #0]
 800aba2:	e02b      	b.n	800abfc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	015a      	lsls	r2, r3, #5
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	4413      	add	r3, r2
 800abac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	db12      	blt.n	800abdc <USB_EPSetStall+0xae>
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00f      	beq.n	800abdc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	015a      	lsls	r2, r3, #5
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	4413      	add	r3, r2
 800abc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	68ba      	ldr	r2, [r7, #8]
 800abcc:	0151      	lsls	r1, r2, #5
 800abce:	68fa      	ldr	r2, [r7, #12]
 800abd0:	440a      	add	r2, r1
 800abd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800abda:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	015a      	lsls	r2, r3, #5
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	4413      	add	r3, r2
 800abe4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	68ba      	ldr	r2, [r7, #8]
 800abec:	0151      	lsls	r1, r2, #5
 800abee:	68fa      	ldr	r2, [r7, #12]
 800abf0:	440a      	add	r2, r1
 800abf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abf6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800abfa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800abfc:	2300      	movs	r3, #0
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3714      	adds	r7, #20
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr

0800ac0a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ac0a:	b480      	push	{r7}
 800ac0c:	b085      	sub	sp, #20
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
 800ac12:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	785b      	ldrb	r3, [r3, #1]
 800ac22:	2b01      	cmp	r3, #1
 800ac24:	d128      	bne.n	800ac78 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	015a      	lsls	r2, r3, #5
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	68ba      	ldr	r2, [r7, #8]
 800ac36:	0151      	lsls	r1, r2, #5
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	440a      	add	r2, r1
 800ac3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac40:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ac44:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	78db      	ldrb	r3, [r3, #3]
 800ac4a:	2b03      	cmp	r3, #3
 800ac4c:	d003      	beq.n	800ac56 <USB_EPClearStall+0x4c>
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	78db      	ldrb	r3, [r3, #3]
 800ac52:	2b02      	cmp	r3, #2
 800ac54:	d138      	bne.n	800acc8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	015a      	lsls	r2, r3, #5
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	4413      	add	r3, r2
 800ac5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	68ba      	ldr	r2, [r7, #8]
 800ac66:	0151      	lsls	r1, r2, #5
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	440a      	add	r2, r1
 800ac6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac74:	6013      	str	r3, [r2, #0]
 800ac76:	e027      	b.n	800acc8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	015a      	lsls	r2, r3, #5
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4413      	add	r3, r2
 800ac80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	68ba      	ldr	r2, [r7, #8]
 800ac88:	0151      	lsls	r1, r2, #5
 800ac8a:	68fa      	ldr	r2, [r7, #12]
 800ac8c:	440a      	add	r2, r1
 800ac8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac92:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ac96:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	78db      	ldrb	r3, [r3, #3]
 800ac9c:	2b03      	cmp	r3, #3
 800ac9e:	d003      	beq.n	800aca8 <USB_EPClearStall+0x9e>
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	78db      	ldrb	r3, [r3, #3]
 800aca4:	2b02      	cmp	r3, #2
 800aca6:	d10f      	bne.n	800acc8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	68ba      	ldr	r2, [r7, #8]
 800acb8:	0151      	lsls	r1, r2, #5
 800acba:	68fa      	ldr	r2, [r7, #12]
 800acbc:	440a      	add	r2, r1
 800acbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800acc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800acc6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3714      	adds	r7, #20
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b085      	sub	sp, #20
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	460b      	mov	r3, r1
 800ace0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	68fa      	ldr	r2, [r7, #12]
 800acf0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800acf4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800acf8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	78fb      	ldrb	r3, [r7, #3]
 800ad04:	011b      	lsls	r3, r3, #4
 800ad06:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800ad0a:	68f9      	ldr	r1, [r7, #12]
 800ad0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad10:	4313      	orrs	r3, r2
 800ad12:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ad14:	2300      	movs	r3, #0
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3714      	adds	r7, #20
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr

0800ad22 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ad22:	b480      	push	{r7}
 800ad24:	b085      	sub	sp, #20
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ad3c:	f023 0303 	bic.w	r3, r3, #3
 800ad40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	68fa      	ldr	r2, [r7, #12]
 800ad4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ad50:	f023 0302 	bic.w	r3, r3, #2
 800ad54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3714      	adds	r7, #20
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr

0800ad64 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b085      	sub	sp, #20
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ad7e:	f023 0303 	bic.w	r3, r3, #3
 800ad82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	68fa      	ldr	r2, [r7, #12]
 800ad8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ad92:	f043 0302 	orr.w	r3, r3, #2
 800ad96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ad98:	2300      	movs	r3, #0
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3714      	adds	r7, #20
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada4:	4770      	bx	lr

0800ada6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ada6:	b480      	push	{r7}
 800ada8:	b085      	sub	sp, #20
 800adaa:	af00      	add	r7, sp, #0
 800adac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	699b      	ldr	r3, [r3, #24]
 800adb8:	68fa      	ldr	r2, [r7, #12]
 800adba:	4013      	ands	r3, r2
 800adbc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800adbe:	68fb      	ldr	r3, [r7, #12]
}
 800adc0:	4618      	mov	r0, r3
 800adc2:	3714      	adds	r7, #20
 800adc4:	46bd      	mov	sp, r7
 800adc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adca:	4770      	bx	lr

0800adcc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800adcc:	b480      	push	{r7}
 800adce:	b085      	sub	sp, #20
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adde:	699b      	ldr	r3, [r3, #24]
 800ade0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ade8:	69db      	ldr	r3, [r3, #28]
 800adea:	68ba      	ldr	r2, [r7, #8]
 800adec:	4013      	ands	r3, r2
 800adee:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	0c1b      	lsrs	r3, r3, #16
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3714      	adds	r7, #20
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr

0800ae00 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ae00:	b480      	push	{r7}
 800ae02:	b085      	sub	sp, #20
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae12:	699b      	ldr	r3, [r3, #24]
 800ae14:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae1c:	69db      	ldr	r3, [r3, #28]
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	4013      	ands	r3, r2
 800ae22:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	b29b      	uxth	r3, r3
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3714      	adds	r7, #20
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae32:	4770      	bx	lr

0800ae34 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b085      	sub	sp, #20
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ae44:	78fb      	ldrb	r3, [r7, #3]
 800ae46:	015a      	lsls	r2, r3, #5
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	4413      	add	r3, r2
 800ae4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae50:	689b      	ldr	r3, [r3, #8]
 800ae52:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae5a:	695b      	ldr	r3, [r3, #20]
 800ae5c:	68ba      	ldr	r2, [r7, #8]
 800ae5e:	4013      	ands	r3, r2
 800ae60:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ae62:	68bb      	ldr	r3, [r7, #8]
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3714      	adds	r7, #20
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ae70:	b480      	push	{r7}
 800ae72:	b087      	sub	sp, #28
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	460b      	mov	r3, r1
 800ae7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae86:	691b      	ldr	r3, [r3, #16]
 800ae88:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae92:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ae94:	78fb      	ldrb	r3, [r7, #3]
 800ae96:	f003 030f 	and.w	r3, r3, #15
 800ae9a:	68fa      	ldr	r2, [r7, #12]
 800ae9c:	fa22 f303 	lsr.w	r3, r2, r3
 800aea0:	01db      	lsls	r3, r3, #7
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	693a      	ldr	r2, [r7, #16]
 800aea6:	4313      	orrs	r3, r2
 800aea8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800aeaa:	78fb      	ldrb	r3, [r7, #3]
 800aeac:	015a      	lsls	r2, r3, #5
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	4413      	add	r3, r2
 800aeb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeb6:	689b      	ldr	r3, [r3, #8]
 800aeb8:	693a      	ldr	r2, [r7, #16]
 800aeba:	4013      	ands	r3, r2
 800aebc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aebe:	68bb      	ldr	r3, [r7, #8]
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	371c      	adds	r7, #28
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr

0800aecc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	695b      	ldr	r3, [r3, #20]
 800aed8:	f003 0301 	and.w	r3, r3, #1
}
 800aedc:	4618      	mov	r0, r3
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b085      	sub	sp, #20
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	68fa      	ldr	r2, [r7, #12]
 800aefe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af02:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800af06:	f023 0307 	bic.w	r3, r3, #7
 800af0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	68fa      	ldr	r2, [r7, #12]
 800af16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800af1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800af20:	2300      	movs	r3, #0
}
 800af22:	4618      	mov	r0, r3
 800af24:	3714      	adds	r7, #20
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr
	...

0800af30 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800af30:	b480      	push	{r7}
 800af32:	b087      	sub	sp, #28
 800af34:	af00      	add	r7, sp, #0
 800af36:	60f8      	str	r0, [r7, #12]
 800af38:	460b      	mov	r3, r1
 800af3a:	607a      	str	r2, [r7, #4]
 800af3c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	333c      	adds	r3, #60	; 0x3c
 800af46:	3304      	adds	r3, #4
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	4a26      	ldr	r2, [pc, #152]	; (800afe8 <USB_EP0_OutStart+0xb8>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d90a      	bls.n	800af6a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af64:	d101      	bne.n	800af6a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800af66:	2300      	movs	r3, #0
 800af68:	e037      	b.n	800afda <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af70:	461a      	mov	r2, r3
 800af72:	2300      	movs	r3, #0
 800af74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af7c:	691b      	ldr	r3, [r3, #16]
 800af7e:	697a      	ldr	r2, [r7, #20]
 800af80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af84:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800af88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	697a      	ldr	r2, [r7, #20]
 800af94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af98:	f043 0318 	orr.w	r3, r3, #24
 800af9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	697a      	ldr	r2, [r7, #20]
 800afa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afac:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800afb0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800afb2:	7afb      	ldrb	r3, [r7, #11]
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d10f      	bne.n	800afd8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afbe:	461a      	mov	r2, r3
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	697a      	ldr	r2, [r7, #20]
 800afce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afd2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800afd6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	371c      	adds	r7, #28
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr
 800afe6:	bf00      	nop
 800afe8:	4f54300a 	.word	0x4f54300a

0800afec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800aff4:	2300      	movs	r3, #0
 800aff6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	3301      	adds	r3, #1
 800affc:	60fb      	str	r3, [r7, #12]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	4a13      	ldr	r2, [pc, #76]	; (800b050 <USB_CoreReset+0x64>)
 800b002:	4293      	cmp	r3, r2
 800b004:	d901      	bls.n	800b00a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b006:	2303      	movs	r3, #3
 800b008:	e01b      	b.n	800b042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	691b      	ldr	r3, [r3, #16]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	daf2      	bge.n	800aff8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b012:	2300      	movs	r3, #0
 800b014:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	691b      	ldr	r3, [r3, #16]
 800b01a:	f043 0201 	orr.w	r2, r3, #1
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	3301      	adds	r3, #1
 800b026:	60fb      	str	r3, [r7, #12]
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	4a09      	ldr	r2, [pc, #36]	; (800b050 <USB_CoreReset+0x64>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d901      	bls.n	800b034 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b030:	2303      	movs	r3, #3
 800b032:	e006      	b.n	800b042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	691b      	ldr	r3, [r3, #16]
 800b038:	f003 0301 	and.w	r3, r3, #1
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d0f0      	beq.n	800b022 <USB_CoreReset+0x36>

  return HAL_OK;
 800b040:	2300      	movs	r3, #0
}
 800b042:	4618      	mov	r0, r3
 800b044:	3714      	adds	r7, #20
 800b046:	46bd      	mov	sp, r7
 800b048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop
 800b050:	00030d40 	.word	0x00030d40

0800b054 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b084      	sub	sp, #16
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
 800b05c:	460b      	mov	r3, r1
 800b05e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b060:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b064:	f002 f9fc 	bl	800d460 <USBD_static_malloc>
 800b068:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d105      	bne.n	800b07c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800b078:	2302      	movs	r3, #2
 800b07a:	e066      	b.n	800b14a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	7c1b      	ldrb	r3, [r3, #16]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d119      	bne.n	800b0c0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b08c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b090:	2202      	movs	r2, #2
 800b092:	2181      	movs	r1, #129	; 0x81
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f002 f8c0 	bl	800d21a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2201      	movs	r2, #1
 800b09e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b0a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b0a4:	2202      	movs	r2, #2
 800b0a6:	2101      	movs	r1, #1
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f002 f8b6 	bl	800d21a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2210      	movs	r2, #16
 800b0ba:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800b0be:	e016      	b.n	800b0ee <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b0c0:	2340      	movs	r3, #64	; 0x40
 800b0c2:	2202      	movs	r2, #2
 800b0c4:	2181      	movs	r1, #129	; 0x81
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f002 f8a7 	bl	800d21a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b0d2:	2340      	movs	r3, #64	; 0x40
 800b0d4:	2202      	movs	r2, #2
 800b0d6:	2101      	movs	r1, #1
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f002 f89e 	bl	800d21a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2210      	movs	r2, #16
 800b0ea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b0ee:	2308      	movs	r3, #8
 800b0f0:	2203      	movs	r2, #3
 800b0f2:	2182      	movs	r1, #130	; 0x82
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f002 f890 	bl	800d21a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2201      	movs	r2, #1
 800b0fe:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	2200      	movs	r2, #0
 800b110:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2200      	movs	r2, #0
 800b118:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	7c1b      	ldrb	r3, [r3, #16]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d109      	bne.n	800b138 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b12a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b12e:	2101      	movs	r1, #1
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f002 f961 	bl	800d3f8 <USBD_LL_PrepareReceive>
 800b136:	e007      	b.n	800b148 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b13e:	2340      	movs	r3, #64	; 0x40
 800b140:	2101      	movs	r1, #1
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f002 f958 	bl	800d3f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b152:	b580      	push	{r7, lr}
 800b154:	b082      	sub	sp, #8
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
 800b15a:	460b      	mov	r3, r1
 800b15c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b15e:	2181      	movs	r1, #129	; 0x81
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f002 f880 	bl	800d266 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b16c:	2101      	movs	r1, #1
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f002 f879 	bl	800d266 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b17c:	2182      	movs	r1, #130	; 0x82
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f002 f871 	bl	800d266 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2200      	movs	r2, #0
 800b188:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d00e      	beq.n	800b1bc <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f002 f964 	bl	800d47c <USBD_static_free>
    pdev->pClassData = NULL;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
	...

0800b1c8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b086      	sub	sp, #24
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1d8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d101      	bne.n	800b1f0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800b1ec:	2303      	movs	r3, #3
 800b1ee:	e0af      	b.n	800b350 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	781b      	ldrb	r3, [r3, #0]
 800b1f4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d03f      	beq.n	800b27c <USBD_CDC_Setup+0xb4>
 800b1fc:	2b20      	cmp	r3, #32
 800b1fe:	f040 809f 	bne.w	800b340 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	88db      	ldrh	r3, [r3, #6]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d02e      	beq.n	800b268 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	781b      	ldrb	r3, [r3, #0]
 800b20e:	b25b      	sxtb	r3, r3
 800b210:	2b00      	cmp	r3, #0
 800b212:	da16      	bge.n	800b242 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	683a      	ldr	r2, [r7, #0]
 800b21e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800b220:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	88d2      	ldrh	r2, [r2, #6]
 800b226:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	88db      	ldrh	r3, [r3, #6]
 800b22c:	2b07      	cmp	r3, #7
 800b22e:	bf28      	it	cs
 800b230:	2307      	movcs	r3, #7
 800b232:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	89fa      	ldrh	r2, [r7, #14]
 800b238:	4619      	mov	r1, r3
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f001 fb19 	bl	800c872 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800b240:	e085      	b.n	800b34e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	785a      	ldrb	r2, [r3, #1]
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	88db      	ldrh	r3, [r3, #6]
 800b250:	b2da      	uxtb	r2, r3
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b258:	6939      	ldr	r1, [r7, #16]
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	88db      	ldrh	r3, [r3, #6]
 800b25e:	461a      	mov	r2, r3
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f001 fb32 	bl	800c8ca <USBD_CtlPrepareRx>
      break;
 800b266:	e072      	b.n	800b34e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b26e:	689b      	ldr	r3, [r3, #8]
 800b270:	683a      	ldr	r2, [r7, #0]
 800b272:	7850      	ldrb	r0, [r2, #1]
 800b274:	2200      	movs	r2, #0
 800b276:	6839      	ldr	r1, [r7, #0]
 800b278:	4798      	blx	r3
      break;
 800b27a:	e068      	b.n	800b34e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	785b      	ldrb	r3, [r3, #1]
 800b280:	2b0b      	cmp	r3, #11
 800b282:	d852      	bhi.n	800b32a <USBD_CDC_Setup+0x162>
 800b284:	a201      	add	r2, pc, #4	; (adr r2, 800b28c <USBD_CDC_Setup+0xc4>)
 800b286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b28a:	bf00      	nop
 800b28c:	0800b2bd 	.word	0x0800b2bd
 800b290:	0800b339 	.word	0x0800b339
 800b294:	0800b32b 	.word	0x0800b32b
 800b298:	0800b32b 	.word	0x0800b32b
 800b29c:	0800b32b 	.word	0x0800b32b
 800b2a0:	0800b32b 	.word	0x0800b32b
 800b2a4:	0800b32b 	.word	0x0800b32b
 800b2a8:	0800b32b 	.word	0x0800b32b
 800b2ac:	0800b32b 	.word	0x0800b32b
 800b2b0:	0800b32b 	.word	0x0800b32b
 800b2b4:	0800b2e7 	.word	0x0800b2e7
 800b2b8:	0800b311 	.word	0x0800b311
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2c2:	b2db      	uxtb	r3, r3
 800b2c4:	2b03      	cmp	r3, #3
 800b2c6:	d107      	bne.n	800b2d8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b2c8:	f107 030a 	add.w	r3, r7, #10
 800b2cc:	2202      	movs	r2, #2
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f001 face 	bl	800c872 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b2d6:	e032      	b.n	800b33e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b2d8:	6839      	ldr	r1, [r7, #0]
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f001 fa58 	bl	800c790 <USBD_CtlError>
            ret = USBD_FAIL;
 800b2e0:	2303      	movs	r3, #3
 800b2e2:	75fb      	strb	r3, [r7, #23]
          break;
 800b2e4:	e02b      	b.n	800b33e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	2b03      	cmp	r3, #3
 800b2f0:	d107      	bne.n	800b302 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b2f2:	f107 030d 	add.w	r3, r7, #13
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f001 fab9 	bl	800c872 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b300:	e01d      	b.n	800b33e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b302:	6839      	ldr	r1, [r7, #0]
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f001 fa43 	bl	800c790 <USBD_CtlError>
            ret = USBD_FAIL;
 800b30a:	2303      	movs	r3, #3
 800b30c:	75fb      	strb	r3, [r7, #23]
          break;
 800b30e:	e016      	b.n	800b33e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b316:	b2db      	uxtb	r3, r3
 800b318:	2b03      	cmp	r3, #3
 800b31a:	d00f      	beq.n	800b33c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800b31c:	6839      	ldr	r1, [r7, #0]
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f001 fa36 	bl	800c790 <USBD_CtlError>
            ret = USBD_FAIL;
 800b324:	2303      	movs	r3, #3
 800b326:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b328:	e008      	b.n	800b33c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b32a:	6839      	ldr	r1, [r7, #0]
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f001 fa2f 	bl	800c790 <USBD_CtlError>
          ret = USBD_FAIL;
 800b332:	2303      	movs	r3, #3
 800b334:	75fb      	strb	r3, [r7, #23]
          break;
 800b336:	e002      	b.n	800b33e <USBD_CDC_Setup+0x176>
          break;
 800b338:	bf00      	nop
 800b33a:	e008      	b.n	800b34e <USBD_CDC_Setup+0x186>
          break;
 800b33c:	bf00      	nop
      }
      break;
 800b33e:	e006      	b.n	800b34e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800b340:	6839      	ldr	r1, [r7, #0]
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f001 fa24 	bl	800c790 <USBD_CtlError>
      ret = USBD_FAIL;
 800b348:	2303      	movs	r3, #3
 800b34a:	75fb      	strb	r3, [r7, #23]
      break;
 800b34c:	bf00      	nop
  }

  return (uint8_t)ret;
 800b34e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3718      	adds	r7, #24
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b084      	sub	sp, #16
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	460b      	mov	r3, r1
 800b362:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b36a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b372:	2b00      	cmp	r3, #0
 800b374:	d101      	bne.n	800b37a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b376:	2303      	movs	r3, #3
 800b378:	e04f      	b.n	800b41a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b380:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b382:	78fa      	ldrb	r2, [r7, #3]
 800b384:	6879      	ldr	r1, [r7, #4]
 800b386:	4613      	mov	r3, r2
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	4413      	add	r3, r2
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	440b      	add	r3, r1
 800b390:	3318      	adds	r3, #24
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d029      	beq.n	800b3ec <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b398:	78fa      	ldrb	r2, [r7, #3]
 800b39a:	6879      	ldr	r1, [r7, #4]
 800b39c:	4613      	mov	r3, r2
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	009b      	lsls	r3, r3, #2
 800b3a4:	440b      	add	r3, r1
 800b3a6:	3318      	adds	r3, #24
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	78f9      	ldrb	r1, [r7, #3]
 800b3ac:	68f8      	ldr	r0, [r7, #12]
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	00db      	lsls	r3, r3, #3
 800b3b2:	1a5b      	subs	r3, r3, r1
 800b3b4:	009b      	lsls	r3, r3, #2
 800b3b6:	4403      	add	r3, r0
 800b3b8:	3344      	adds	r3, #68	; 0x44
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	fbb2 f1f3 	udiv	r1, r2, r3
 800b3c0:	fb03 f301 	mul.w	r3, r3, r1
 800b3c4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d110      	bne.n	800b3ec <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800b3ca:	78fa      	ldrb	r2, [r7, #3]
 800b3cc:	6879      	ldr	r1, [r7, #4]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	009b      	lsls	r3, r3, #2
 800b3d2:	4413      	add	r3, r2
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	440b      	add	r3, r1
 800b3d8:	3318      	adds	r3, #24
 800b3da:	2200      	movs	r2, #0
 800b3dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b3de:	78f9      	ldrb	r1, [r7, #3]
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f001 ffe6 	bl	800d3b6 <USBD_LL_Transmit>
 800b3ea:	e015      	b.n	800b418 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b3fa:	691b      	ldr	r3, [r3, #16]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d00b      	beq.n	800b418 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b406:	691b      	ldr	r3, [r3, #16]
 800b408:	68ba      	ldr	r2, [r7, #8]
 800b40a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b414:	78fa      	ldrb	r2, [r7, #3]
 800b416:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b418:	2300      	movs	r3, #0
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3710      	adds	r7, #16
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}

0800b422 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b084      	sub	sp, #16
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
 800b42a:	460b      	mov	r3, r1
 800b42c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b434:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b440:	2303      	movs	r3, #3
 800b442:	e015      	b.n	800b470 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b444:	78fb      	ldrb	r3, [r7, #3]
 800b446:	4619      	mov	r1, r3
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f001 fff6 	bl	800d43a <USBD_LL_GetRxDataSize>
 800b44e:	4602      	mov	r2, r0
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b464:	68fa      	ldr	r2, [r7, #12]
 800b466:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b46a:	4611      	mov	r1, r2
 800b46c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3710      	adds	r7, #16
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b486:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d101      	bne.n	800b492 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800b48e:	2303      	movs	r3, #3
 800b490:	e01b      	b.n	800b4ca <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d015      	beq.n	800b4c8 <USBD_CDC_EP0_RxReady+0x50>
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b4a2:	2bff      	cmp	r3, #255	; 0xff
 800b4a4:	d010      	beq.n	800b4c8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800b4b4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b4bc:	b292      	uxth	r2, r2
 800b4be:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	22ff      	movs	r2, #255	; 0xff
 800b4c4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b4c8:	2300      	movs	r3, #0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}
	...

0800b4d4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2243      	movs	r2, #67	; 0x43
 800b4e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800b4e2:	4b03      	ldr	r3, [pc, #12]	; (800b4f0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	370c      	adds	r7, #12
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ee:	4770      	bx	lr
 800b4f0:	200000bc 	.word	0x200000bc

0800b4f4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2243      	movs	r2, #67	; 0x43
 800b500:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800b502:	4b03      	ldr	r3, [pc, #12]	; (800b510 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b504:	4618      	mov	r0, r3
 800b506:	370c      	adds	r7, #12
 800b508:	46bd      	mov	sp, r7
 800b50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50e:	4770      	bx	lr
 800b510:	20000078 	.word	0x20000078

0800b514 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b514:	b480      	push	{r7}
 800b516:	b083      	sub	sp, #12
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2243      	movs	r2, #67	; 0x43
 800b520:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800b522:	4b03      	ldr	r3, [pc, #12]	; (800b530 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b524:	4618      	mov	r0, r3
 800b526:	370c      	adds	r7, #12
 800b528:	46bd      	mov	sp, r7
 800b52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52e:	4770      	bx	lr
 800b530:	20000100 	.word	0x20000100

0800b534 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b534:	b480      	push	{r7}
 800b536:	b083      	sub	sp, #12
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	220a      	movs	r2, #10
 800b540:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b542:	4b03      	ldr	r3, [pc, #12]	; (800b550 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b544:	4618      	mov	r0, r3
 800b546:	370c      	adds	r7, #12
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr
 800b550:	20000034 	.word	0x20000034

0800b554 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b554:	b480      	push	{r7}
 800b556:	b083      	sub	sp, #12
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b55e:	683b      	ldr	r3, [r7, #0]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d101      	bne.n	800b568 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b564:	2303      	movs	r3, #3
 800b566:	e004      	b.n	800b572 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	683a      	ldr	r2, [r7, #0]
 800b56c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b570:	2300      	movs	r3, #0
}
 800b572:	4618      	mov	r0, r3
 800b574:	370c      	adds	r7, #12
 800b576:	46bd      	mov	sp, r7
 800b578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57c:	4770      	bx	lr

0800b57e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b57e:	b480      	push	{r7}
 800b580:	b087      	sub	sp, #28
 800b582:	af00      	add	r7, sp, #0
 800b584:	60f8      	str	r0, [r7, #12]
 800b586:	60b9      	str	r1, [r7, #8]
 800b588:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b590:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d101      	bne.n	800b59c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b598:	2303      	movs	r3, #3
 800b59a:	e008      	b.n	800b5ae <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	68ba      	ldr	r2, [r7, #8]
 800b5a0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	371c      	adds	r7, #28
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr

0800b5ba <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b5ba:	b480      	push	{r7}
 800b5bc:	b085      	sub	sp, #20
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
 800b5c2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b5ca:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d101      	bne.n	800b5d6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800b5d2:	2303      	movs	r3, #3
 800b5d4:	e004      	b.n	800b5e0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	683a      	ldr	r2, [r7, #0]
 800b5da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b5de:	2300      	movs	r3, #0
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3714      	adds	r7, #20
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr

0800b5ec <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b084      	sub	sp, #16
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b5fa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b606:	2b00      	cmp	r3, #0
 800b608:	d101      	bne.n	800b60e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b60a:	2303      	movs	r3, #3
 800b60c:	e01a      	b.n	800b644 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b614:	2b00      	cmp	r3, #0
 800b616:	d114      	bne.n	800b642 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	2201      	movs	r2, #1
 800b61c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b636:	2181      	movs	r1, #129	; 0x81
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f001 febc 	bl	800d3b6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b63e:	2300      	movs	r3, #0
 800b640:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b642:	7bfb      	ldrb	r3, [r7, #15]
}
 800b644:	4618      	mov	r0, r3
 800b646:	3710      	adds	r7, #16
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b084      	sub	sp, #16
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b65a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b662:	2b00      	cmp	r3, #0
 800b664:	d101      	bne.n	800b66a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b666:	2303      	movs	r3, #3
 800b668:	e016      	b.n	800b698 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	7c1b      	ldrb	r3, [r3, #16]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d109      	bne.n	800b686 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b678:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b67c:	2101      	movs	r1, #1
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f001 feba 	bl	800d3f8 <USBD_LL_PrepareReceive>
 800b684:	e007      	b.n	800b696 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b68c:	2340      	movs	r3, #64	; 0x40
 800b68e:	2101      	movs	r1, #1
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f001 feb1 	bl	800d3f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b696:	2300      	movs	r3, #0
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3710      	adds	r7, #16
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b086      	sub	sp, #24
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	4613      	mov	r3, r2
 800b6ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d101      	bne.n	800b6b8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b6b4:	2303      	movs	r3, #3
 800b6b6:	e01f      	b.n	800b6f8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d003      	beq.n	800b6de <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	68ba      	ldr	r2, [r7, #8]
 800b6da:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	79fa      	ldrb	r2, [r7, #7]
 800b6ea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b6ec:	68f8      	ldr	r0, [r7, #12]
 800b6ee:	f001 fd2d 	bl	800d14c <USBD_LL_Init>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b6f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3718      	adds	r7, #24
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b70a:	2300      	movs	r3, #0
 800b70c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d101      	bne.n	800b718 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b714:	2303      	movs	r3, #3
 800b716:	e016      	b.n	800b746 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	683a      	ldr	r2, [r7, #0]
 800b71c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00b      	beq.n	800b744 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b734:	f107 020e 	add.w	r2, r7, #14
 800b738:	4610      	mov	r0, r2
 800b73a:	4798      	blx	r3
 800b73c:	4602      	mov	r2, r0
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b744:	2300      	movs	r3, #0
}
 800b746:	4618      	mov	r0, r3
 800b748:	3710      	adds	r7, #16
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}

0800b74e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b74e:	b580      	push	{r7, lr}
 800b750:	b082      	sub	sp, #8
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f001 fd44 	bl	800d1e4 <USBD_LL_Start>
 800b75c:	4603      	mov	r3, r0
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3708      	adds	r7, #8
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}

0800b766 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b766:	b480      	push	{r7}
 800b768:	b083      	sub	sp, #12
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b76e:	2300      	movs	r3, #0
}
 800b770:	4618      	mov	r0, r3
 800b772:	370c      	adds	r7, #12
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr

0800b77c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	460b      	mov	r3, r1
 800b786:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b788:	2303      	movs	r3, #3
 800b78a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b792:	2b00      	cmp	r3, #0
 800b794:	d009      	beq.n	800b7aa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	78fa      	ldrb	r2, [r7, #3]
 800b7a0:	4611      	mov	r1, r2
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	4798      	blx	r3
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b7aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3710      	adds	r7, #16
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	460b      	mov	r3, r1
 800b7be:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d007      	beq.n	800b7da <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	78fa      	ldrb	r2, [r7, #3]
 800b7d4:	4611      	mov	r1, r2
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	4798      	blx	r3
  }

  return USBD_OK;
 800b7da:	2300      	movs	r3, #0
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	3708      	adds	r7, #8
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd80      	pop	{r7, pc}

0800b7e4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b7f4:	6839      	ldr	r1, [r7, #0]
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f000 ff90 	bl	800c71c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2201      	movs	r2, #1
 800b800:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b80a:	461a      	mov	r2, r3
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b818:	f003 031f 	and.w	r3, r3, #31
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	d01a      	beq.n	800b856 <USBD_LL_SetupStage+0x72>
 800b820:	2b02      	cmp	r3, #2
 800b822:	d822      	bhi.n	800b86a <USBD_LL_SetupStage+0x86>
 800b824:	2b00      	cmp	r3, #0
 800b826:	d002      	beq.n	800b82e <USBD_LL_SetupStage+0x4a>
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d00a      	beq.n	800b842 <USBD_LL_SetupStage+0x5e>
 800b82c:	e01d      	b.n	800b86a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b834:	4619      	mov	r1, r3
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f000 fa62 	bl	800bd00 <USBD_StdDevReq>
 800b83c:	4603      	mov	r3, r0
 800b83e:	73fb      	strb	r3, [r7, #15]
      break;
 800b840:	e020      	b.n	800b884 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b848:	4619      	mov	r1, r3
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 fac6 	bl	800bddc <USBD_StdItfReq>
 800b850:	4603      	mov	r3, r0
 800b852:	73fb      	strb	r3, [r7, #15]
      break;
 800b854:	e016      	b.n	800b884 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b85c:	4619      	mov	r1, r3
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f000 fb05 	bl	800be6e <USBD_StdEPReq>
 800b864:	4603      	mov	r3, r0
 800b866:	73fb      	strb	r3, [r7, #15]
      break;
 800b868:	e00c      	b.n	800b884 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b870:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b874:	b2db      	uxtb	r3, r3
 800b876:	4619      	mov	r1, r3
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f001 fd13 	bl	800d2a4 <USBD_LL_StallEP>
 800b87e:	4603      	mov	r3, r0
 800b880:	73fb      	strb	r3, [r7, #15]
      break;
 800b882:	bf00      	nop
  }

  return ret;
 800b884:	7bfb      	ldrb	r3, [r7, #15]
}
 800b886:	4618      	mov	r0, r3
 800b888:	3710      	adds	r7, #16
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}

0800b88e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b88e:	b580      	push	{r7, lr}
 800b890:	b086      	sub	sp, #24
 800b892:	af00      	add	r7, sp, #0
 800b894:	60f8      	str	r0, [r7, #12]
 800b896:	460b      	mov	r3, r1
 800b898:	607a      	str	r2, [r7, #4]
 800b89a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b89c:	7afb      	ldrb	r3, [r7, #11]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d138      	bne.n	800b914 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b8a8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b8b0:	2b03      	cmp	r3, #3
 800b8b2:	d14a      	bne.n	800b94a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	689a      	ldr	r2, [r3, #8]
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	68db      	ldr	r3, [r3, #12]
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d913      	bls.n	800b8e8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	689a      	ldr	r2, [r3, #8]
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	68db      	ldr	r3, [r3, #12]
 800b8c8:	1ad2      	subs	r2, r2, r3
 800b8ca:	693b      	ldr	r3, [r7, #16]
 800b8cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	68da      	ldr	r2, [r3, #12]
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	bf28      	it	cs
 800b8da:	4613      	movcs	r3, r2
 800b8dc:	461a      	mov	r2, r3
 800b8de:	6879      	ldr	r1, [r7, #4]
 800b8e0:	68f8      	ldr	r0, [r7, #12]
 800b8e2:	f001 f80f 	bl	800c904 <USBD_CtlContinueRx>
 800b8e6:	e030      	b.n	800b94a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	2b03      	cmp	r3, #3
 800b8f2:	d10b      	bne.n	800b90c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8fa:	691b      	ldr	r3, [r3, #16]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d005      	beq.n	800b90c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f001 f80a 	bl	800c926 <USBD_CtlSendStatus>
 800b912:	e01a      	b.n	800b94a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b91a:	b2db      	uxtb	r3, r3
 800b91c:	2b03      	cmp	r3, #3
 800b91e:	d114      	bne.n	800b94a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b926:	699b      	ldr	r3, [r3, #24]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d00e      	beq.n	800b94a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b932:	699b      	ldr	r3, [r3, #24]
 800b934:	7afa      	ldrb	r2, [r7, #11]
 800b936:	4611      	mov	r1, r2
 800b938:	68f8      	ldr	r0, [r7, #12]
 800b93a:	4798      	blx	r3
 800b93c:	4603      	mov	r3, r0
 800b93e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b940:	7dfb      	ldrb	r3, [r7, #23]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d001      	beq.n	800b94a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800b946:	7dfb      	ldrb	r3, [r7, #23]
 800b948:	e000      	b.n	800b94c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800b94a:	2300      	movs	r3, #0
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3718      	adds	r7, #24
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b086      	sub	sp, #24
 800b958:	af00      	add	r7, sp, #0
 800b95a:	60f8      	str	r0, [r7, #12]
 800b95c:	460b      	mov	r3, r1
 800b95e:	607a      	str	r2, [r7, #4]
 800b960:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b962:	7afb      	ldrb	r3, [r7, #11]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d16b      	bne.n	800ba40 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	3314      	adds	r3, #20
 800b96c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b974:	2b02      	cmp	r3, #2
 800b976:	d156      	bne.n	800ba26 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	689a      	ldr	r2, [r3, #8]
 800b97c:	693b      	ldr	r3, [r7, #16]
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	429a      	cmp	r2, r3
 800b982:	d914      	bls.n	800b9ae <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	689a      	ldr	r2, [r3, #8]
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	1ad2      	subs	r2, r2, r3
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	689b      	ldr	r3, [r3, #8]
 800b996:	461a      	mov	r2, r3
 800b998:	6879      	ldr	r1, [r7, #4]
 800b99a:	68f8      	ldr	r0, [r7, #12]
 800b99c:	f000 ff84 	bl	800c8a8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	2100      	movs	r1, #0
 800b9a6:	68f8      	ldr	r0, [r7, #12]
 800b9a8:	f001 fd26 	bl	800d3f8 <USBD_LL_PrepareReceive>
 800b9ac:	e03b      	b.n	800ba26 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b9ae:	693b      	ldr	r3, [r7, #16]
 800b9b0:	68da      	ldr	r2, [r3, #12]
 800b9b2:	693b      	ldr	r3, [r7, #16]
 800b9b4:	689b      	ldr	r3, [r3, #8]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d11c      	bne.n	800b9f4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	685a      	ldr	r2, [r3, #4]
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d316      	bcc.n	800b9f4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	685a      	ldr	r2, [r3, #4]
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d20f      	bcs.n	800b9f4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	2100      	movs	r1, #0
 800b9d8:	68f8      	ldr	r0, [r7, #12]
 800b9da:	f000 ff65 	bl	800c8a8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	2100      	movs	r1, #0
 800b9ec:	68f8      	ldr	r0, [r7, #12]
 800b9ee:	f001 fd03 	bl	800d3f8 <USBD_LL_PrepareReceive>
 800b9f2:	e018      	b.n	800ba26 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9fa:	b2db      	uxtb	r3, r3
 800b9fc:	2b03      	cmp	r3, #3
 800b9fe:	d10b      	bne.n	800ba18 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d005      	beq.n	800ba18 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	68f8      	ldr	r0, [r7, #12]
 800ba16:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba18:	2180      	movs	r1, #128	; 0x80
 800ba1a:	68f8      	ldr	r0, [r7, #12]
 800ba1c:	f001 fc42 	bl	800d2a4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ba20:	68f8      	ldr	r0, [r7, #12]
 800ba22:	f000 ff93 	bl	800c94c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d122      	bne.n	800ba76 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ba30:	68f8      	ldr	r0, [r7, #12]
 800ba32:	f7ff fe98 	bl	800b766 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ba3e:	e01a      	b.n	800ba76 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	2b03      	cmp	r3, #3
 800ba4a:	d114      	bne.n	800ba76 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba52:	695b      	ldr	r3, [r3, #20]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d00e      	beq.n	800ba76 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba5e:	695b      	ldr	r3, [r3, #20]
 800ba60:	7afa      	ldrb	r2, [r7, #11]
 800ba62:	4611      	mov	r1, r2
 800ba64:	68f8      	ldr	r0, [r7, #12]
 800ba66:	4798      	blx	r3
 800ba68:	4603      	mov	r3, r0
 800ba6a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ba6c:	7dfb      	ldrb	r3, [r7, #23]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ba72:	7dfb      	ldrb	r3, [r7, #23]
 800ba74:	e000      	b.n	800ba78 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ba76:	2300      	movs	r3, #0
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3718      	adds	r7, #24
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}

0800ba80 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2200      	movs	r2, #0
 800ba94:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2200      	movs	r2, #0
 800baa2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baac:	2b00      	cmp	r3, #0
 800baae:	d101      	bne.n	800bab4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800bab0:	2303      	movs	r3, #3
 800bab2:	e02f      	b.n	800bb14 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800baba:	2b00      	cmp	r3, #0
 800babc:	d00f      	beq.n	800bade <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d009      	beq.n	800bade <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bad0:	685b      	ldr	r3, [r3, #4]
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	6852      	ldr	r2, [r2, #4]
 800bad6:	b2d2      	uxtb	r2, r2
 800bad8:	4611      	mov	r1, r2
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bade:	2340      	movs	r3, #64	; 0x40
 800bae0:	2200      	movs	r2, #0
 800bae2:	2100      	movs	r1, #0
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f001 fb98 	bl	800d21a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2201      	movs	r2, #1
 800baee:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2240      	movs	r2, #64	; 0x40
 800baf6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bafa:	2340      	movs	r3, #64	; 0x40
 800bafc:	2200      	movs	r2, #0
 800bafe:	2180      	movs	r1, #128	; 0x80
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f001 fb8a 	bl	800d21a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2201      	movs	r2, #1
 800bb0a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2240      	movs	r2, #64	; 0x40
 800bb10:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800bb12:	2300      	movs	r3, #0
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3708      	adds	r7, #8
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	460b      	mov	r3, r1
 800bb26:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	78fa      	ldrb	r2, [r7, #3]
 800bb2c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bb2e:	2300      	movs	r3, #0
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	370c      	adds	r7, #12
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr

0800bb3c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb4a:	b2da      	uxtb	r2, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2204      	movs	r2, #4
 800bb56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bb5a:	2300      	movs	r3, #0
}
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr

0800bb68 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b083      	sub	sp, #12
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb76:	b2db      	uxtb	r3, r3
 800bb78:	2b04      	cmp	r3, #4
 800bb7a:	d106      	bne.n	800bb8a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800bb82:	b2da      	uxtb	r2, r3
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800bb8a:	2300      	movs	r3, #0
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	370c      	adds	r7, #12
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr

0800bb98 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b082      	sub	sp, #8
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d101      	bne.n	800bbae <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800bbaa:	2303      	movs	r3, #3
 800bbac:	e012      	b.n	800bbd4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbb4:	b2db      	uxtb	r3, r3
 800bbb6:	2b03      	cmp	r3, #3
 800bbb8:	d10b      	bne.n	800bbd2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbc0:	69db      	ldr	r3, [r3, #28]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d005      	beq.n	800bbd2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbcc:	69db      	ldr	r3, [r3, #28]
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bbd2:	2300      	movs	r3, #0
}
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	3708      	adds	r7, #8
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}

0800bbdc <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d101      	bne.n	800bbf6 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	e014      	b.n	800bc20 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	d10d      	bne.n	800bc1e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc08:	6a1b      	ldr	r3, [r3, #32]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d007      	beq.n	800bc1e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc14:	6a1b      	ldr	r3, [r3, #32]
 800bc16:	78fa      	ldrb	r2, [r7, #3]
 800bc18:	4611      	mov	r1, r2
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bc1e:	2300      	movs	r3, #0
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b082      	sub	sp, #8
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	460b      	mov	r3, r1
 800bc32:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d101      	bne.n	800bc42 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800bc3e:	2303      	movs	r3, #3
 800bc40:	e014      	b.n	800bc6c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	2b03      	cmp	r3, #3
 800bc4c:	d10d      	bne.n	800bc6a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d007      	beq.n	800bc6a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc62:	78fa      	ldrb	r2, [r7, #3]
 800bc64:	4611      	mov	r1, r2
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bc6a:	2300      	movs	r3, #0
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3708      	adds	r7, #8
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b083      	sub	sp, #12
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bc7c:	2300      	movs	r3, #0
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	370c      	adds	r7, #12
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr

0800bc8a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b082      	sub	sp, #8
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2201      	movs	r2, #1
 800bc96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d009      	beq.n	800bcb8 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	687a      	ldr	r2, [r7, #4]
 800bcae:	6852      	ldr	r2, [r2, #4]
 800bcb0:	b2d2      	uxtb	r2, r2
 800bcb2:	4611      	mov	r1, r2
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	4798      	blx	r3
  }

  return USBD_OK;
 800bcb8:	2300      	movs	r3, #0
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3708      	adds	r7, #8
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}

0800bcc2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bcc2:	b480      	push	{r7}
 800bcc4:	b087      	sub	sp, #28
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	781b      	ldrb	r3, [r3, #0]
 800bcde:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bce0:	8a3b      	ldrh	r3, [r7, #16]
 800bce2:	021b      	lsls	r3, r3, #8
 800bce4:	b21a      	sxth	r2, r3
 800bce6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bcea:	4313      	orrs	r3, r2
 800bcec:	b21b      	sxth	r3, r3
 800bcee:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bcf0:	89fb      	ldrh	r3, [r7, #14]
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	371c      	adds	r7, #28
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfc:	4770      	bx	lr
	...

0800bd00 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	781b      	ldrb	r3, [r3, #0]
 800bd12:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd16:	2b40      	cmp	r3, #64	; 0x40
 800bd18:	d005      	beq.n	800bd26 <USBD_StdDevReq+0x26>
 800bd1a:	2b40      	cmp	r3, #64	; 0x40
 800bd1c:	d853      	bhi.n	800bdc6 <USBD_StdDevReq+0xc6>
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d00b      	beq.n	800bd3a <USBD_StdDevReq+0x3a>
 800bd22:	2b20      	cmp	r3, #32
 800bd24:	d14f      	bne.n	800bdc6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd2c:	689b      	ldr	r3, [r3, #8]
 800bd2e:	6839      	ldr	r1, [r7, #0]
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	4798      	blx	r3
 800bd34:	4603      	mov	r3, r0
 800bd36:	73fb      	strb	r3, [r7, #15]
      break;
 800bd38:	e04a      	b.n	800bdd0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	785b      	ldrb	r3, [r3, #1]
 800bd3e:	2b09      	cmp	r3, #9
 800bd40:	d83b      	bhi.n	800bdba <USBD_StdDevReq+0xba>
 800bd42:	a201      	add	r2, pc, #4	; (adr r2, 800bd48 <USBD_StdDevReq+0x48>)
 800bd44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd48:	0800bd9d 	.word	0x0800bd9d
 800bd4c:	0800bdb1 	.word	0x0800bdb1
 800bd50:	0800bdbb 	.word	0x0800bdbb
 800bd54:	0800bda7 	.word	0x0800bda7
 800bd58:	0800bdbb 	.word	0x0800bdbb
 800bd5c:	0800bd7b 	.word	0x0800bd7b
 800bd60:	0800bd71 	.word	0x0800bd71
 800bd64:	0800bdbb 	.word	0x0800bdbb
 800bd68:	0800bd93 	.word	0x0800bd93
 800bd6c:	0800bd85 	.word	0x0800bd85
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bd70:	6839      	ldr	r1, [r7, #0]
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f000 f9de 	bl	800c134 <USBD_GetDescriptor>
          break;
 800bd78:	e024      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bd7a:	6839      	ldr	r1, [r7, #0]
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f000 fb43 	bl	800c408 <USBD_SetAddress>
          break;
 800bd82:	e01f      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bd84:	6839      	ldr	r1, [r7, #0]
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f000 fb82 	bl	800c490 <USBD_SetConfig>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	73fb      	strb	r3, [r7, #15]
          break;
 800bd90:	e018      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bd92:	6839      	ldr	r1, [r7, #0]
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 fc21 	bl	800c5dc <USBD_GetConfig>
          break;
 800bd9a:	e013      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bd9c:	6839      	ldr	r1, [r7, #0]
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f000 fc52 	bl	800c648 <USBD_GetStatus>
          break;
 800bda4:	e00e      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bda6:	6839      	ldr	r1, [r7, #0]
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f000 fc81 	bl	800c6b0 <USBD_SetFeature>
          break;
 800bdae:	e009      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bdb0:	6839      	ldr	r1, [r7, #0]
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 fc90 	bl	800c6d8 <USBD_ClrFeature>
          break;
 800bdb8:	e004      	b.n	800bdc4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800bdba:	6839      	ldr	r1, [r7, #0]
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f000 fce7 	bl	800c790 <USBD_CtlError>
          break;
 800bdc2:	bf00      	nop
      }
      break;
 800bdc4:	e004      	b.n	800bdd0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800bdc6:	6839      	ldr	r1, [r7, #0]
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f000 fce1 	bl	800c790 <USBD_CtlError>
      break;
 800bdce:	bf00      	nop
  }

  return ret;
 800bdd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop

0800bddc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bde6:	2300      	movs	r3, #0
 800bde8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bdf2:	2b40      	cmp	r3, #64	; 0x40
 800bdf4:	d005      	beq.n	800be02 <USBD_StdItfReq+0x26>
 800bdf6:	2b40      	cmp	r3, #64	; 0x40
 800bdf8:	d82f      	bhi.n	800be5a <USBD_StdItfReq+0x7e>
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d001      	beq.n	800be02 <USBD_StdItfReq+0x26>
 800bdfe:	2b20      	cmp	r3, #32
 800be00:	d12b      	bne.n	800be5a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be08:	b2db      	uxtb	r3, r3
 800be0a:	3b01      	subs	r3, #1
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d81d      	bhi.n	800be4c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	889b      	ldrh	r3, [r3, #4]
 800be14:	b2db      	uxtb	r3, r3
 800be16:	2b01      	cmp	r3, #1
 800be18:	d813      	bhi.n	800be42 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be20:	689b      	ldr	r3, [r3, #8]
 800be22:	6839      	ldr	r1, [r7, #0]
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	4798      	blx	r3
 800be28:	4603      	mov	r3, r0
 800be2a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	88db      	ldrh	r3, [r3, #6]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d110      	bne.n	800be56 <USBD_StdItfReq+0x7a>
 800be34:	7bfb      	ldrb	r3, [r7, #15]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d10d      	bne.n	800be56 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f000 fd73 	bl	800c926 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800be40:	e009      	b.n	800be56 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800be42:	6839      	ldr	r1, [r7, #0]
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f000 fca3 	bl	800c790 <USBD_CtlError>
          break;
 800be4a:	e004      	b.n	800be56 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800be4c:	6839      	ldr	r1, [r7, #0]
 800be4e:	6878      	ldr	r0, [r7, #4]
 800be50:	f000 fc9e 	bl	800c790 <USBD_CtlError>
          break;
 800be54:	e000      	b.n	800be58 <USBD_StdItfReq+0x7c>
          break;
 800be56:	bf00      	nop
      }
      break;
 800be58:	e004      	b.n	800be64 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800be5a:	6839      	ldr	r1, [r7, #0]
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f000 fc97 	bl	800c790 <USBD_CtlError>
      break;
 800be62:	bf00      	nop
  }

  return ret;
 800be64:	7bfb      	ldrb	r3, [r7, #15]
}
 800be66:	4618      	mov	r0, r3
 800be68:	3710      	adds	r7, #16
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}

0800be6e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be6e:	b580      	push	{r7, lr}
 800be70:	b084      	sub	sp, #16
 800be72:	af00      	add	r7, sp, #0
 800be74:	6078      	str	r0, [r7, #4]
 800be76:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800be78:	2300      	movs	r3, #0
 800be7a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	889b      	ldrh	r3, [r3, #4]
 800be80:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	781b      	ldrb	r3, [r3, #0]
 800be86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800be8a:	2b40      	cmp	r3, #64	; 0x40
 800be8c:	d007      	beq.n	800be9e <USBD_StdEPReq+0x30>
 800be8e:	2b40      	cmp	r3, #64	; 0x40
 800be90:	f200 8145 	bhi.w	800c11e <USBD_StdEPReq+0x2b0>
 800be94:	2b00      	cmp	r3, #0
 800be96:	d00c      	beq.n	800beb2 <USBD_StdEPReq+0x44>
 800be98:	2b20      	cmp	r3, #32
 800be9a:	f040 8140 	bne.w	800c11e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bea4:	689b      	ldr	r3, [r3, #8]
 800bea6:	6839      	ldr	r1, [r7, #0]
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	4798      	blx	r3
 800beac:	4603      	mov	r3, r0
 800beae:	73fb      	strb	r3, [r7, #15]
      break;
 800beb0:	e13a      	b.n	800c128 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	785b      	ldrb	r3, [r3, #1]
 800beb6:	2b03      	cmp	r3, #3
 800beb8:	d007      	beq.n	800beca <USBD_StdEPReq+0x5c>
 800beba:	2b03      	cmp	r3, #3
 800bebc:	f300 8129 	bgt.w	800c112 <USBD_StdEPReq+0x2a4>
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d07f      	beq.n	800bfc4 <USBD_StdEPReq+0x156>
 800bec4:	2b01      	cmp	r3, #1
 800bec6:	d03c      	beq.n	800bf42 <USBD_StdEPReq+0xd4>
 800bec8:	e123      	b.n	800c112 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bed0:	b2db      	uxtb	r3, r3
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	d002      	beq.n	800bedc <USBD_StdEPReq+0x6e>
 800bed6:	2b03      	cmp	r3, #3
 800bed8:	d016      	beq.n	800bf08 <USBD_StdEPReq+0x9a>
 800beda:	e02c      	b.n	800bf36 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bedc:	7bbb      	ldrb	r3, [r7, #14]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d00d      	beq.n	800befe <USBD_StdEPReq+0x90>
 800bee2:	7bbb      	ldrb	r3, [r7, #14]
 800bee4:	2b80      	cmp	r3, #128	; 0x80
 800bee6:	d00a      	beq.n	800befe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bee8:	7bbb      	ldrb	r3, [r7, #14]
 800beea:	4619      	mov	r1, r3
 800beec:	6878      	ldr	r0, [r7, #4]
 800beee:	f001 f9d9 	bl	800d2a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bef2:	2180      	movs	r1, #128	; 0x80
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f001 f9d5 	bl	800d2a4 <USBD_LL_StallEP>
 800befa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800befc:	e020      	b.n	800bf40 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800befe:	6839      	ldr	r1, [r7, #0]
 800bf00:	6878      	ldr	r0, [r7, #4]
 800bf02:	f000 fc45 	bl	800c790 <USBD_CtlError>
              break;
 800bf06:	e01b      	b.n	800bf40 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	885b      	ldrh	r3, [r3, #2]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d10e      	bne.n	800bf2e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bf10:	7bbb      	ldrb	r3, [r7, #14]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d00b      	beq.n	800bf2e <USBD_StdEPReq+0xc0>
 800bf16:	7bbb      	ldrb	r3, [r7, #14]
 800bf18:	2b80      	cmp	r3, #128	; 0x80
 800bf1a:	d008      	beq.n	800bf2e <USBD_StdEPReq+0xc0>
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	88db      	ldrh	r3, [r3, #6]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d104      	bne.n	800bf2e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf24:	7bbb      	ldrb	r3, [r7, #14]
 800bf26:	4619      	mov	r1, r3
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f001 f9bb 	bl	800d2a4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 fcf9 	bl	800c926 <USBD_CtlSendStatus>

              break;
 800bf34:	e004      	b.n	800bf40 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800bf36:	6839      	ldr	r1, [r7, #0]
 800bf38:	6878      	ldr	r0, [r7, #4]
 800bf3a:	f000 fc29 	bl	800c790 <USBD_CtlError>
              break;
 800bf3e:	bf00      	nop
          }
          break;
 800bf40:	e0ec      	b.n	800c11c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf48:	b2db      	uxtb	r3, r3
 800bf4a:	2b02      	cmp	r3, #2
 800bf4c:	d002      	beq.n	800bf54 <USBD_StdEPReq+0xe6>
 800bf4e:	2b03      	cmp	r3, #3
 800bf50:	d016      	beq.n	800bf80 <USBD_StdEPReq+0x112>
 800bf52:	e030      	b.n	800bfb6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf54:	7bbb      	ldrb	r3, [r7, #14]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00d      	beq.n	800bf76 <USBD_StdEPReq+0x108>
 800bf5a:	7bbb      	ldrb	r3, [r7, #14]
 800bf5c:	2b80      	cmp	r3, #128	; 0x80
 800bf5e:	d00a      	beq.n	800bf76 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf60:	7bbb      	ldrb	r3, [r7, #14]
 800bf62:	4619      	mov	r1, r3
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f001 f99d 	bl	800d2a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf6a:	2180      	movs	r1, #128	; 0x80
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f001 f999 	bl	800d2a4 <USBD_LL_StallEP>
 800bf72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf74:	e025      	b.n	800bfc2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800bf76:	6839      	ldr	r1, [r7, #0]
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 fc09 	bl	800c790 <USBD_CtlError>
              break;
 800bf7e:	e020      	b.n	800bfc2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	885b      	ldrh	r3, [r3, #2]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d11b      	bne.n	800bfc0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bf88:	7bbb      	ldrb	r3, [r7, #14]
 800bf8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d004      	beq.n	800bf9c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bf92:	7bbb      	ldrb	r3, [r7, #14]
 800bf94:	4619      	mov	r1, r3
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f001 f9a3 	bl	800d2e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 fcc2 	bl	800c926 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfa8:	689b      	ldr	r3, [r3, #8]
 800bfaa:	6839      	ldr	r1, [r7, #0]
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	4798      	blx	r3
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800bfb4:	e004      	b.n	800bfc0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800bfb6:	6839      	ldr	r1, [r7, #0]
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f000 fbe9 	bl	800c790 <USBD_CtlError>
              break;
 800bfbe:	e000      	b.n	800bfc2 <USBD_StdEPReq+0x154>
              break;
 800bfc0:	bf00      	nop
          }
          break;
 800bfc2:	e0ab      	b.n	800c11c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	2b02      	cmp	r3, #2
 800bfce:	d002      	beq.n	800bfd6 <USBD_StdEPReq+0x168>
 800bfd0:	2b03      	cmp	r3, #3
 800bfd2:	d032      	beq.n	800c03a <USBD_StdEPReq+0x1cc>
 800bfd4:	e097      	b.n	800c106 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bfd6:	7bbb      	ldrb	r3, [r7, #14]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d007      	beq.n	800bfec <USBD_StdEPReq+0x17e>
 800bfdc:	7bbb      	ldrb	r3, [r7, #14]
 800bfde:	2b80      	cmp	r3, #128	; 0x80
 800bfe0:	d004      	beq.n	800bfec <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800bfe2:	6839      	ldr	r1, [r7, #0]
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 fbd3 	bl	800c790 <USBD_CtlError>
                break;
 800bfea:	e091      	b.n	800c110 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	da0b      	bge.n	800c00c <USBD_StdEPReq+0x19e>
 800bff4:	7bbb      	ldrb	r3, [r7, #14]
 800bff6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bffa:	4613      	mov	r3, r2
 800bffc:	009b      	lsls	r3, r3, #2
 800bffe:	4413      	add	r3, r2
 800c000:	009b      	lsls	r3, r3, #2
 800c002:	3310      	adds	r3, #16
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	4413      	add	r3, r2
 800c008:	3304      	adds	r3, #4
 800c00a:	e00b      	b.n	800c024 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c00c:	7bbb      	ldrb	r3, [r7, #14]
 800c00e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c012:	4613      	mov	r3, r2
 800c014:	009b      	lsls	r3, r3, #2
 800c016:	4413      	add	r3, r2
 800c018:	009b      	lsls	r3, r3, #2
 800c01a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	4413      	add	r3, r2
 800c022:	3304      	adds	r3, #4
 800c024:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	2200      	movs	r2, #0
 800c02a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	2202      	movs	r2, #2
 800c030:	4619      	mov	r1, r3
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 fc1d 	bl	800c872 <USBD_CtlSendData>
              break;
 800c038:	e06a      	b.n	800c110 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c03a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	da11      	bge.n	800c066 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c042:	7bbb      	ldrb	r3, [r7, #14]
 800c044:	f003 020f 	and.w	r2, r3, #15
 800c048:	6879      	ldr	r1, [r7, #4]
 800c04a:	4613      	mov	r3, r2
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	4413      	add	r3, r2
 800c050:	009b      	lsls	r3, r3, #2
 800c052:	440b      	add	r3, r1
 800c054:	3324      	adds	r3, #36	; 0x24
 800c056:	881b      	ldrh	r3, [r3, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d117      	bne.n	800c08c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c05c:	6839      	ldr	r1, [r7, #0]
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f000 fb96 	bl	800c790 <USBD_CtlError>
                  break;
 800c064:	e054      	b.n	800c110 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c066:	7bbb      	ldrb	r3, [r7, #14]
 800c068:	f003 020f 	and.w	r2, r3, #15
 800c06c:	6879      	ldr	r1, [r7, #4]
 800c06e:	4613      	mov	r3, r2
 800c070:	009b      	lsls	r3, r3, #2
 800c072:	4413      	add	r3, r2
 800c074:	009b      	lsls	r3, r3, #2
 800c076:	440b      	add	r3, r1
 800c078:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c07c:	881b      	ldrh	r3, [r3, #0]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d104      	bne.n	800c08c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c082:	6839      	ldr	r1, [r7, #0]
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fb83 	bl	800c790 <USBD_CtlError>
                  break;
 800c08a:	e041      	b.n	800c110 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c08c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c090:	2b00      	cmp	r3, #0
 800c092:	da0b      	bge.n	800c0ac <USBD_StdEPReq+0x23e>
 800c094:	7bbb      	ldrb	r3, [r7, #14]
 800c096:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c09a:	4613      	mov	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4413      	add	r3, r2
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	3310      	adds	r3, #16
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	4413      	add	r3, r2
 800c0a8:	3304      	adds	r3, #4
 800c0aa:	e00b      	b.n	800c0c4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c0ac:	7bbb      	ldrb	r3, [r7, #14]
 800c0ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0b2:	4613      	mov	r3, r2
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	4413      	add	r3, r2
 800c0b8:	009b      	lsls	r3, r3, #2
 800c0ba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	3304      	adds	r3, #4
 800c0c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c0c6:	7bbb      	ldrb	r3, [r7, #14]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d002      	beq.n	800c0d2 <USBD_StdEPReq+0x264>
 800c0cc:	7bbb      	ldrb	r3, [r7, #14]
 800c0ce:	2b80      	cmp	r3, #128	; 0x80
 800c0d0:	d103      	bne.n	800c0da <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	601a      	str	r2, [r3, #0]
 800c0d8:	e00e      	b.n	800c0f8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c0da:	7bbb      	ldrb	r3, [r7, #14]
 800c0dc:	4619      	mov	r1, r3
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f001 f91e 	bl	800d320 <USBD_LL_IsStallEP>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d003      	beq.n	800c0f2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	601a      	str	r2, [r3, #0]
 800c0f0:	e002      	b.n	800c0f8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	2202      	movs	r2, #2
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 fbb7 	bl	800c872 <USBD_CtlSendData>
              break;
 800c104:	e004      	b.n	800c110 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800c106:	6839      	ldr	r1, [r7, #0]
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 fb41 	bl	800c790 <USBD_CtlError>
              break;
 800c10e:	bf00      	nop
          }
          break;
 800c110:	e004      	b.n	800c11c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800c112:	6839      	ldr	r1, [r7, #0]
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 fb3b 	bl	800c790 <USBD_CtlError>
          break;
 800c11a:	bf00      	nop
      }
      break;
 800c11c:	e004      	b.n	800c128 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800c11e:	6839      	ldr	r1, [r7, #0]
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f000 fb35 	bl	800c790 <USBD_CtlError>
      break;
 800c126:	bf00      	nop
  }

  return ret;
 800c128:	7bfb      	ldrb	r3, [r7, #15]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3710      	adds	r7, #16
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}
	...

0800c134 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b084      	sub	sp, #16
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c13e:	2300      	movs	r3, #0
 800c140:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c142:	2300      	movs	r3, #0
 800c144:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c146:	2300      	movs	r3, #0
 800c148:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	885b      	ldrh	r3, [r3, #2]
 800c14e:	0a1b      	lsrs	r3, r3, #8
 800c150:	b29b      	uxth	r3, r3
 800c152:	3b01      	subs	r3, #1
 800c154:	2b06      	cmp	r3, #6
 800c156:	f200 8128 	bhi.w	800c3aa <USBD_GetDescriptor+0x276>
 800c15a:	a201      	add	r2, pc, #4	; (adr r2, 800c160 <USBD_GetDescriptor+0x2c>)
 800c15c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c160:	0800c17d 	.word	0x0800c17d
 800c164:	0800c195 	.word	0x0800c195
 800c168:	0800c1d5 	.word	0x0800c1d5
 800c16c:	0800c3ab 	.word	0x0800c3ab
 800c170:	0800c3ab 	.word	0x0800c3ab
 800c174:	0800c34b 	.word	0x0800c34b
 800c178:	0800c377 	.word	0x0800c377
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	7c12      	ldrb	r2, [r2, #16]
 800c188:	f107 0108 	add.w	r1, r7, #8
 800c18c:	4610      	mov	r0, r2
 800c18e:	4798      	blx	r3
 800c190:	60f8      	str	r0, [r7, #12]
      break;
 800c192:	e112      	b.n	800c3ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	7c1b      	ldrb	r3, [r3, #16]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d10d      	bne.n	800c1b8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1a4:	f107 0208 	add.w	r2, r7, #8
 800c1a8:	4610      	mov	r0, r2
 800c1aa:	4798      	blx	r3
 800c1ac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	3301      	adds	r3, #1
 800c1b2:	2202      	movs	r2, #2
 800c1b4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c1b6:	e100      	b.n	800c3ba <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1c0:	f107 0208 	add.w	r2, r7, #8
 800c1c4:	4610      	mov	r0, r2
 800c1c6:	4798      	blx	r3
 800c1c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	2202      	movs	r2, #2
 800c1d0:	701a      	strb	r2, [r3, #0]
      break;
 800c1d2:	e0f2      	b.n	800c3ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	885b      	ldrh	r3, [r3, #2]
 800c1d8:	b2db      	uxtb	r3, r3
 800c1da:	2b05      	cmp	r3, #5
 800c1dc:	f200 80ac 	bhi.w	800c338 <USBD_GetDescriptor+0x204>
 800c1e0:	a201      	add	r2, pc, #4	; (adr r2, 800c1e8 <USBD_GetDescriptor+0xb4>)
 800c1e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1e6:	bf00      	nop
 800c1e8:	0800c201 	.word	0x0800c201
 800c1ec:	0800c235 	.word	0x0800c235
 800c1f0:	0800c269 	.word	0x0800c269
 800c1f4:	0800c29d 	.word	0x0800c29d
 800c1f8:	0800c2d1 	.word	0x0800c2d1
 800c1fc:	0800c305 	.word	0x0800c305
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c206:	685b      	ldr	r3, [r3, #4]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d00b      	beq.n	800c224 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c212:	685b      	ldr	r3, [r3, #4]
 800c214:	687a      	ldr	r2, [r7, #4]
 800c216:	7c12      	ldrb	r2, [r2, #16]
 800c218:	f107 0108 	add.w	r1, r7, #8
 800c21c:	4610      	mov	r0, r2
 800c21e:	4798      	blx	r3
 800c220:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c222:	e091      	b.n	800c348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c224:	6839      	ldr	r1, [r7, #0]
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f000 fab2 	bl	800c790 <USBD_CtlError>
            err++;
 800c22c:	7afb      	ldrb	r3, [r7, #11]
 800c22e:	3301      	adds	r3, #1
 800c230:	72fb      	strb	r3, [r7, #11]
          break;
 800c232:	e089      	b.n	800c348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d00b      	beq.n	800c258 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c246:	689b      	ldr	r3, [r3, #8]
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	7c12      	ldrb	r2, [r2, #16]
 800c24c:	f107 0108 	add.w	r1, r7, #8
 800c250:	4610      	mov	r0, r2
 800c252:	4798      	blx	r3
 800c254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c256:	e077      	b.n	800c348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c258:	6839      	ldr	r1, [r7, #0]
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 fa98 	bl	800c790 <USBD_CtlError>
            err++;
 800c260:	7afb      	ldrb	r3, [r7, #11]
 800c262:	3301      	adds	r3, #1
 800c264:	72fb      	strb	r3, [r7, #11]
          break;
 800c266:	e06f      	b.n	800c348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d00b      	beq.n	800c28c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c27a:	68db      	ldr	r3, [r3, #12]
 800c27c:	687a      	ldr	r2, [r7, #4]
 800c27e:	7c12      	ldrb	r2, [r2, #16]
 800c280:	f107 0108 	add.w	r1, r7, #8
 800c284:	4610      	mov	r0, r2
 800c286:	4798      	blx	r3
 800c288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c28a:	e05d      	b.n	800c348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c28c:	6839      	ldr	r1, [r7, #0]
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f000 fa7e 	bl	800c790 <USBD_CtlError>
            err++;
 800c294:	7afb      	ldrb	r3, [r7, #11]
 800c296:	3301      	adds	r3, #1
 800c298:	72fb      	strb	r3, [r7, #11]
          break;
 800c29a:	e055      	b.n	800c348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2a2:	691b      	ldr	r3, [r3, #16]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d00b      	beq.n	800c2c0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2ae:	691b      	ldr	r3, [r3, #16]
 800c2b0:	687a      	ldr	r2, [r7, #4]
 800c2b2:	7c12      	ldrb	r2, [r2, #16]
 800c2b4:	f107 0108 	add.w	r1, r7, #8
 800c2b8:	4610      	mov	r0, r2
 800c2ba:	4798      	blx	r3
 800c2bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2be:	e043      	b.n	800c348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2c0:	6839      	ldr	r1, [r7, #0]
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f000 fa64 	bl	800c790 <USBD_CtlError>
            err++;
 800c2c8:	7afb      	ldrb	r3, [r7, #11]
 800c2ca:	3301      	adds	r3, #1
 800c2cc:	72fb      	strb	r3, [r7, #11]
          break;
 800c2ce:	e03b      	b.n	800c348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2d6:	695b      	ldr	r3, [r3, #20]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d00b      	beq.n	800c2f4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2e2:	695b      	ldr	r3, [r3, #20]
 800c2e4:	687a      	ldr	r2, [r7, #4]
 800c2e6:	7c12      	ldrb	r2, [r2, #16]
 800c2e8:	f107 0108 	add.w	r1, r7, #8
 800c2ec:	4610      	mov	r0, r2
 800c2ee:	4798      	blx	r3
 800c2f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2f2:	e029      	b.n	800c348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2f4:	6839      	ldr	r1, [r7, #0]
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 fa4a 	bl	800c790 <USBD_CtlError>
            err++;
 800c2fc:	7afb      	ldrb	r3, [r7, #11]
 800c2fe:	3301      	adds	r3, #1
 800c300:	72fb      	strb	r3, [r7, #11]
          break;
 800c302:	e021      	b.n	800c348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c30a:	699b      	ldr	r3, [r3, #24]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d00b      	beq.n	800c328 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c316:	699b      	ldr	r3, [r3, #24]
 800c318:	687a      	ldr	r2, [r7, #4]
 800c31a:	7c12      	ldrb	r2, [r2, #16]
 800c31c:	f107 0108 	add.w	r1, r7, #8
 800c320:	4610      	mov	r0, r2
 800c322:	4798      	blx	r3
 800c324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c326:	e00f      	b.n	800c348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c328:	6839      	ldr	r1, [r7, #0]
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 fa30 	bl	800c790 <USBD_CtlError>
            err++;
 800c330:	7afb      	ldrb	r3, [r7, #11]
 800c332:	3301      	adds	r3, #1
 800c334:	72fb      	strb	r3, [r7, #11]
          break;
 800c336:	e007      	b.n	800c348 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c338:	6839      	ldr	r1, [r7, #0]
 800c33a:	6878      	ldr	r0, [r7, #4]
 800c33c:	f000 fa28 	bl	800c790 <USBD_CtlError>
          err++;
 800c340:	7afb      	ldrb	r3, [r7, #11]
 800c342:	3301      	adds	r3, #1
 800c344:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800c346:	bf00      	nop
      }
      break;
 800c348:	e037      	b.n	800c3ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	7c1b      	ldrb	r3, [r3, #16]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d109      	bne.n	800c366 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c35a:	f107 0208 	add.w	r2, r7, #8
 800c35e:	4610      	mov	r0, r2
 800c360:	4798      	blx	r3
 800c362:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c364:	e029      	b.n	800c3ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c366:	6839      	ldr	r1, [r7, #0]
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 fa11 	bl	800c790 <USBD_CtlError>
        err++;
 800c36e:	7afb      	ldrb	r3, [r7, #11]
 800c370:	3301      	adds	r3, #1
 800c372:	72fb      	strb	r3, [r7, #11]
      break;
 800c374:	e021      	b.n	800c3ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	7c1b      	ldrb	r3, [r3, #16]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d10d      	bne.n	800c39a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c386:	f107 0208 	add.w	r2, r7, #8
 800c38a:	4610      	mov	r0, r2
 800c38c:	4798      	blx	r3
 800c38e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	3301      	adds	r3, #1
 800c394:	2207      	movs	r2, #7
 800c396:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c398:	e00f      	b.n	800c3ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c39a:	6839      	ldr	r1, [r7, #0]
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	f000 f9f7 	bl	800c790 <USBD_CtlError>
        err++;
 800c3a2:	7afb      	ldrb	r3, [r7, #11]
 800c3a4:	3301      	adds	r3, #1
 800c3a6:	72fb      	strb	r3, [r7, #11]
      break;
 800c3a8:	e007      	b.n	800c3ba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c3aa:	6839      	ldr	r1, [r7, #0]
 800c3ac:	6878      	ldr	r0, [r7, #4]
 800c3ae:	f000 f9ef 	bl	800c790 <USBD_CtlError>
      err++;
 800c3b2:	7afb      	ldrb	r3, [r7, #11]
 800c3b4:	3301      	adds	r3, #1
 800c3b6:	72fb      	strb	r3, [r7, #11]
      break;
 800c3b8:	bf00      	nop
  }

  if (err != 0U)
 800c3ba:	7afb      	ldrb	r3, [r7, #11]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d11e      	bne.n	800c3fe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	88db      	ldrh	r3, [r3, #6]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d016      	beq.n	800c3f6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c3c8:	893b      	ldrh	r3, [r7, #8]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d00e      	beq.n	800c3ec <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c3ce:	683b      	ldr	r3, [r7, #0]
 800c3d0:	88da      	ldrh	r2, [r3, #6]
 800c3d2:	893b      	ldrh	r3, [r7, #8]
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	bf28      	it	cs
 800c3d8:	4613      	movcs	r3, r2
 800c3da:	b29b      	uxth	r3, r3
 800c3dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c3de:	893b      	ldrh	r3, [r7, #8]
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	68f9      	ldr	r1, [r7, #12]
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f000 fa44 	bl	800c872 <USBD_CtlSendData>
 800c3ea:	e009      	b.n	800c400 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c3ec:	6839      	ldr	r1, [r7, #0]
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f000 f9ce 	bl	800c790 <USBD_CtlError>
 800c3f4:	e004      	b.n	800c400 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f000 fa95 	bl	800c926 <USBD_CtlSendStatus>
 800c3fc:	e000      	b.n	800c400 <USBD_GetDescriptor+0x2cc>
    return;
 800c3fe:	bf00      	nop
  }
}
 800c400:	3710      	adds	r7, #16
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop

0800c408 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	889b      	ldrh	r3, [r3, #4]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d131      	bne.n	800c47e <USBD_SetAddress+0x76>
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	88db      	ldrh	r3, [r3, #6]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d12d      	bne.n	800c47e <USBD_SetAddress+0x76>
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	885b      	ldrh	r3, [r3, #2]
 800c426:	2b7f      	cmp	r3, #127	; 0x7f
 800c428:	d829      	bhi.n	800c47e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	885b      	ldrh	r3, [r3, #2]
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c434:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	2b03      	cmp	r3, #3
 800c440:	d104      	bne.n	800c44c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c442:	6839      	ldr	r1, [r7, #0]
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f000 f9a3 	bl	800c790 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c44a:	e01d      	b.n	800c488 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	7bfa      	ldrb	r2, [r7, #15]
 800c450:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c454:	7bfb      	ldrb	r3, [r7, #15]
 800c456:	4619      	mov	r1, r3
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 ff8d 	bl	800d378 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f000 fa61 	bl	800c926 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c464:	7bfb      	ldrb	r3, [r7, #15]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d004      	beq.n	800c474 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2202      	movs	r2, #2
 800c46e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c472:	e009      	b.n	800c488 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2201      	movs	r2, #1
 800c478:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c47c:	e004      	b.n	800c488 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c47e:	6839      	ldr	r1, [r7, #0]
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f000 f985 	bl	800c790 <USBD_CtlError>
  }
}
 800c486:	bf00      	nop
 800c488:	bf00      	nop
 800c48a:	3710      	adds	r7, #16
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
 800c498:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c49a:	2300      	movs	r3, #0
 800c49c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	885b      	ldrh	r3, [r3, #2]
 800c4a2:	b2da      	uxtb	r2, r3
 800c4a4:	4b4c      	ldr	r3, [pc, #304]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c4a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c4a8:	4b4b      	ldr	r3, [pc, #300]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c4aa:	781b      	ldrb	r3, [r3, #0]
 800c4ac:	2b01      	cmp	r3, #1
 800c4ae:	d905      	bls.n	800c4bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c4b0:	6839      	ldr	r1, [r7, #0]
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f000 f96c 	bl	800c790 <USBD_CtlError>
    return USBD_FAIL;
 800c4b8:	2303      	movs	r3, #3
 800c4ba:	e088      	b.n	800c5ce <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c4c2:	b2db      	uxtb	r3, r3
 800c4c4:	2b02      	cmp	r3, #2
 800c4c6:	d002      	beq.n	800c4ce <USBD_SetConfig+0x3e>
 800c4c8:	2b03      	cmp	r3, #3
 800c4ca:	d025      	beq.n	800c518 <USBD_SetConfig+0x88>
 800c4cc:	e071      	b.n	800c5b2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c4ce:	4b42      	ldr	r3, [pc, #264]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d01c      	beq.n	800c510 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800c4d6:	4b40      	ldr	r3, [pc, #256]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	461a      	mov	r2, r3
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4e0:	4b3d      	ldr	r3, [pc, #244]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c4e2:	781b      	ldrb	r3, [r3, #0]
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	6878      	ldr	r0, [r7, #4]
 800c4e8:	f7ff f948 	bl	800b77c <USBD_SetClassConfig>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c4f0:	7bfb      	ldrb	r3, [r7, #15]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d004      	beq.n	800c500 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800c4f6:	6839      	ldr	r1, [r7, #0]
 800c4f8:	6878      	ldr	r0, [r7, #4]
 800c4fa:	f000 f949 	bl	800c790 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c4fe:	e065      	b.n	800c5cc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f000 fa10 	bl	800c926 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2203      	movs	r2, #3
 800c50a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c50e:	e05d      	b.n	800c5cc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f000 fa08 	bl	800c926 <USBD_CtlSendStatus>
      break;
 800c516:	e059      	b.n	800c5cc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c518:	4b2f      	ldr	r3, [pc, #188]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d112      	bne.n	800c546 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2202      	movs	r2, #2
 800c524:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c528:	4b2b      	ldr	r3, [pc, #172]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c52a:	781b      	ldrb	r3, [r3, #0]
 800c52c:	461a      	mov	r2, r3
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c532:	4b29      	ldr	r3, [pc, #164]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	4619      	mov	r1, r3
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f7ff f93b 	bl	800b7b4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f000 f9f1 	bl	800c926 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c544:	e042      	b.n	800c5cc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800c546:	4b24      	ldr	r3, [pc, #144]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	461a      	mov	r2, r3
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	429a      	cmp	r2, r3
 800c552:	d02a      	beq.n	800c5aa <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	685b      	ldr	r3, [r3, #4]
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	4619      	mov	r1, r3
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f7ff f929 	bl	800b7b4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c562:	4b1d      	ldr	r3, [pc, #116]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	461a      	mov	r2, r3
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c56c:	4b1a      	ldr	r3, [pc, #104]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c56e:	781b      	ldrb	r3, [r3, #0]
 800c570:	4619      	mov	r1, r3
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f7ff f902 	bl	800b77c <USBD_SetClassConfig>
 800c578:	4603      	mov	r3, r0
 800c57a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c57c:	7bfb      	ldrb	r3, [r7, #15]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d00f      	beq.n	800c5a2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800c582:	6839      	ldr	r1, [r7, #0]
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f000 f903 	bl	800c790 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	b2db      	uxtb	r3, r3
 800c590:	4619      	mov	r1, r3
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7ff f90e 	bl	800b7b4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2202      	movs	r2, #2
 800c59c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c5a0:	e014      	b.n	800c5cc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c5a2:	6878      	ldr	r0, [r7, #4]
 800c5a4:	f000 f9bf 	bl	800c926 <USBD_CtlSendStatus>
      break;
 800c5a8:	e010      	b.n	800c5cc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f000 f9bb 	bl	800c926 <USBD_CtlSendStatus>
      break;
 800c5b0:	e00c      	b.n	800c5cc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800c5b2:	6839      	ldr	r1, [r7, #0]
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f000 f8eb 	bl	800c790 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c5ba:	4b07      	ldr	r3, [pc, #28]	; (800c5d8 <USBD_SetConfig+0x148>)
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	4619      	mov	r1, r3
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f7ff f8f7 	bl	800b7b4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c5c6:	2303      	movs	r3, #3
 800c5c8:	73fb      	strb	r3, [r7, #15]
      break;
 800c5ca:	bf00      	nop
  }

  return ret;
 800c5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3710      	adds	r7, #16
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000640 	.word	0x20000640

0800c5dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b082      	sub	sp, #8
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	88db      	ldrh	r3, [r3, #6]
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d004      	beq.n	800c5f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c5ee:	6839      	ldr	r1, [r7, #0]
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f000 f8cd 	bl	800c790 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c5f6:	e023      	b.n	800c640 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5fe:	b2db      	uxtb	r3, r3
 800c600:	2b02      	cmp	r3, #2
 800c602:	dc02      	bgt.n	800c60a <USBD_GetConfig+0x2e>
 800c604:	2b00      	cmp	r3, #0
 800c606:	dc03      	bgt.n	800c610 <USBD_GetConfig+0x34>
 800c608:	e015      	b.n	800c636 <USBD_GetConfig+0x5a>
 800c60a:	2b03      	cmp	r3, #3
 800c60c:	d00b      	beq.n	800c626 <USBD_GetConfig+0x4a>
 800c60e:	e012      	b.n	800c636 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2200      	movs	r2, #0
 800c614:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	3308      	adds	r3, #8
 800c61a:	2201      	movs	r2, #1
 800c61c:	4619      	mov	r1, r3
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f000 f927 	bl	800c872 <USBD_CtlSendData>
        break;
 800c624:	e00c      	b.n	800c640 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	3304      	adds	r3, #4
 800c62a:	2201      	movs	r2, #1
 800c62c:	4619      	mov	r1, r3
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 f91f 	bl	800c872 <USBD_CtlSendData>
        break;
 800c634:	e004      	b.n	800c640 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c636:	6839      	ldr	r1, [r7, #0]
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f000 f8a9 	bl	800c790 <USBD_CtlError>
        break;
 800c63e:	bf00      	nop
}
 800c640:	bf00      	nop
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c658:	b2db      	uxtb	r3, r3
 800c65a:	3b01      	subs	r3, #1
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	d81e      	bhi.n	800c69e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	88db      	ldrh	r3, [r3, #6]
 800c664:	2b02      	cmp	r3, #2
 800c666:	d004      	beq.n	800c672 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c668:	6839      	ldr	r1, [r7, #0]
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 f890 	bl	800c790 <USBD_CtlError>
        break;
 800c670:	e01a      	b.n	800c6a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2201      	movs	r2, #1
 800c676:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d005      	beq.n	800c68e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	68db      	ldr	r3, [r3, #12]
 800c686:	f043 0202 	orr.w	r2, r3, #2
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	330c      	adds	r3, #12
 800c692:	2202      	movs	r2, #2
 800c694:	4619      	mov	r1, r3
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 f8eb 	bl	800c872 <USBD_CtlSendData>
      break;
 800c69c:	e004      	b.n	800c6a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c69e:	6839      	ldr	r1, [r7, #0]
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f000 f875 	bl	800c790 <USBD_CtlError>
      break;
 800c6a6:	bf00      	nop
  }
}
 800c6a8:	bf00      	nop
 800c6aa:	3708      	adds	r7, #8
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b082      	sub	sp, #8
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	885b      	ldrh	r3, [r3, #2]
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d106      	bne.n	800c6d0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f92b 	bl	800c926 <USBD_CtlSendStatus>
  }
}
 800c6d0:	bf00      	nop
 800c6d2:	3708      	adds	r7, #8
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	bd80      	pop	{r7, pc}

0800c6d8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b082      	sub	sp, #8
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
 800c6e0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6e8:	b2db      	uxtb	r3, r3
 800c6ea:	3b01      	subs	r3, #1
 800c6ec:	2b02      	cmp	r3, #2
 800c6ee:	d80b      	bhi.n	800c708 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	885b      	ldrh	r3, [r3, #2]
 800c6f4:	2b01      	cmp	r3, #1
 800c6f6:	d10c      	bne.n	800c712 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 f910 	bl	800c926 <USBD_CtlSendStatus>
      }
      break;
 800c706:	e004      	b.n	800c712 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c708:	6839      	ldr	r1, [r7, #0]
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f000 f840 	bl	800c790 <USBD_CtlError>
      break;
 800c710:	e000      	b.n	800c714 <USBD_ClrFeature+0x3c>
      break;
 800c712:	bf00      	nop
  }
}
 800c714:	bf00      	nop
 800c716:	3708      	adds	r7, #8
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b084      	sub	sp, #16
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	781a      	ldrb	r2, [r3, #0]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	3301      	adds	r3, #1
 800c736:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	781a      	ldrb	r2, [r3, #0]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	3301      	adds	r3, #1
 800c744:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c746:	68f8      	ldr	r0, [r7, #12]
 800c748:	f7ff fabb 	bl	800bcc2 <SWAPBYTE>
 800c74c:	4603      	mov	r3, r0
 800c74e:	461a      	mov	r2, r3
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	3301      	adds	r3, #1
 800c758:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	3301      	adds	r3, #1
 800c75e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f7ff faae 	bl	800bcc2 <SWAPBYTE>
 800c766:	4603      	mov	r3, r0
 800c768:	461a      	mov	r2, r3
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	3301      	adds	r3, #1
 800c772:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	3301      	adds	r3, #1
 800c778:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c77a:	68f8      	ldr	r0, [r7, #12]
 800c77c:	f7ff faa1 	bl	800bcc2 <SWAPBYTE>
 800c780:	4603      	mov	r3, r0
 800c782:	461a      	mov	r2, r3
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	80da      	strh	r2, [r3, #6]
}
 800c788:	bf00      	nop
 800c78a:	3710      	adds	r7, #16
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b082      	sub	sp, #8
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
 800c798:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c79a:	2180      	movs	r1, #128	; 0x80
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f000 fd81 	bl	800d2a4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c7a2:	2100      	movs	r1, #0
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f000 fd7d 	bl	800d2a4 <USBD_LL_StallEP>
}
 800c7aa:	bf00      	nop
 800c7ac:	3708      	adds	r7, #8
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b086      	sub	sp, #24
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	60f8      	str	r0, [r7, #12]
 800c7ba:	60b9      	str	r1, [r7, #8]
 800c7bc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d036      	beq.n	800c836 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c7cc:	6938      	ldr	r0, [r7, #16]
 800c7ce:	f000 f836 	bl	800c83e <USBD_GetLen>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	3301      	adds	r3, #1
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	005b      	lsls	r3, r3, #1
 800c7da:	b29a      	uxth	r2, r3
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c7e0:	7dfb      	ldrb	r3, [r7, #23]
 800c7e2:	68ba      	ldr	r2, [r7, #8]
 800c7e4:	4413      	add	r3, r2
 800c7e6:	687a      	ldr	r2, [r7, #4]
 800c7e8:	7812      	ldrb	r2, [r2, #0]
 800c7ea:	701a      	strb	r2, [r3, #0]
  idx++;
 800c7ec:	7dfb      	ldrb	r3, [r7, #23]
 800c7ee:	3301      	adds	r3, #1
 800c7f0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c7f2:	7dfb      	ldrb	r3, [r7, #23]
 800c7f4:	68ba      	ldr	r2, [r7, #8]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	2203      	movs	r2, #3
 800c7fa:	701a      	strb	r2, [r3, #0]
  idx++;
 800c7fc:	7dfb      	ldrb	r3, [r7, #23]
 800c7fe:	3301      	adds	r3, #1
 800c800:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c802:	e013      	b.n	800c82c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c804:	7dfb      	ldrb	r3, [r7, #23]
 800c806:	68ba      	ldr	r2, [r7, #8]
 800c808:	4413      	add	r3, r2
 800c80a:	693a      	ldr	r2, [r7, #16]
 800c80c:	7812      	ldrb	r2, [r2, #0]
 800c80e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	3301      	adds	r3, #1
 800c814:	613b      	str	r3, [r7, #16]
    idx++;
 800c816:	7dfb      	ldrb	r3, [r7, #23]
 800c818:	3301      	adds	r3, #1
 800c81a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c81c:	7dfb      	ldrb	r3, [r7, #23]
 800c81e:	68ba      	ldr	r2, [r7, #8]
 800c820:	4413      	add	r3, r2
 800c822:	2200      	movs	r2, #0
 800c824:	701a      	strb	r2, [r3, #0]
    idx++;
 800c826:	7dfb      	ldrb	r3, [r7, #23]
 800c828:	3301      	adds	r3, #1
 800c82a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d1e7      	bne.n	800c804 <USBD_GetString+0x52>
 800c834:	e000      	b.n	800c838 <USBD_GetString+0x86>
    return;
 800c836:	bf00      	nop
  }
}
 800c838:	3718      	adds	r7, #24
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}

0800c83e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c83e:	b480      	push	{r7}
 800c840:	b085      	sub	sp, #20
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c846:	2300      	movs	r3, #0
 800c848:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c84e:	e005      	b.n	800c85c <USBD_GetLen+0x1e>
  {
    len++;
 800c850:	7bfb      	ldrb	r3, [r7, #15]
 800c852:	3301      	adds	r3, #1
 800c854:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	3301      	adds	r3, #1
 800c85a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c85c:	68bb      	ldr	r3, [r7, #8]
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d1f5      	bne.n	800c850 <USBD_GetLen+0x12>
  }

  return len;
 800c864:	7bfb      	ldrb	r3, [r7, #15]
}
 800c866:	4618      	mov	r0, r3
 800c868:	3714      	adds	r7, #20
 800c86a:	46bd      	mov	sp, r7
 800c86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c870:	4770      	bx	lr

0800c872 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c872:	b580      	push	{r7, lr}
 800c874:	b084      	sub	sp, #16
 800c876:	af00      	add	r7, sp, #0
 800c878:	60f8      	str	r0, [r7, #12]
 800c87a:	60b9      	str	r1, [r7, #8]
 800c87c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2202      	movs	r2, #2
 800c882:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	687a      	ldr	r2, [r7, #4]
 800c88a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	68ba      	ldr	r2, [r7, #8]
 800c896:	2100      	movs	r1, #0
 800c898:	68f8      	ldr	r0, [r7, #12]
 800c89a:	f000 fd8c 	bl	800d3b6 <USBD_LL_Transmit>

  return USBD_OK;
 800c89e:	2300      	movs	r3, #0
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3710      	adds	r7, #16
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	60b9      	str	r1, [r7, #8]
 800c8b2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	68ba      	ldr	r2, [r7, #8]
 800c8b8:	2100      	movs	r1, #0
 800c8ba:	68f8      	ldr	r0, [r7, #12]
 800c8bc:	f000 fd7b 	bl	800d3b6 <USBD_LL_Transmit>

  return USBD_OK;
 800c8c0:	2300      	movs	r3, #0
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3710      	adds	r7, #16
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}

0800c8ca <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c8ca:	b580      	push	{r7, lr}
 800c8cc:	b084      	sub	sp, #16
 800c8ce:	af00      	add	r7, sp, #0
 800c8d0:	60f8      	str	r0, [r7, #12]
 800c8d2:	60b9      	str	r1, [r7, #8]
 800c8d4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2203      	movs	r2, #3
 800c8da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	2100      	movs	r1, #0
 800c8f4:	68f8      	ldr	r0, [r7, #12]
 800c8f6:	f000 fd7f 	bl	800d3f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c8fa:	2300      	movs	r3, #0
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3710      	adds	r7, #16
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}

0800c904 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b084      	sub	sp, #16
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	68ba      	ldr	r2, [r7, #8]
 800c914:	2100      	movs	r1, #0
 800c916:	68f8      	ldr	r0, [r7, #12]
 800c918:	f000 fd6e 	bl	800d3f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c91c:	2300      	movs	r3, #0
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3710      	adds	r7, #16
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}

0800c926 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c926:	b580      	push	{r7, lr}
 800c928:	b082      	sub	sp, #8
 800c92a:	af00      	add	r7, sp, #0
 800c92c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2204      	movs	r2, #4
 800c932:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c936:	2300      	movs	r3, #0
 800c938:	2200      	movs	r2, #0
 800c93a:	2100      	movs	r1, #0
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f000 fd3a 	bl	800d3b6 <USBD_LL_Transmit>

  return USBD_OK;
 800c942:	2300      	movs	r3, #0
}
 800c944:	4618      	mov	r0, r3
 800c946:	3708      	adds	r7, #8
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b082      	sub	sp, #8
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2205      	movs	r2, #5
 800c958:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c95c:	2300      	movs	r3, #0
 800c95e:	2200      	movs	r2, #0
 800c960:	2100      	movs	r1, #0
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f000 fd48 	bl	800d3f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c968:	2300      	movs	r3, #0
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3708      	adds	r7, #8
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
	...

0800c974 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c978:	2200      	movs	r2, #0
 800c97a:	4912      	ldr	r1, [pc, #72]	; (800c9c4 <MX_USB_DEVICE_Init+0x50>)
 800c97c:	4812      	ldr	r0, [pc, #72]	; (800c9c8 <MX_USB_DEVICE_Init+0x54>)
 800c97e:	f7fe fe8f 	bl	800b6a0 <USBD_Init>
 800c982:	4603      	mov	r3, r0
 800c984:	2b00      	cmp	r3, #0
 800c986:	d001      	beq.n	800c98c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c988:	f7f5 fba0 	bl	80020cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c98c:	490f      	ldr	r1, [pc, #60]	; (800c9cc <MX_USB_DEVICE_Init+0x58>)
 800c98e:	480e      	ldr	r0, [pc, #56]	; (800c9c8 <MX_USB_DEVICE_Init+0x54>)
 800c990:	f7fe feb6 	bl	800b700 <USBD_RegisterClass>
 800c994:	4603      	mov	r3, r0
 800c996:	2b00      	cmp	r3, #0
 800c998:	d001      	beq.n	800c99e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c99a:	f7f5 fb97 	bl	80020cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c99e:	490c      	ldr	r1, [pc, #48]	; (800c9d0 <MX_USB_DEVICE_Init+0x5c>)
 800c9a0:	4809      	ldr	r0, [pc, #36]	; (800c9c8 <MX_USB_DEVICE_Init+0x54>)
 800c9a2:	f7fe fdd7 	bl	800b554 <USBD_CDC_RegisterInterface>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d001      	beq.n	800c9b0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c9ac:	f7f5 fb8e 	bl	80020cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c9b0:	4805      	ldr	r0, [pc, #20]	; (800c9c8 <MX_USB_DEVICE_Init+0x54>)
 800c9b2:	f7fe fecc 	bl	800b74e <USBD_Start>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d001      	beq.n	800c9c0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c9bc:	f7f5 fb86 	bl	80020cc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c9c0:	bf00      	nop
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	20000158 	.word	0x20000158
 800c9c8:	20000ed4 	.word	0x20000ed4
 800c9cc:	20000040 	.word	0x20000040
 800c9d0:	20000144 	.word	0x20000144

0800c9d4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800c9d4:	b480      	push	{r7}
 800c9d6:	b083      	sub	sp, #12
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800c9dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c9e0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800c9e4:	f003 0301 	and.w	r3, r3, #1
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d013      	beq.n	800ca14 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800c9ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c9f0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800c9f4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d00b      	beq.n	800ca14 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800c9fc:	e000      	b.n	800ca00 <ITM_SendChar+0x2c>
    {
      __NOP();
 800c9fe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800ca00:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d0f9      	beq.n	800c9fe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800ca0a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800ca0e:	687a      	ldr	r2, [r7, #4]
 800ca10:	b2d2      	uxtb	r2, r2
 800ca12:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800ca14:	687b      	ldr	r3, [r7, #4]
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	370c      	adds	r7, #12
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr

0800ca22 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b084      	sub	sp, #16
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 800ca2e:	2300      	movs	r3, #0
 800ca30:	81fb      	strh	r3, [r7, #14]
 800ca32:	e007      	b.n	800ca44 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	4618      	mov	r0, r3
 800ca3a:	f7ff ffcb 	bl	800c9d4 <ITM_SendChar>
	for(i=0; i<len; i++){
 800ca3e:	89fb      	ldrh	r3, [r7, #14]
 800ca40:	3301      	adds	r3, #1
 800ca42:	81fb      	strh	r3, [r7, #14]
 800ca44:	89fa      	ldrh	r2, [r7, #14]
 800ca46:	887b      	ldrh	r3, [r7, #2]
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	d3f3      	bcc.n	800ca34 <Debug_write+0x12>
	}
	return i;
 800ca4c:	89fb      	ldrh	r3, [r7, #14]
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	3710      	adds	r7, #16
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}
	...

0800ca58 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	4905      	ldr	r1, [pc, #20]	; (800ca74 <CDC_Init_FS+0x1c>)
 800ca60:	4805      	ldr	r0, [pc, #20]	; (800ca78 <CDC_Init_FS+0x20>)
 800ca62:	f7fe fd8c 	bl	800b57e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ca66:	4905      	ldr	r1, [pc, #20]	; (800ca7c <CDC_Init_FS+0x24>)
 800ca68:	4803      	ldr	r0, [pc, #12]	; (800ca78 <CDC_Init_FS+0x20>)
 800ca6a:	f7fe fda6 	bl	800b5ba <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ca6e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	200019a4 	.word	0x200019a4
 800ca78:	20000ed4 	.word	0x20000ed4
 800ca7c:	200011a4 	.word	0x200011a4

0800ca80 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ca80:	b480      	push	{r7}
 800ca82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ca84:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b083      	sub	sp, #12
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	4603      	mov	r3, r0
 800ca98:	6039      	str	r1, [r7, #0]
 800ca9a:	71fb      	strb	r3, [r7, #7]
 800ca9c:	4613      	mov	r3, r2
 800ca9e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800caa0:	79fb      	ldrb	r3, [r7, #7]
 800caa2:	2b23      	cmp	r3, #35	; 0x23
 800caa4:	f200 808c 	bhi.w	800cbc0 <CDC_Control_FS+0x130>
 800caa8:	a201      	add	r2, pc, #4	; (adr r2, 800cab0 <CDC_Control_FS+0x20>)
 800caaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caae:	bf00      	nop
 800cab0:	0800cbc1 	.word	0x0800cbc1
 800cab4:	0800cbc1 	.word	0x0800cbc1
 800cab8:	0800cbc1 	.word	0x0800cbc1
 800cabc:	0800cbc1 	.word	0x0800cbc1
 800cac0:	0800cbc1 	.word	0x0800cbc1
 800cac4:	0800cbc1 	.word	0x0800cbc1
 800cac8:	0800cbc1 	.word	0x0800cbc1
 800cacc:	0800cbc1 	.word	0x0800cbc1
 800cad0:	0800cbc1 	.word	0x0800cbc1
 800cad4:	0800cbc1 	.word	0x0800cbc1
 800cad8:	0800cbc1 	.word	0x0800cbc1
 800cadc:	0800cbc1 	.word	0x0800cbc1
 800cae0:	0800cbc1 	.word	0x0800cbc1
 800cae4:	0800cbc1 	.word	0x0800cbc1
 800cae8:	0800cbc1 	.word	0x0800cbc1
 800caec:	0800cbc1 	.word	0x0800cbc1
 800caf0:	0800cbc1 	.word	0x0800cbc1
 800caf4:	0800cbc1 	.word	0x0800cbc1
 800caf8:	0800cbc1 	.word	0x0800cbc1
 800cafc:	0800cbc1 	.word	0x0800cbc1
 800cb00:	0800cbc1 	.word	0x0800cbc1
 800cb04:	0800cbc1 	.word	0x0800cbc1
 800cb08:	0800cbc1 	.word	0x0800cbc1
 800cb0c:	0800cbc1 	.word	0x0800cbc1
 800cb10:	0800cbc1 	.word	0x0800cbc1
 800cb14:	0800cbc1 	.word	0x0800cbc1
 800cb18:	0800cbc1 	.word	0x0800cbc1
 800cb1c:	0800cbc1 	.word	0x0800cbc1
 800cb20:	0800cbc1 	.word	0x0800cbc1
 800cb24:	0800cbc1 	.word	0x0800cbc1
 800cb28:	0800cbc1 	.word	0x0800cbc1
 800cb2c:	0800cbc1 	.word	0x0800cbc1
 800cb30:	0800cb41 	.word	0x0800cb41
 800cb34:	0800cb7b 	.word	0x0800cb7b
 800cb38:	0800cbc1 	.word	0x0800cbc1
 800cb3c:	0800cbc1 	.word	0x0800cbc1
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	781a      	ldrb	r2, [r3, #0]
 800cb44:	4b22      	ldr	r3, [pc, #136]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb46:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	785a      	ldrb	r2, [r3, #1]
 800cb4c:	4b20      	ldr	r3, [pc, #128]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb4e:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	789a      	ldrb	r2, [r3, #2]
 800cb54:	4b1e      	ldr	r3, [pc, #120]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb56:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	78da      	ldrb	r2, [r3, #3]
 800cb5c:	4b1c      	ldr	r3, [pc, #112]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb5e:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	791a      	ldrb	r2, [r3, #4]
 800cb64:	4b1a      	ldr	r3, [pc, #104]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb66:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	795a      	ldrb	r2, [r3, #5]
 800cb6c:	4b18      	ldr	r3, [pc, #96]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb6e:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	799a      	ldrb	r2, [r3, #6]
 800cb74:	4b16      	ldr	r3, [pc, #88]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb76:	719a      	strb	r2, [r3, #6]
    break;
 800cb78:	e023      	b.n	800cbc2 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 800cb7a:	4b15      	ldr	r3, [pc, #84]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb7c:	781a      	ldrb	r2, [r3, #0]
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	3301      	adds	r3, #1
 800cb86:	4a12      	ldr	r2, [pc, #72]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb88:	7852      	ldrb	r2, [r2, #1]
 800cb8a:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	3302      	adds	r3, #2
 800cb90:	4a0f      	ldr	r2, [pc, #60]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb92:	7892      	ldrb	r2, [r2, #2]
 800cb94:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	3303      	adds	r3, #3
 800cb9a:	4a0d      	ldr	r2, [pc, #52]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cb9c:	78d2      	ldrb	r2, [r2, #3]
 800cb9e:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	3304      	adds	r3, #4
 800cba4:	4a0a      	ldr	r2, [pc, #40]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cba6:	7912      	ldrb	r2, [r2, #4]
 800cba8:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	3305      	adds	r3, #5
 800cbae:	4a08      	ldr	r2, [pc, #32]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cbb0:	7952      	ldrb	r2, [r2, #5]
 800cbb2:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	3306      	adds	r3, #6
 800cbb8:	4a05      	ldr	r2, [pc, #20]	; (800cbd0 <CDC_Control_FS+0x140>)
 800cbba:	7992      	ldrb	r2, [r2, #6]
 800cbbc:	701a      	strb	r2, [r3, #0]
    break;
 800cbbe:	e000      	b.n	800cbc2 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cbc0:	bf00      	nop
  }

  return (USBD_OK);
 800cbc2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	370c      	adds	r7, #12
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbce:	4770      	bx	lr
 800cbd0:	200021a4 	.word	0x200021a4

0800cbd4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b082      	sub	sp, #8
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cbde:	6879      	ldr	r1, [r7, #4]
 800cbe0:	480a      	ldr	r0, [pc, #40]	; (800cc0c <CDC_Receive_FS+0x38>)
 800cbe2:	f7fe fcea 	bl	800b5ba <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cbe6:	4809      	ldr	r0, [pc, #36]	; (800cc0c <CDC_Receive_FS+0x38>)
 800cbe8:	f7fe fd30 	bl	800b64c <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	b29b      	uxth	r3, r3
 800cbf2:	4619      	mov	r1, r3
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f000 f80d 	bl	800cc14 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 800cbfa:	2107      	movs	r1, #7
 800cbfc:	4804      	ldr	r0, [pc, #16]	; (800cc10 <CDC_Receive_FS+0x3c>)
 800cbfe:	f7ff ff10 	bl	800ca22 <Debug_write>
  return (USBD_OK);
 800cc02:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3708      	adds	r7, #8
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}
 800cc0c:	20000ed4 	.word	0x20000ed4
 800cc10:	0800de14 	.word	0x0800de14

0800cc14 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b084      	sub	sp, #16
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
 800cc1c:	460b      	mov	r3, r1
 800cc1e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cc20:	2300      	movs	r3, #0
 800cc22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cc24:	4b0d      	ldr	r3, [pc, #52]	; (800cc5c <CDC_Transmit_FS+0x48>)
 800cc26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cc2a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d001      	beq.n	800cc3a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800cc36:	2301      	movs	r3, #1
 800cc38:	e00b      	b.n	800cc52 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cc3a:	887b      	ldrh	r3, [r7, #2]
 800cc3c:	461a      	mov	r2, r3
 800cc3e:	6879      	ldr	r1, [r7, #4]
 800cc40:	4806      	ldr	r0, [pc, #24]	; (800cc5c <CDC_Transmit_FS+0x48>)
 800cc42:	f7fe fc9c 	bl	800b57e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cc46:	4805      	ldr	r0, [pc, #20]	; (800cc5c <CDC_Transmit_FS+0x48>)
 800cc48:	f7fe fcd0 	bl	800b5ec <USBD_CDC_TransmitPacket>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cc50:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3710      	adds	r7, #16
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}
 800cc5a:	bf00      	nop
 800cc5c:	20000ed4 	.word	0x20000ed4

0800cc60 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cc60:	b480      	push	{r7}
 800cc62:	b087      	sub	sp, #28
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	4613      	mov	r3, r2
 800cc6c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800cc72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	371c      	adds	r7, #28
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc80:	4770      	bx	lr
	...

0800cc84 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b083      	sub	sp, #12
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	6039      	str	r1, [r7, #0]
 800cc8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	2212      	movs	r2, #18
 800cc94:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cc96:	4b03      	ldr	r3, [pc, #12]	; (800cca4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	370c      	adds	r7, #12
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca2:	4770      	bx	lr
 800cca4:	20000174 	.word	0x20000174

0800cca8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b083      	sub	sp, #12
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	4603      	mov	r3, r0
 800ccb0:	6039      	str	r1, [r7, #0]
 800ccb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	2204      	movs	r2, #4
 800ccb8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ccba:	4b03      	ldr	r3, [pc, #12]	; (800ccc8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	370c      	adds	r7, #12
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc6:	4770      	bx	lr
 800ccc8:	20000188 	.word	0x20000188

0800cccc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	6039      	str	r1, [r7, #0]
 800ccd6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ccd8:	79fb      	ldrb	r3, [r7, #7]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d105      	bne.n	800ccea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ccde:	683a      	ldr	r2, [r7, #0]
 800cce0:	4907      	ldr	r1, [pc, #28]	; (800cd00 <USBD_FS_ProductStrDescriptor+0x34>)
 800cce2:	4808      	ldr	r0, [pc, #32]	; (800cd04 <USBD_FS_ProductStrDescriptor+0x38>)
 800cce4:	f7ff fd65 	bl	800c7b2 <USBD_GetString>
 800cce8:	e004      	b.n	800ccf4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ccea:	683a      	ldr	r2, [r7, #0]
 800ccec:	4904      	ldr	r1, [pc, #16]	; (800cd00 <USBD_FS_ProductStrDescriptor+0x34>)
 800ccee:	4805      	ldr	r0, [pc, #20]	; (800cd04 <USBD_FS_ProductStrDescriptor+0x38>)
 800ccf0:	f7ff fd5f 	bl	800c7b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ccf4:	4b02      	ldr	r3, [pc, #8]	; (800cd00 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3708      	adds	r7, #8
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}
 800ccfe:	bf00      	nop
 800cd00:	200021ac 	.word	0x200021ac
 800cd04:	0800de1c 	.word	0x0800de1c

0800cd08 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b082      	sub	sp, #8
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	4603      	mov	r3, r0
 800cd10:	6039      	str	r1, [r7, #0]
 800cd12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cd14:	683a      	ldr	r2, [r7, #0]
 800cd16:	4904      	ldr	r1, [pc, #16]	; (800cd28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cd18:	4804      	ldr	r0, [pc, #16]	; (800cd2c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cd1a:	f7ff fd4a 	bl	800c7b2 <USBD_GetString>
  return USBD_StrDesc;
 800cd1e:	4b02      	ldr	r3, [pc, #8]	; (800cd28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3708      	adds	r7, #8
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	200021ac 	.word	0x200021ac
 800cd2c:	0800de34 	.word	0x0800de34

0800cd30 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	4603      	mov	r3, r0
 800cd38:	6039      	str	r1, [r7, #0]
 800cd3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	221a      	movs	r2, #26
 800cd40:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cd42:	f000 f843 	bl	800cdcc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cd46:	4b02      	ldr	r3, [pc, #8]	; (800cd50 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3708      	adds	r7, #8
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}
 800cd50:	2000018c 	.word	0x2000018c

0800cd54 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	6039      	str	r1, [r7, #0]
 800cd5e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cd60:	79fb      	ldrb	r3, [r7, #7]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d105      	bne.n	800cd72 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cd66:	683a      	ldr	r2, [r7, #0]
 800cd68:	4907      	ldr	r1, [pc, #28]	; (800cd88 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cd6a:	4808      	ldr	r0, [pc, #32]	; (800cd8c <USBD_FS_ConfigStrDescriptor+0x38>)
 800cd6c:	f7ff fd21 	bl	800c7b2 <USBD_GetString>
 800cd70:	e004      	b.n	800cd7c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cd72:	683a      	ldr	r2, [r7, #0]
 800cd74:	4904      	ldr	r1, [pc, #16]	; (800cd88 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cd76:	4805      	ldr	r0, [pc, #20]	; (800cd8c <USBD_FS_ConfigStrDescriptor+0x38>)
 800cd78:	f7ff fd1b 	bl	800c7b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cd7c:	4b02      	ldr	r3, [pc, #8]	; (800cd88 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3708      	adds	r7, #8
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	200021ac 	.word	0x200021ac
 800cd8c:	0800de48 	.word	0x0800de48

0800cd90 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	4603      	mov	r3, r0
 800cd98:	6039      	str	r1, [r7, #0]
 800cd9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cd9c:	79fb      	ldrb	r3, [r7, #7]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d105      	bne.n	800cdae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cda2:	683a      	ldr	r2, [r7, #0]
 800cda4:	4907      	ldr	r1, [pc, #28]	; (800cdc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cda6:	4808      	ldr	r0, [pc, #32]	; (800cdc8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cda8:	f7ff fd03 	bl	800c7b2 <USBD_GetString>
 800cdac:	e004      	b.n	800cdb8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cdae:	683a      	ldr	r2, [r7, #0]
 800cdb0:	4904      	ldr	r1, [pc, #16]	; (800cdc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cdb2:	4805      	ldr	r0, [pc, #20]	; (800cdc8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cdb4:	f7ff fcfd 	bl	800c7b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cdb8:	4b02      	ldr	r3, [pc, #8]	; (800cdc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3708      	adds	r7, #8
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
 800cdc2:	bf00      	nop
 800cdc4:	200021ac 	.word	0x200021ac
 800cdc8:	0800de54 	.word	0x0800de54

0800cdcc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cdd2:	4b0f      	ldr	r3, [pc, #60]	; (800ce10 <Get_SerialNum+0x44>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cdd8:	4b0e      	ldr	r3, [pc, #56]	; (800ce14 <Get_SerialNum+0x48>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cdde:	4b0e      	ldr	r3, [pc, #56]	; (800ce18 <Get_SerialNum+0x4c>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cde4:	68fa      	ldr	r2, [r7, #12]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	4413      	add	r3, r2
 800cdea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d009      	beq.n	800ce06 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cdf2:	2208      	movs	r2, #8
 800cdf4:	4909      	ldr	r1, [pc, #36]	; (800ce1c <Get_SerialNum+0x50>)
 800cdf6:	68f8      	ldr	r0, [r7, #12]
 800cdf8:	f000 f814 	bl	800ce24 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cdfc:	2204      	movs	r2, #4
 800cdfe:	4908      	ldr	r1, [pc, #32]	; (800ce20 <Get_SerialNum+0x54>)
 800ce00:	68b8      	ldr	r0, [r7, #8]
 800ce02:	f000 f80f 	bl	800ce24 <IntToUnicode>
  }
}
 800ce06:	bf00      	nop
 800ce08:	3710      	adds	r7, #16
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	1fff7a10 	.word	0x1fff7a10
 800ce14:	1fff7a14 	.word	0x1fff7a14
 800ce18:	1fff7a18 	.word	0x1fff7a18
 800ce1c:	2000018e 	.word	0x2000018e
 800ce20:	2000019e 	.word	0x2000019e

0800ce24 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b087      	sub	sp, #28
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	60f8      	str	r0, [r7, #12]
 800ce2c:	60b9      	str	r1, [r7, #8]
 800ce2e:	4613      	mov	r3, r2
 800ce30:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ce32:	2300      	movs	r3, #0
 800ce34:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ce36:	2300      	movs	r3, #0
 800ce38:	75fb      	strb	r3, [r7, #23]
 800ce3a:	e027      	b.n	800ce8c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	0f1b      	lsrs	r3, r3, #28
 800ce40:	2b09      	cmp	r3, #9
 800ce42:	d80b      	bhi.n	800ce5c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	0f1b      	lsrs	r3, r3, #28
 800ce48:	b2da      	uxtb	r2, r3
 800ce4a:	7dfb      	ldrb	r3, [r7, #23]
 800ce4c:	005b      	lsls	r3, r3, #1
 800ce4e:	4619      	mov	r1, r3
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	440b      	add	r3, r1
 800ce54:	3230      	adds	r2, #48	; 0x30
 800ce56:	b2d2      	uxtb	r2, r2
 800ce58:	701a      	strb	r2, [r3, #0]
 800ce5a:	e00a      	b.n	800ce72 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	0f1b      	lsrs	r3, r3, #28
 800ce60:	b2da      	uxtb	r2, r3
 800ce62:	7dfb      	ldrb	r3, [r7, #23]
 800ce64:	005b      	lsls	r3, r3, #1
 800ce66:	4619      	mov	r1, r3
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	440b      	add	r3, r1
 800ce6c:	3237      	adds	r2, #55	; 0x37
 800ce6e:	b2d2      	uxtb	r2, r2
 800ce70:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	011b      	lsls	r3, r3, #4
 800ce76:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ce78:	7dfb      	ldrb	r3, [r7, #23]
 800ce7a:	005b      	lsls	r3, r3, #1
 800ce7c:	3301      	adds	r3, #1
 800ce7e:	68ba      	ldr	r2, [r7, #8]
 800ce80:	4413      	add	r3, r2
 800ce82:	2200      	movs	r2, #0
 800ce84:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ce86:	7dfb      	ldrb	r3, [r7, #23]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	75fb      	strb	r3, [r7, #23]
 800ce8c:	7dfa      	ldrb	r2, [r7, #23]
 800ce8e:	79fb      	ldrb	r3, [r7, #7]
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d3d3      	bcc.n	800ce3c <IntToUnicode+0x18>
  }
}
 800ce94:	bf00      	nop
 800ce96:	bf00      	nop
 800ce98:	371c      	adds	r7, #28
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea0:	4770      	bx	lr
	...

0800cea4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b08a      	sub	sp, #40	; 0x28
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ceac:	f107 0314 	add.w	r3, r7, #20
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	601a      	str	r2, [r3, #0]
 800ceb4:	605a      	str	r2, [r3, #4]
 800ceb6:	609a      	str	r2, [r3, #8]
 800ceb8:	60da      	str	r2, [r3, #12]
 800ceba:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cec4:	d147      	bne.n	800cf56 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cec6:	2300      	movs	r3, #0
 800cec8:	613b      	str	r3, [r7, #16]
 800ceca:	4b25      	ldr	r3, [pc, #148]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800cecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cece:	4a24      	ldr	r2, [pc, #144]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800ced0:	f043 0301 	orr.w	r3, r3, #1
 800ced4:	6313      	str	r3, [r2, #48]	; 0x30
 800ced6:	4b22      	ldr	r3, [pc, #136]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800ced8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ceda:	f003 0301 	and.w	r3, r3, #1
 800cede:	613b      	str	r3, [r7, #16]
 800cee0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800cee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cee8:	2300      	movs	r3, #0
 800ceea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ceec:	2300      	movs	r3, #0
 800ceee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cef0:	f107 0314 	add.w	r3, r7, #20
 800cef4:	4619      	mov	r1, r3
 800cef6:	481b      	ldr	r0, [pc, #108]	; (800cf64 <HAL_PCD_MspInit+0xc0>)
 800cef8:	f7f6 fe9c 	bl	8003c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cefc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800cf00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf02:	2302      	movs	r3, #2
 800cf04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf06:	2300      	movs	r3, #0
 800cf08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cf0a:	2303      	movs	r3, #3
 800cf0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cf0e:	230a      	movs	r3, #10
 800cf10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf12:	f107 0314 	add.w	r3, r7, #20
 800cf16:	4619      	mov	r1, r3
 800cf18:	4812      	ldr	r0, [pc, #72]	; (800cf64 <HAL_PCD_MspInit+0xc0>)
 800cf1a:	f7f6 fe8b 	bl	8003c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cf1e:	4b10      	ldr	r3, [pc, #64]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800cf20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf22:	4a0f      	ldr	r2, [pc, #60]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800cf24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf28:	6353      	str	r3, [r2, #52]	; 0x34
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	60fb      	str	r3, [r7, #12]
 800cf2e:	4b0c      	ldr	r3, [pc, #48]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800cf30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf32:	4a0b      	ldr	r2, [pc, #44]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800cf34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cf38:	6453      	str	r3, [r2, #68]	; 0x44
 800cf3a:	4b09      	ldr	r3, [pc, #36]	; (800cf60 <HAL_PCD_MspInit+0xbc>)
 800cf3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cf42:	60fb      	str	r3, [r7, #12]
 800cf44:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cf46:	2200      	movs	r2, #0
 800cf48:	2100      	movs	r1, #0
 800cf4a:	2043      	movs	r0, #67	; 0x43
 800cf4c:	f7f6 fd03 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cf50:	2043      	movs	r0, #67	; 0x43
 800cf52:	f7f6 fd1c 	bl	800398e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cf56:	bf00      	nop
 800cf58:	3728      	adds	r7, #40	; 0x28
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	40023800 	.word	0x40023800
 800cf64:	40020000 	.word	0x40020000

0800cf68 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b082      	sub	sp, #8
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800cf7c:	4619      	mov	r1, r3
 800cf7e:	4610      	mov	r0, r2
 800cf80:	f7fe fc30 	bl	800b7e4 <USBD_LL_SetupStage>
}
 800cf84:	bf00      	nop
 800cf86:	3708      	adds	r7, #8
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}

0800cf8c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b082      	sub	sp, #8
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	460b      	mov	r3, r1
 800cf96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800cf9e:	78fa      	ldrb	r2, [r7, #3]
 800cfa0:	6879      	ldr	r1, [r7, #4]
 800cfa2:	4613      	mov	r3, r2
 800cfa4:	00db      	lsls	r3, r3, #3
 800cfa6:	1a9b      	subs	r3, r3, r2
 800cfa8:	009b      	lsls	r3, r3, #2
 800cfaa:	440b      	add	r3, r1
 800cfac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cfb0:	681a      	ldr	r2, [r3, #0]
 800cfb2:	78fb      	ldrb	r3, [r7, #3]
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	f7fe fc6a 	bl	800b88e <USBD_LL_DataOutStage>
}
 800cfba:	bf00      	nop
 800cfbc:	3708      	adds	r7, #8
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}

0800cfc2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfc2:	b580      	push	{r7, lr}
 800cfc4:	b082      	sub	sp, #8
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
 800cfca:	460b      	mov	r3, r1
 800cfcc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800cfd4:	78fa      	ldrb	r2, [r7, #3]
 800cfd6:	6879      	ldr	r1, [r7, #4]
 800cfd8:	4613      	mov	r3, r2
 800cfda:	00db      	lsls	r3, r3, #3
 800cfdc:	1a9b      	subs	r3, r3, r2
 800cfde:	009b      	lsls	r3, r3, #2
 800cfe0:	440b      	add	r3, r1
 800cfe2:	3348      	adds	r3, #72	; 0x48
 800cfe4:	681a      	ldr	r2, [r3, #0]
 800cfe6:	78fb      	ldrb	r3, [r7, #3]
 800cfe8:	4619      	mov	r1, r3
 800cfea:	f7fe fcb3 	bl	800b954 <USBD_LL_DataInStage>
}
 800cfee:	bf00      	nop
 800cff0:	3708      	adds	r7, #8
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}

0800cff6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cff6:	b580      	push	{r7, lr}
 800cff8:	b082      	sub	sp, #8
 800cffa:	af00      	add	r7, sp, #0
 800cffc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d004:	4618      	mov	r0, r3
 800d006:	f7fe fdc7 	bl	800bb98 <USBD_LL_SOF>
}
 800d00a:	bf00      	nop
 800d00c:	3708      	adds	r7, #8
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}

0800d012 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d012:	b580      	push	{r7, lr}
 800d014:	b084      	sub	sp, #16
 800d016:	af00      	add	r7, sp, #0
 800d018:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d01a:	2301      	movs	r3, #1
 800d01c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	68db      	ldr	r3, [r3, #12]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d102      	bne.n	800d02c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d026:	2300      	movs	r3, #0
 800d028:	73fb      	strb	r3, [r7, #15]
 800d02a:	e008      	b.n	800d03e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	68db      	ldr	r3, [r3, #12]
 800d030:	2b02      	cmp	r3, #2
 800d032:	d102      	bne.n	800d03a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d034:	2301      	movs	r3, #1
 800d036:	73fb      	strb	r3, [r7, #15]
 800d038:	e001      	b.n	800d03e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d03a:	f7f5 f847 	bl	80020cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d044:	7bfa      	ldrb	r2, [r7, #15]
 800d046:	4611      	mov	r1, r2
 800d048:	4618      	mov	r0, r3
 800d04a:	f7fe fd67 	bl	800bb1c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d054:	4618      	mov	r0, r3
 800d056:	f7fe fd13 	bl	800ba80 <USBD_LL_Reset>
}
 800d05a:	bf00      	nop
 800d05c:	3710      	adds	r7, #16
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
	...

0800d064 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b082      	sub	sp, #8
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d072:	4618      	mov	r0, r3
 800d074:	f7fe fd62 	bl	800bb3c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	687a      	ldr	r2, [r7, #4]
 800d084:	6812      	ldr	r2, [r2, #0]
 800d086:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d08a:	f043 0301 	orr.w	r3, r3, #1
 800d08e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	6a1b      	ldr	r3, [r3, #32]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d005      	beq.n	800d0a4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d098:	4b04      	ldr	r3, [pc, #16]	; (800d0ac <HAL_PCD_SuspendCallback+0x48>)
 800d09a:	691b      	ldr	r3, [r3, #16]
 800d09c:	4a03      	ldr	r2, [pc, #12]	; (800d0ac <HAL_PCD_SuspendCallback+0x48>)
 800d09e:	f043 0306 	orr.w	r3, r3, #6
 800d0a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d0a4:	bf00      	nop
 800d0a6:	3708      	adds	r7, #8
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	e000ed00 	.word	0xe000ed00

0800d0b0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f7fe fd52 	bl	800bb68 <USBD_LL_Resume>
}
 800d0c4:	bf00      	nop
 800d0c6:	3708      	adds	r7, #8
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b082      	sub	sp, #8
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
 800d0d4:	460b      	mov	r3, r1
 800d0d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d0de:	78fa      	ldrb	r2, [r7, #3]
 800d0e0:	4611      	mov	r1, r2
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f7fe fda0 	bl	800bc28 <USBD_LL_IsoOUTIncomplete>
}
 800d0e8:	bf00      	nop
 800d0ea:	3708      	adds	r7, #8
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	bd80      	pop	{r7, pc}

0800d0f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b082      	sub	sp, #8
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d102:	78fa      	ldrb	r2, [r7, #3]
 800d104:	4611      	mov	r1, r2
 800d106:	4618      	mov	r0, r3
 800d108:	f7fe fd68 	bl	800bbdc <USBD_LL_IsoINIncomplete>
}
 800d10c:	bf00      	nop
 800d10e:	3708      	adds	r7, #8
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}

0800d114 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b082      	sub	sp, #8
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d122:	4618      	mov	r0, r3
 800d124:	f7fe fda6 	bl	800bc74 <USBD_LL_DevConnected>
}
 800d128:	bf00      	nop
 800d12a:	3708      	adds	r7, #8
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b082      	sub	sp, #8
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d13e:	4618      	mov	r0, r3
 800d140:	f7fe fda3 	bl	800bc8a <USBD_LL_DevDisconnected>
}
 800d144:	bf00      	nop
 800d146:	3708      	adds	r7, #8
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}

0800d14c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b082      	sub	sp, #8
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d13c      	bne.n	800d1d6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d15c:	4a20      	ldr	r2, [pc, #128]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	4a1e      	ldr	r2, [pc, #120]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d168:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d16c:	4b1c      	ldr	r3, [pc, #112]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d16e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d172:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d174:	4b1a      	ldr	r3, [pc, #104]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d176:	2204      	movs	r2, #4
 800d178:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d17a:	4b19      	ldr	r3, [pc, #100]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d17c:	2202      	movs	r2, #2
 800d17e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d180:	4b17      	ldr	r3, [pc, #92]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d182:	2200      	movs	r2, #0
 800d184:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d186:	4b16      	ldr	r3, [pc, #88]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d188:	2202      	movs	r2, #2
 800d18a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d18c:	4b14      	ldr	r3, [pc, #80]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d18e:	2200      	movs	r2, #0
 800d190:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d192:	4b13      	ldr	r3, [pc, #76]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d194:	2200      	movs	r2, #0
 800d196:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d198:	4b11      	ldr	r3, [pc, #68]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d19a:	2200      	movs	r2, #0
 800d19c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800d19e:	4b10      	ldr	r3, [pc, #64]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d1a0:	2201      	movs	r2, #1
 800d1a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d1a4:	4b0e      	ldr	r3, [pc, #56]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d1aa:	480d      	ldr	r0, [pc, #52]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d1ac:	f7f7 fb83 	bl	80048b6 <HAL_PCD_Init>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d001      	beq.n	800d1ba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d1b6:	f7f4 ff89 	bl	80020cc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d1ba:	2180      	movs	r1, #128	; 0x80
 800d1bc:	4808      	ldr	r0, [pc, #32]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d1be:	f7f8 fce0 	bl	8005b82 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d1c2:	2240      	movs	r2, #64	; 0x40
 800d1c4:	2100      	movs	r1, #0
 800d1c6:	4806      	ldr	r0, [pc, #24]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d1c8:	f7f8 fc94 	bl	8005af4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d1cc:	2280      	movs	r2, #128	; 0x80
 800d1ce:	2101      	movs	r1, #1
 800d1d0:	4803      	ldr	r0, [pc, #12]	; (800d1e0 <USBD_LL_Init+0x94>)
 800d1d2:	f7f8 fc8f 	bl	8005af4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d1d6:	2300      	movs	r3, #0
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3708      	adds	r7, #8
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}
 800d1e0:	200023ac 	.word	0x200023ac

0800d1e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7f7 fc78 	bl	8004af0 <HAL_PCD_Start>
 800d200:	4603      	mov	r3, r0
 800d202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d204:	7bfb      	ldrb	r3, [r7, #15]
 800d206:	4618      	mov	r0, r3
 800d208:	f000 f942 	bl	800d490 <USBD_Get_USB_Status>
 800d20c:	4603      	mov	r3, r0
 800d20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d210:	7bbb      	ldrb	r3, [r7, #14]
}
 800d212:	4618      	mov	r0, r3
 800d214:	3710      	adds	r7, #16
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}

0800d21a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d21a:	b580      	push	{r7, lr}
 800d21c:	b084      	sub	sp, #16
 800d21e:	af00      	add	r7, sp, #0
 800d220:	6078      	str	r0, [r7, #4]
 800d222:	4608      	mov	r0, r1
 800d224:	4611      	mov	r1, r2
 800d226:	461a      	mov	r2, r3
 800d228:	4603      	mov	r3, r0
 800d22a:	70fb      	strb	r3, [r7, #3]
 800d22c:	460b      	mov	r3, r1
 800d22e:	70bb      	strb	r3, [r7, #2]
 800d230:	4613      	mov	r3, r2
 800d232:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d234:	2300      	movs	r3, #0
 800d236:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d238:	2300      	movs	r3, #0
 800d23a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d242:	78bb      	ldrb	r3, [r7, #2]
 800d244:	883a      	ldrh	r2, [r7, #0]
 800d246:	78f9      	ldrb	r1, [r7, #3]
 800d248:	f7f8 f85c 	bl	8005304 <HAL_PCD_EP_Open>
 800d24c:	4603      	mov	r3, r0
 800d24e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d250:	7bfb      	ldrb	r3, [r7, #15]
 800d252:	4618      	mov	r0, r3
 800d254:	f000 f91c 	bl	800d490 <USBD_Get_USB_Status>
 800d258:	4603      	mov	r3, r0
 800d25a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d25c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d25e:	4618      	mov	r0, r3
 800d260:	3710      	adds	r7, #16
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}

0800d266 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d266:	b580      	push	{r7, lr}
 800d268:	b084      	sub	sp, #16
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	6078      	str	r0, [r7, #4]
 800d26e:	460b      	mov	r3, r1
 800d270:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d272:	2300      	movs	r3, #0
 800d274:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d276:	2300      	movs	r3, #0
 800d278:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d280:	78fa      	ldrb	r2, [r7, #3]
 800d282:	4611      	mov	r1, r2
 800d284:	4618      	mov	r0, r3
 800d286:	f7f8 f8a5 	bl	80053d4 <HAL_PCD_EP_Close>
 800d28a:	4603      	mov	r3, r0
 800d28c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d28e:	7bfb      	ldrb	r3, [r7, #15]
 800d290:	4618      	mov	r0, r3
 800d292:	f000 f8fd 	bl	800d490 <USBD_Get_USB_Status>
 800d296:	4603      	mov	r3, r0
 800d298:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d29a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3710      	adds	r7, #16
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	bd80      	pop	{r7, pc}

0800d2a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b084      	sub	sp, #16
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d2be:	78fa      	ldrb	r2, [r7, #3]
 800d2c0:	4611      	mov	r1, r2
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f7f8 f97d 	bl	80055c2 <HAL_PCD_EP_SetStall>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2cc:	7bfb      	ldrb	r3, [r7, #15]
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f000 f8de 	bl	800d490 <USBD_Get_USB_Status>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3710      	adds	r7, #16
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}

0800d2e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d2e2:	b580      	push	{r7, lr}
 800d2e4:	b084      	sub	sp, #16
 800d2e6:	af00      	add	r7, sp, #0
 800d2e8:	6078      	str	r0, [r7, #4]
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d2fc:	78fa      	ldrb	r2, [r7, #3]
 800d2fe:	4611      	mov	r1, r2
 800d300:	4618      	mov	r0, r3
 800d302:	f7f8 f9c2 	bl	800568a <HAL_PCD_EP_ClrStall>
 800d306:	4603      	mov	r3, r0
 800d308:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d30a:	7bfb      	ldrb	r3, [r7, #15]
 800d30c:	4618      	mov	r0, r3
 800d30e:	f000 f8bf 	bl	800d490 <USBD_Get_USB_Status>
 800d312:	4603      	mov	r3, r0
 800d314:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d316:	7bbb      	ldrb	r3, [r7, #14]
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3710      	adds	r7, #16
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}

0800d320 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d320:	b480      	push	{r7}
 800d322:	b085      	sub	sp, #20
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
 800d328:	460b      	mov	r3, r1
 800d32a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d332:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d334:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	da0b      	bge.n	800d354 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d33c:	78fb      	ldrb	r3, [r7, #3]
 800d33e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d342:	68f9      	ldr	r1, [r7, #12]
 800d344:	4613      	mov	r3, r2
 800d346:	00db      	lsls	r3, r3, #3
 800d348:	1a9b      	subs	r3, r3, r2
 800d34a:	009b      	lsls	r3, r3, #2
 800d34c:	440b      	add	r3, r1
 800d34e:	333e      	adds	r3, #62	; 0x3e
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	e00b      	b.n	800d36c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d354:	78fb      	ldrb	r3, [r7, #3]
 800d356:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d35a:	68f9      	ldr	r1, [r7, #12]
 800d35c:	4613      	mov	r3, r2
 800d35e:	00db      	lsls	r3, r3, #3
 800d360:	1a9b      	subs	r3, r3, r2
 800d362:	009b      	lsls	r3, r3, #2
 800d364:	440b      	add	r3, r1
 800d366:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d36a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3714      	adds	r7, #20
 800d370:	46bd      	mov	sp, r7
 800d372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d376:	4770      	bx	lr

0800d378 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b084      	sub	sp, #16
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	460b      	mov	r3, r1
 800d382:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d384:	2300      	movs	r3, #0
 800d386:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d388:	2300      	movs	r3, #0
 800d38a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d392:	78fa      	ldrb	r2, [r7, #3]
 800d394:	4611      	mov	r1, r2
 800d396:	4618      	mov	r0, r3
 800d398:	f7f7 ff8f 	bl	80052ba <HAL_PCD_SetAddress>
 800d39c:	4603      	mov	r3, r0
 800d39e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d3a0:	7bfb      	ldrb	r3, [r7, #15]
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f000 f874 	bl	800d490 <USBD_Get_USB_Status>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	3710      	adds	r7, #16
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}

0800d3b6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d3b6:	b580      	push	{r7, lr}
 800d3b8:	b086      	sub	sp, #24
 800d3ba:	af00      	add	r7, sp, #0
 800d3bc:	60f8      	str	r0, [r7, #12]
 800d3be:	607a      	str	r2, [r7, #4]
 800d3c0:	603b      	str	r3, [r7, #0]
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d3d4:	7af9      	ldrb	r1, [r7, #11]
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	687a      	ldr	r2, [r7, #4]
 800d3da:	f7f8 f8a8 	bl	800552e <HAL_PCD_EP_Transmit>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d3e2:	7dfb      	ldrb	r3, [r7, #23]
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	f000 f853 	bl	800d490 <USBD_Get_USB_Status>
 800d3ea:	4603      	mov	r3, r0
 800d3ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d3ee:	7dbb      	ldrb	r3, [r7, #22]
}
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	3718      	adds	r7, #24
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	bd80      	pop	{r7, pc}

0800d3f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b086      	sub	sp, #24
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	60f8      	str	r0, [r7, #12]
 800d400:	607a      	str	r2, [r7, #4]
 800d402:	603b      	str	r3, [r7, #0]
 800d404:	460b      	mov	r3, r1
 800d406:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d408:	2300      	movs	r3, #0
 800d40a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d40c:	2300      	movs	r3, #0
 800d40e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d416:	7af9      	ldrb	r1, [r7, #11]
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	687a      	ldr	r2, [r7, #4]
 800d41c:	f7f8 f824 	bl	8005468 <HAL_PCD_EP_Receive>
 800d420:	4603      	mov	r3, r0
 800d422:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d424:	7dfb      	ldrb	r3, [r7, #23]
 800d426:	4618      	mov	r0, r3
 800d428:	f000 f832 	bl	800d490 <USBD_Get_USB_Status>
 800d42c:	4603      	mov	r3, r0
 800d42e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d430:	7dbb      	ldrb	r3, [r7, #22]
}
 800d432:	4618      	mov	r0, r3
 800d434:	3718      	adds	r7, #24
 800d436:	46bd      	mov	sp, r7
 800d438:	bd80      	pop	{r7, pc}

0800d43a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d43a:	b580      	push	{r7, lr}
 800d43c:	b082      	sub	sp, #8
 800d43e:	af00      	add	r7, sp, #0
 800d440:	6078      	str	r0, [r7, #4]
 800d442:	460b      	mov	r3, r1
 800d444:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d44c:	78fa      	ldrb	r2, [r7, #3]
 800d44e:	4611      	mov	r1, r2
 800d450:	4618      	mov	r0, r3
 800d452:	f7f8 f854 	bl	80054fe <HAL_PCD_EP_GetRxCount>
 800d456:	4603      	mov	r3, r0
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3708      	adds	r7, #8
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}

0800d460 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d460:	b480      	push	{r7}
 800d462:	b083      	sub	sp, #12
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d468:	4b03      	ldr	r3, [pc, #12]	; (800d478 <USBD_static_malloc+0x18>)
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	370c      	adds	r7, #12
 800d46e:	46bd      	mov	sp, r7
 800d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d474:	4770      	bx	lr
 800d476:	bf00      	nop
 800d478:	20000644 	.word	0x20000644

0800d47c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b083      	sub	sp, #12
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]

}
 800d484:	bf00      	nop
 800d486:	370c      	adds	r7, #12
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr

0800d490 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d490:	b480      	push	{r7}
 800d492:	b085      	sub	sp, #20
 800d494:	af00      	add	r7, sp, #0
 800d496:	4603      	mov	r3, r0
 800d498:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d49a:	2300      	movs	r3, #0
 800d49c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d49e:	79fb      	ldrb	r3, [r7, #7]
 800d4a0:	2b03      	cmp	r3, #3
 800d4a2:	d817      	bhi.n	800d4d4 <USBD_Get_USB_Status+0x44>
 800d4a4:	a201      	add	r2, pc, #4	; (adr r2, 800d4ac <USBD_Get_USB_Status+0x1c>)
 800d4a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4aa:	bf00      	nop
 800d4ac:	0800d4bd 	.word	0x0800d4bd
 800d4b0:	0800d4c3 	.word	0x0800d4c3
 800d4b4:	0800d4c9 	.word	0x0800d4c9
 800d4b8:	0800d4cf 	.word	0x0800d4cf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d4bc:	2300      	movs	r3, #0
 800d4be:	73fb      	strb	r3, [r7, #15]
    break;
 800d4c0:	e00b      	b.n	800d4da <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d4c2:	2303      	movs	r3, #3
 800d4c4:	73fb      	strb	r3, [r7, #15]
    break;
 800d4c6:	e008      	b.n	800d4da <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d4c8:	2301      	movs	r3, #1
 800d4ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d4cc:	e005      	b.n	800d4da <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d4ce:	2303      	movs	r3, #3
 800d4d0:	73fb      	strb	r3, [r7, #15]
    break;
 800d4d2:	e002      	b.n	800d4da <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d4d4:	2303      	movs	r3, #3
 800d4d6:	73fb      	strb	r3, [r7, #15]
    break;
 800d4d8:	bf00      	nop
  }
  return usb_status;
 800d4da:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3714      	adds	r7, #20
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e6:	4770      	bx	lr

0800d4e8 <__errno>:
 800d4e8:	4b01      	ldr	r3, [pc, #4]	; (800d4f0 <__errno+0x8>)
 800d4ea:	6818      	ldr	r0, [r3, #0]
 800d4ec:	4770      	bx	lr
 800d4ee:	bf00      	nop
 800d4f0:	200001a8 	.word	0x200001a8

0800d4f4 <__libc_init_array>:
 800d4f4:	b570      	push	{r4, r5, r6, lr}
 800d4f6:	4d0d      	ldr	r5, [pc, #52]	; (800d52c <__libc_init_array+0x38>)
 800d4f8:	4c0d      	ldr	r4, [pc, #52]	; (800d530 <__libc_init_array+0x3c>)
 800d4fa:	1b64      	subs	r4, r4, r5
 800d4fc:	10a4      	asrs	r4, r4, #2
 800d4fe:	2600      	movs	r6, #0
 800d500:	42a6      	cmp	r6, r4
 800d502:	d109      	bne.n	800d518 <__libc_init_array+0x24>
 800d504:	4d0b      	ldr	r5, [pc, #44]	; (800d534 <__libc_init_array+0x40>)
 800d506:	4c0c      	ldr	r4, [pc, #48]	; (800d538 <__libc_init_array+0x44>)
 800d508:	f000 fc4e 	bl	800dda8 <_init>
 800d50c:	1b64      	subs	r4, r4, r5
 800d50e:	10a4      	asrs	r4, r4, #2
 800d510:	2600      	movs	r6, #0
 800d512:	42a6      	cmp	r6, r4
 800d514:	d105      	bne.n	800d522 <__libc_init_array+0x2e>
 800d516:	bd70      	pop	{r4, r5, r6, pc}
 800d518:	f855 3b04 	ldr.w	r3, [r5], #4
 800d51c:	4798      	blx	r3
 800d51e:	3601      	adds	r6, #1
 800d520:	e7ee      	b.n	800d500 <__libc_init_array+0xc>
 800d522:	f855 3b04 	ldr.w	r3, [r5], #4
 800d526:	4798      	blx	r3
 800d528:	3601      	adds	r6, #1
 800d52a:	e7f2      	b.n	800d512 <__libc_init_array+0x1e>
 800d52c:	0800e698 	.word	0x0800e698
 800d530:	0800e698 	.word	0x0800e698
 800d534:	0800e698 	.word	0x0800e698
 800d538:	0800e69c 	.word	0x0800e69c

0800d53c <memcpy>:
 800d53c:	440a      	add	r2, r1
 800d53e:	4291      	cmp	r1, r2
 800d540:	f100 33ff 	add.w	r3, r0, #4294967295
 800d544:	d100      	bne.n	800d548 <memcpy+0xc>
 800d546:	4770      	bx	lr
 800d548:	b510      	push	{r4, lr}
 800d54a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d54e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d552:	4291      	cmp	r1, r2
 800d554:	d1f9      	bne.n	800d54a <memcpy+0xe>
 800d556:	bd10      	pop	{r4, pc}

0800d558 <memset>:
 800d558:	4402      	add	r2, r0
 800d55a:	4603      	mov	r3, r0
 800d55c:	4293      	cmp	r3, r2
 800d55e:	d100      	bne.n	800d562 <memset+0xa>
 800d560:	4770      	bx	lr
 800d562:	f803 1b01 	strb.w	r1, [r3], #1
 800d566:	e7f9      	b.n	800d55c <memset+0x4>

0800d568 <_free_r>:
 800d568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d56a:	2900      	cmp	r1, #0
 800d56c:	d048      	beq.n	800d600 <_free_r+0x98>
 800d56e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d572:	9001      	str	r0, [sp, #4]
 800d574:	2b00      	cmp	r3, #0
 800d576:	f1a1 0404 	sub.w	r4, r1, #4
 800d57a:	bfb8      	it	lt
 800d57c:	18e4      	addlt	r4, r4, r3
 800d57e:	f000 fa7d 	bl	800da7c <__malloc_lock>
 800d582:	4a20      	ldr	r2, [pc, #128]	; (800d604 <_free_r+0x9c>)
 800d584:	9801      	ldr	r0, [sp, #4]
 800d586:	6813      	ldr	r3, [r2, #0]
 800d588:	4615      	mov	r5, r2
 800d58a:	b933      	cbnz	r3, 800d59a <_free_r+0x32>
 800d58c:	6063      	str	r3, [r4, #4]
 800d58e:	6014      	str	r4, [r2, #0]
 800d590:	b003      	add	sp, #12
 800d592:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d596:	f000 ba77 	b.w	800da88 <__malloc_unlock>
 800d59a:	42a3      	cmp	r3, r4
 800d59c:	d90b      	bls.n	800d5b6 <_free_r+0x4e>
 800d59e:	6821      	ldr	r1, [r4, #0]
 800d5a0:	1862      	adds	r2, r4, r1
 800d5a2:	4293      	cmp	r3, r2
 800d5a4:	bf04      	itt	eq
 800d5a6:	681a      	ldreq	r2, [r3, #0]
 800d5a8:	685b      	ldreq	r3, [r3, #4]
 800d5aa:	6063      	str	r3, [r4, #4]
 800d5ac:	bf04      	itt	eq
 800d5ae:	1852      	addeq	r2, r2, r1
 800d5b0:	6022      	streq	r2, [r4, #0]
 800d5b2:	602c      	str	r4, [r5, #0]
 800d5b4:	e7ec      	b.n	800d590 <_free_r+0x28>
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	685b      	ldr	r3, [r3, #4]
 800d5ba:	b10b      	cbz	r3, 800d5c0 <_free_r+0x58>
 800d5bc:	42a3      	cmp	r3, r4
 800d5be:	d9fa      	bls.n	800d5b6 <_free_r+0x4e>
 800d5c0:	6811      	ldr	r1, [r2, #0]
 800d5c2:	1855      	adds	r5, r2, r1
 800d5c4:	42a5      	cmp	r5, r4
 800d5c6:	d10b      	bne.n	800d5e0 <_free_r+0x78>
 800d5c8:	6824      	ldr	r4, [r4, #0]
 800d5ca:	4421      	add	r1, r4
 800d5cc:	1854      	adds	r4, r2, r1
 800d5ce:	42a3      	cmp	r3, r4
 800d5d0:	6011      	str	r1, [r2, #0]
 800d5d2:	d1dd      	bne.n	800d590 <_free_r+0x28>
 800d5d4:	681c      	ldr	r4, [r3, #0]
 800d5d6:	685b      	ldr	r3, [r3, #4]
 800d5d8:	6053      	str	r3, [r2, #4]
 800d5da:	4421      	add	r1, r4
 800d5dc:	6011      	str	r1, [r2, #0]
 800d5de:	e7d7      	b.n	800d590 <_free_r+0x28>
 800d5e0:	d902      	bls.n	800d5e8 <_free_r+0x80>
 800d5e2:	230c      	movs	r3, #12
 800d5e4:	6003      	str	r3, [r0, #0]
 800d5e6:	e7d3      	b.n	800d590 <_free_r+0x28>
 800d5e8:	6825      	ldr	r5, [r4, #0]
 800d5ea:	1961      	adds	r1, r4, r5
 800d5ec:	428b      	cmp	r3, r1
 800d5ee:	bf04      	itt	eq
 800d5f0:	6819      	ldreq	r1, [r3, #0]
 800d5f2:	685b      	ldreq	r3, [r3, #4]
 800d5f4:	6063      	str	r3, [r4, #4]
 800d5f6:	bf04      	itt	eq
 800d5f8:	1949      	addeq	r1, r1, r5
 800d5fa:	6021      	streq	r1, [r4, #0]
 800d5fc:	6054      	str	r4, [r2, #4]
 800d5fe:	e7c7      	b.n	800d590 <_free_r+0x28>
 800d600:	b003      	add	sp, #12
 800d602:	bd30      	pop	{r4, r5, pc}
 800d604:	20000864 	.word	0x20000864

0800d608 <_malloc_r>:
 800d608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d60a:	1ccd      	adds	r5, r1, #3
 800d60c:	f025 0503 	bic.w	r5, r5, #3
 800d610:	3508      	adds	r5, #8
 800d612:	2d0c      	cmp	r5, #12
 800d614:	bf38      	it	cc
 800d616:	250c      	movcc	r5, #12
 800d618:	2d00      	cmp	r5, #0
 800d61a:	4606      	mov	r6, r0
 800d61c:	db01      	blt.n	800d622 <_malloc_r+0x1a>
 800d61e:	42a9      	cmp	r1, r5
 800d620:	d903      	bls.n	800d62a <_malloc_r+0x22>
 800d622:	230c      	movs	r3, #12
 800d624:	6033      	str	r3, [r6, #0]
 800d626:	2000      	movs	r0, #0
 800d628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d62a:	f000 fa27 	bl	800da7c <__malloc_lock>
 800d62e:	4921      	ldr	r1, [pc, #132]	; (800d6b4 <_malloc_r+0xac>)
 800d630:	680a      	ldr	r2, [r1, #0]
 800d632:	4614      	mov	r4, r2
 800d634:	b99c      	cbnz	r4, 800d65e <_malloc_r+0x56>
 800d636:	4f20      	ldr	r7, [pc, #128]	; (800d6b8 <_malloc_r+0xb0>)
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	b923      	cbnz	r3, 800d646 <_malloc_r+0x3e>
 800d63c:	4621      	mov	r1, r4
 800d63e:	4630      	mov	r0, r6
 800d640:	f000 f9d0 	bl	800d9e4 <_sbrk_r>
 800d644:	6038      	str	r0, [r7, #0]
 800d646:	4629      	mov	r1, r5
 800d648:	4630      	mov	r0, r6
 800d64a:	f000 f9cb 	bl	800d9e4 <_sbrk_r>
 800d64e:	1c43      	adds	r3, r0, #1
 800d650:	d123      	bne.n	800d69a <_malloc_r+0x92>
 800d652:	230c      	movs	r3, #12
 800d654:	6033      	str	r3, [r6, #0]
 800d656:	4630      	mov	r0, r6
 800d658:	f000 fa16 	bl	800da88 <__malloc_unlock>
 800d65c:	e7e3      	b.n	800d626 <_malloc_r+0x1e>
 800d65e:	6823      	ldr	r3, [r4, #0]
 800d660:	1b5b      	subs	r3, r3, r5
 800d662:	d417      	bmi.n	800d694 <_malloc_r+0x8c>
 800d664:	2b0b      	cmp	r3, #11
 800d666:	d903      	bls.n	800d670 <_malloc_r+0x68>
 800d668:	6023      	str	r3, [r4, #0]
 800d66a:	441c      	add	r4, r3
 800d66c:	6025      	str	r5, [r4, #0]
 800d66e:	e004      	b.n	800d67a <_malloc_r+0x72>
 800d670:	6863      	ldr	r3, [r4, #4]
 800d672:	42a2      	cmp	r2, r4
 800d674:	bf0c      	ite	eq
 800d676:	600b      	streq	r3, [r1, #0]
 800d678:	6053      	strne	r3, [r2, #4]
 800d67a:	4630      	mov	r0, r6
 800d67c:	f000 fa04 	bl	800da88 <__malloc_unlock>
 800d680:	f104 000b 	add.w	r0, r4, #11
 800d684:	1d23      	adds	r3, r4, #4
 800d686:	f020 0007 	bic.w	r0, r0, #7
 800d68a:	1ac2      	subs	r2, r0, r3
 800d68c:	d0cc      	beq.n	800d628 <_malloc_r+0x20>
 800d68e:	1a1b      	subs	r3, r3, r0
 800d690:	50a3      	str	r3, [r4, r2]
 800d692:	e7c9      	b.n	800d628 <_malloc_r+0x20>
 800d694:	4622      	mov	r2, r4
 800d696:	6864      	ldr	r4, [r4, #4]
 800d698:	e7cc      	b.n	800d634 <_malloc_r+0x2c>
 800d69a:	1cc4      	adds	r4, r0, #3
 800d69c:	f024 0403 	bic.w	r4, r4, #3
 800d6a0:	42a0      	cmp	r0, r4
 800d6a2:	d0e3      	beq.n	800d66c <_malloc_r+0x64>
 800d6a4:	1a21      	subs	r1, r4, r0
 800d6a6:	4630      	mov	r0, r6
 800d6a8:	f000 f99c 	bl	800d9e4 <_sbrk_r>
 800d6ac:	3001      	adds	r0, #1
 800d6ae:	d1dd      	bne.n	800d66c <_malloc_r+0x64>
 800d6b0:	e7cf      	b.n	800d652 <_malloc_r+0x4a>
 800d6b2:	bf00      	nop
 800d6b4:	20000864 	.word	0x20000864
 800d6b8:	20000868 	.word	0x20000868

0800d6bc <_printf_common>:
 800d6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6c0:	4616      	mov	r6, r2
 800d6c2:	4699      	mov	r9, r3
 800d6c4:	688a      	ldr	r2, [r1, #8]
 800d6c6:	690b      	ldr	r3, [r1, #16]
 800d6c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	bfb8      	it	lt
 800d6d0:	4613      	movlt	r3, r2
 800d6d2:	6033      	str	r3, [r6, #0]
 800d6d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d6d8:	4607      	mov	r7, r0
 800d6da:	460c      	mov	r4, r1
 800d6dc:	b10a      	cbz	r2, 800d6e2 <_printf_common+0x26>
 800d6de:	3301      	adds	r3, #1
 800d6e0:	6033      	str	r3, [r6, #0]
 800d6e2:	6823      	ldr	r3, [r4, #0]
 800d6e4:	0699      	lsls	r1, r3, #26
 800d6e6:	bf42      	ittt	mi
 800d6e8:	6833      	ldrmi	r3, [r6, #0]
 800d6ea:	3302      	addmi	r3, #2
 800d6ec:	6033      	strmi	r3, [r6, #0]
 800d6ee:	6825      	ldr	r5, [r4, #0]
 800d6f0:	f015 0506 	ands.w	r5, r5, #6
 800d6f4:	d106      	bne.n	800d704 <_printf_common+0x48>
 800d6f6:	f104 0a19 	add.w	sl, r4, #25
 800d6fa:	68e3      	ldr	r3, [r4, #12]
 800d6fc:	6832      	ldr	r2, [r6, #0]
 800d6fe:	1a9b      	subs	r3, r3, r2
 800d700:	42ab      	cmp	r3, r5
 800d702:	dc26      	bgt.n	800d752 <_printf_common+0x96>
 800d704:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d708:	1e13      	subs	r3, r2, #0
 800d70a:	6822      	ldr	r2, [r4, #0]
 800d70c:	bf18      	it	ne
 800d70e:	2301      	movne	r3, #1
 800d710:	0692      	lsls	r2, r2, #26
 800d712:	d42b      	bmi.n	800d76c <_printf_common+0xb0>
 800d714:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d718:	4649      	mov	r1, r9
 800d71a:	4638      	mov	r0, r7
 800d71c:	47c0      	blx	r8
 800d71e:	3001      	adds	r0, #1
 800d720:	d01e      	beq.n	800d760 <_printf_common+0xa4>
 800d722:	6823      	ldr	r3, [r4, #0]
 800d724:	68e5      	ldr	r5, [r4, #12]
 800d726:	6832      	ldr	r2, [r6, #0]
 800d728:	f003 0306 	and.w	r3, r3, #6
 800d72c:	2b04      	cmp	r3, #4
 800d72e:	bf08      	it	eq
 800d730:	1aad      	subeq	r5, r5, r2
 800d732:	68a3      	ldr	r3, [r4, #8]
 800d734:	6922      	ldr	r2, [r4, #16]
 800d736:	bf0c      	ite	eq
 800d738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d73c:	2500      	movne	r5, #0
 800d73e:	4293      	cmp	r3, r2
 800d740:	bfc4      	itt	gt
 800d742:	1a9b      	subgt	r3, r3, r2
 800d744:	18ed      	addgt	r5, r5, r3
 800d746:	2600      	movs	r6, #0
 800d748:	341a      	adds	r4, #26
 800d74a:	42b5      	cmp	r5, r6
 800d74c:	d11a      	bne.n	800d784 <_printf_common+0xc8>
 800d74e:	2000      	movs	r0, #0
 800d750:	e008      	b.n	800d764 <_printf_common+0xa8>
 800d752:	2301      	movs	r3, #1
 800d754:	4652      	mov	r2, sl
 800d756:	4649      	mov	r1, r9
 800d758:	4638      	mov	r0, r7
 800d75a:	47c0      	blx	r8
 800d75c:	3001      	adds	r0, #1
 800d75e:	d103      	bne.n	800d768 <_printf_common+0xac>
 800d760:	f04f 30ff 	mov.w	r0, #4294967295
 800d764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d768:	3501      	adds	r5, #1
 800d76a:	e7c6      	b.n	800d6fa <_printf_common+0x3e>
 800d76c:	18e1      	adds	r1, r4, r3
 800d76e:	1c5a      	adds	r2, r3, #1
 800d770:	2030      	movs	r0, #48	; 0x30
 800d772:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d776:	4422      	add	r2, r4
 800d778:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d77c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d780:	3302      	adds	r3, #2
 800d782:	e7c7      	b.n	800d714 <_printf_common+0x58>
 800d784:	2301      	movs	r3, #1
 800d786:	4622      	mov	r2, r4
 800d788:	4649      	mov	r1, r9
 800d78a:	4638      	mov	r0, r7
 800d78c:	47c0      	blx	r8
 800d78e:	3001      	adds	r0, #1
 800d790:	d0e6      	beq.n	800d760 <_printf_common+0xa4>
 800d792:	3601      	adds	r6, #1
 800d794:	e7d9      	b.n	800d74a <_printf_common+0x8e>
	...

0800d798 <_printf_i>:
 800d798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d79c:	460c      	mov	r4, r1
 800d79e:	4691      	mov	r9, r2
 800d7a0:	7e27      	ldrb	r7, [r4, #24]
 800d7a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d7a4:	2f78      	cmp	r7, #120	; 0x78
 800d7a6:	4680      	mov	r8, r0
 800d7a8:	469a      	mov	sl, r3
 800d7aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d7ae:	d807      	bhi.n	800d7c0 <_printf_i+0x28>
 800d7b0:	2f62      	cmp	r7, #98	; 0x62
 800d7b2:	d80a      	bhi.n	800d7ca <_printf_i+0x32>
 800d7b4:	2f00      	cmp	r7, #0
 800d7b6:	f000 80d8 	beq.w	800d96a <_printf_i+0x1d2>
 800d7ba:	2f58      	cmp	r7, #88	; 0x58
 800d7bc:	f000 80a3 	beq.w	800d906 <_printf_i+0x16e>
 800d7c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d7c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d7c8:	e03a      	b.n	800d840 <_printf_i+0xa8>
 800d7ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d7ce:	2b15      	cmp	r3, #21
 800d7d0:	d8f6      	bhi.n	800d7c0 <_printf_i+0x28>
 800d7d2:	a001      	add	r0, pc, #4	; (adr r0, 800d7d8 <_printf_i+0x40>)
 800d7d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d7d8:	0800d831 	.word	0x0800d831
 800d7dc:	0800d845 	.word	0x0800d845
 800d7e0:	0800d7c1 	.word	0x0800d7c1
 800d7e4:	0800d7c1 	.word	0x0800d7c1
 800d7e8:	0800d7c1 	.word	0x0800d7c1
 800d7ec:	0800d7c1 	.word	0x0800d7c1
 800d7f0:	0800d845 	.word	0x0800d845
 800d7f4:	0800d7c1 	.word	0x0800d7c1
 800d7f8:	0800d7c1 	.word	0x0800d7c1
 800d7fc:	0800d7c1 	.word	0x0800d7c1
 800d800:	0800d7c1 	.word	0x0800d7c1
 800d804:	0800d951 	.word	0x0800d951
 800d808:	0800d875 	.word	0x0800d875
 800d80c:	0800d933 	.word	0x0800d933
 800d810:	0800d7c1 	.word	0x0800d7c1
 800d814:	0800d7c1 	.word	0x0800d7c1
 800d818:	0800d973 	.word	0x0800d973
 800d81c:	0800d7c1 	.word	0x0800d7c1
 800d820:	0800d875 	.word	0x0800d875
 800d824:	0800d7c1 	.word	0x0800d7c1
 800d828:	0800d7c1 	.word	0x0800d7c1
 800d82c:	0800d93b 	.word	0x0800d93b
 800d830:	680b      	ldr	r3, [r1, #0]
 800d832:	1d1a      	adds	r2, r3, #4
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	600a      	str	r2, [r1, #0]
 800d838:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d83c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d840:	2301      	movs	r3, #1
 800d842:	e0a3      	b.n	800d98c <_printf_i+0x1f4>
 800d844:	6825      	ldr	r5, [r4, #0]
 800d846:	6808      	ldr	r0, [r1, #0]
 800d848:	062e      	lsls	r6, r5, #24
 800d84a:	f100 0304 	add.w	r3, r0, #4
 800d84e:	d50a      	bpl.n	800d866 <_printf_i+0xce>
 800d850:	6805      	ldr	r5, [r0, #0]
 800d852:	600b      	str	r3, [r1, #0]
 800d854:	2d00      	cmp	r5, #0
 800d856:	da03      	bge.n	800d860 <_printf_i+0xc8>
 800d858:	232d      	movs	r3, #45	; 0x2d
 800d85a:	426d      	negs	r5, r5
 800d85c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d860:	485e      	ldr	r0, [pc, #376]	; (800d9dc <_printf_i+0x244>)
 800d862:	230a      	movs	r3, #10
 800d864:	e019      	b.n	800d89a <_printf_i+0x102>
 800d866:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d86a:	6805      	ldr	r5, [r0, #0]
 800d86c:	600b      	str	r3, [r1, #0]
 800d86e:	bf18      	it	ne
 800d870:	b22d      	sxthne	r5, r5
 800d872:	e7ef      	b.n	800d854 <_printf_i+0xbc>
 800d874:	680b      	ldr	r3, [r1, #0]
 800d876:	6825      	ldr	r5, [r4, #0]
 800d878:	1d18      	adds	r0, r3, #4
 800d87a:	6008      	str	r0, [r1, #0]
 800d87c:	0628      	lsls	r0, r5, #24
 800d87e:	d501      	bpl.n	800d884 <_printf_i+0xec>
 800d880:	681d      	ldr	r5, [r3, #0]
 800d882:	e002      	b.n	800d88a <_printf_i+0xf2>
 800d884:	0669      	lsls	r1, r5, #25
 800d886:	d5fb      	bpl.n	800d880 <_printf_i+0xe8>
 800d888:	881d      	ldrh	r5, [r3, #0]
 800d88a:	4854      	ldr	r0, [pc, #336]	; (800d9dc <_printf_i+0x244>)
 800d88c:	2f6f      	cmp	r7, #111	; 0x6f
 800d88e:	bf0c      	ite	eq
 800d890:	2308      	moveq	r3, #8
 800d892:	230a      	movne	r3, #10
 800d894:	2100      	movs	r1, #0
 800d896:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d89a:	6866      	ldr	r6, [r4, #4]
 800d89c:	60a6      	str	r6, [r4, #8]
 800d89e:	2e00      	cmp	r6, #0
 800d8a0:	bfa2      	ittt	ge
 800d8a2:	6821      	ldrge	r1, [r4, #0]
 800d8a4:	f021 0104 	bicge.w	r1, r1, #4
 800d8a8:	6021      	strge	r1, [r4, #0]
 800d8aa:	b90d      	cbnz	r5, 800d8b0 <_printf_i+0x118>
 800d8ac:	2e00      	cmp	r6, #0
 800d8ae:	d04d      	beq.n	800d94c <_printf_i+0x1b4>
 800d8b0:	4616      	mov	r6, r2
 800d8b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800d8b6:	fb03 5711 	mls	r7, r3, r1, r5
 800d8ba:	5dc7      	ldrb	r7, [r0, r7]
 800d8bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d8c0:	462f      	mov	r7, r5
 800d8c2:	42bb      	cmp	r3, r7
 800d8c4:	460d      	mov	r5, r1
 800d8c6:	d9f4      	bls.n	800d8b2 <_printf_i+0x11a>
 800d8c8:	2b08      	cmp	r3, #8
 800d8ca:	d10b      	bne.n	800d8e4 <_printf_i+0x14c>
 800d8cc:	6823      	ldr	r3, [r4, #0]
 800d8ce:	07df      	lsls	r7, r3, #31
 800d8d0:	d508      	bpl.n	800d8e4 <_printf_i+0x14c>
 800d8d2:	6923      	ldr	r3, [r4, #16]
 800d8d4:	6861      	ldr	r1, [r4, #4]
 800d8d6:	4299      	cmp	r1, r3
 800d8d8:	bfde      	ittt	le
 800d8da:	2330      	movle	r3, #48	; 0x30
 800d8dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d8e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d8e4:	1b92      	subs	r2, r2, r6
 800d8e6:	6122      	str	r2, [r4, #16]
 800d8e8:	f8cd a000 	str.w	sl, [sp]
 800d8ec:	464b      	mov	r3, r9
 800d8ee:	aa03      	add	r2, sp, #12
 800d8f0:	4621      	mov	r1, r4
 800d8f2:	4640      	mov	r0, r8
 800d8f4:	f7ff fee2 	bl	800d6bc <_printf_common>
 800d8f8:	3001      	adds	r0, #1
 800d8fa:	d14c      	bne.n	800d996 <_printf_i+0x1fe>
 800d8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d900:	b004      	add	sp, #16
 800d902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d906:	4835      	ldr	r0, [pc, #212]	; (800d9dc <_printf_i+0x244>)
 800d908:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d90c:	6823      	ldr	r3, [r4, #0]
 800d90e:	680e      	ldr	r6, [r1, #0]
 800d910:	061f      	lsls	r7, r3, #24
 800d912:	f856 5b04 	ldr.w	r5, [r6], #4
 800d916:	600e      	str	r6, [r1, #0]
 800d918:	d514      	bpl.n	800d944 <_printf_i+0x1ac>
 800d91a:	07d9      	lsls	r1, r3, #31
 800d91c:	bf44      	itt	mi
 800d91e:	f043 0320 	orrmi.w	r3, r3, #32
 800d922:	6023      	strmi	r3, [r4, #0]
 800d924:	b91d      	cbnz	r5, 800d92e <_printf_i+0x196>
 800d926:	6823      	ldr	r3, [r4, #0]
 800d928:	f023 0320 	bic.w	r3, r3, #32
 800d92c:	6023      	str	r3, [r4, #0]
 800d92e:	2310      	movs	r3, #16
 800d930:	e7b0      	b.n	800d894 <_printf_i+0xfc>
 800d932:	6823      	ldr	r3, [r4, #0]
 800d934:	f043 0320 	orr.w	r3, r3, #32
 800d938:	6023      	str	r3, [r4, #0]
 800d93a:	2378      	movs	r3, #120	; 0x78
 800d93c:	4828      	ldr	r0, [pc, #160]	; (800d9e0 <_printf_i+0x248>)
 800d93e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d942:	e7e3      	b.n	800d90c <_printf_i+0x174>
 800d944:	065e      	lsls	r6, r3, #25
 800d946:	bf48      	it	mi
 800d948:	b2ad      	uxthmi	r5, r5
 800d94a:	e7e6      	b.n	800d91a <_printf_i+0x182>
 800d94c:	4616      	mov	r6, r2
 800d94e:	e7bb      	b.n	800d8c8 <_printf_i+0x130>
 800d950:	680b      	ldr	r3, [r1, #0]
 800d952:	6826      	ldr	r6, [r4, #0]
 800d954:	6960      	ldr	r0, [r4, #20]
 800d956:	1d1d      	adds	r5, r3, #4
 800d958:	600d      	str	r5, [r1, #0]
 800d95a:	0635      	lsls	r5, r6, #24
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	d501      	bpl.n	800d964 <_printf_i+0x1cc>
 800d960:	6018      	str	r0, [r3, #0]
 800d962:	e002      	b.n	800d96a <_printf_i+0x1d2>
 800d964:	0671      	lsls	r1, r6, #25
 800d966:	d5fb      	bpl.n	800d960 <_printf_i+0x1c8>
 800d968:	8018      	strh	r0, [r3, #0]
 800d96a:	2300      	movs	r3, #0
 800d96c:	6123      	str	r3, [r4, #16]
 800d96e:	4616      	mov	r6, r2
 800d970:	e7ba      	b.n	800d8e8 <_printf_i+0x150>
 800d972:	680b      	ldr	r3, [r1, #0]
 800d974:	1d1a      	adds	r2, r3, #4
 800d976:	600a      	str	r2, [r1, #0]
 800d978:	681e      	ldr	r6, [r3, #0]
 800d97a:	6862      	ldr	r2, [r4, #4]
 800d97c:	2100      	movs	r1, #0
 800d97e:	4630      	mov	r0, r6
 800d980:	f7f2 fc2e 	bl	80001e0 <memchr>
 800d984:	b108      	cbz	r0, 800d98a <_printf_i+0x1f2>
 800d986:	1b80      	subs	r0, r0, r6
 800d988:	6060      	str	r0, [r4, #4]
 800d98a:	6863      	ldr	r3, [r4, #4]
 800d98c:	6123      	str	r3, [r4, #16]
 800d98e:	2300      	movs	r3, #0
 800d990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d994:	e7a8      	b.n	800d8e8 <_printf_i+0x150>
 800d996:	6923      	ldr	r3, [r4, #16]
 800d998:	4632      	mov	r2, r6
 800d99a:	4649      	mov	r1, r9
 800d99c:	4640      	mov	r0, r8
 800d99e:	47d0      	blx	sl
 800d9a0:	3001      	adds	r0, #1
 800d9a2:	d0ab      	beq.n	800d8fc <_printf_i+0x164>
 800d9a4:	6823      	ldr	r3, [r4, #0]
 800d9a6:	079b      	lsls	r3, r3, #30
 800d9a8:	d413      	bmi.n	800d9d2 <_printf_i+0x23a>
 800d9aa:	68e0      	ldr	r0, [r4, #12]
 800d9ac:	9b03      	ldr	r3, [sp, #12]
 800d9ae:	4298      	cmp	r0, r3
 800d9b0:	bfb8      	it	lt
 800d9b2:	4618      	movlt	r0, r3
 800d9b4:	e7a4      	b.n	800d900 <_printf_i+0x168>
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	4632      	mov	r2, r6
 800d9ba:	4649      	mov	r1, r9
 800d9bc:	4640      	mov	r0, r8
 800d9be:	47d0      	blx	sl
 800d9c0:	3001      	adds	r0, #1
 800d9c2:	d09b      	beq.n	800d8fc <_printf_i+0x164>
 800d9c4:	3501      	adds	r5, #1
 800d9c6:	68e3      	ldr	r3, [r4, #12]
 800d9c8:	9903      	ldr	r1, [sp, #12]
 800d9ca:	1a5b      	subs	r3, r3, r1
 800d9cc:	42ab      	cmp	r3, r5
 800d9ce:	dcf2      	bgt.n	800d9b6 <_printf_i+0x21e>
 800d9d0:	e7eb      	b.n	800d9aa <_printf_i+0x212>
 800d9d2:	2500      	movs	r5, #0
 800d9d4:	f104 0619 	add.w	r6, r4, #25
 800d9d8:	e7f5      	b.n	800d9c6 <_printf_i+0x22e>
 800d9da:	bf00      	nop
 800d9dc:	0800e5f8 	.word	0x0800e5f8
 800d9e0:	0800e609 	.word	0x0800e609

0800d9e4 <_sbrk_r>:
 800d9e4:	b538      	push	{r3, r4, r5, lr}
 800d9e6:	4d06      	ldr	r5, [pc, #24]	; (800da00 <_sbrk_r+0x1c>)
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	4604      	mov	r4, r0
 800d9ec:	4608      	mov	r0, r1
 800d9ee:	602b      	str	r3, [r5, #0]
 800d9f0:	f7f5 fa00 	bl	8002df4 <_sbrk>
 800d9f4:	1c43      	adds	r3, r0, #1
 800d9f6:	d102      	bne.n	800d9fe <_sbrk_r+0x1a>
 800d9f8:	682b      	ldr	r3, [r5, #0]
 800d9fa:	b103      	cbz	r3, 800d9fe <_sbrk_r+0x1a>
 800d9fc:	6023      	str	r3, [r4, #0]
 800d9fe:	bd38      	pop	{r3, r4, r5, pc}
 800da00:	200027c0 	.word	0x200027c0

0800da04 <siprintf>:
 800da04:	b40e      	push	{r1, r2, r3}
 800da06:	b500      	push	{lr}
 800da08:	b09c      	sub	sp, #112	; 0x70
 800da0a:	ab1d      	add	r3, sp, #116	; 0x74
 800da0c:	9002      	str	r0, [sp, #8]
 800da0e:	9006      	str	r0, [sp, #24]
 800da10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800da14:	4809      	ldr	r0, [pc, #36]	; (800da3c <siprintf+0x38>)
 800da16:	9107      	str	r1, [sp, #28]
 800da18:	9104      	str	r1, [sp, #16]
 800da1a:	4909      	ldr	r1, [pc, #36]	; (800da40 <siprintf+0x3c>)
 800da1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800da20:	9105      	str	r1, [sp, #20]
 800da22:	6800      	ldr	r0, [r0, #0]
 800da24:	9301      	str	r3, [sp, #4]
 800da26:	a902      	add	r1, sp, #8
 800da28:	f000 f8b6 	bl	800db98 <_svfiprintf_r>
 800da2c:	9b02      	ldr	r3, [sp, #8]
 800da2e:	2200      	movs	r2, #0
 800da30:	701a      	strb	r2, [r3, #0]
 800da32:	b01c      	add	sp, #112	; 0x70
 800da34:	f85d eb04 	ldr.w	lr, [sp], #4
 800da38:	b003      	add	sp, #12
 800da3a:	4770      	bx	lr
 800da3c:	200001a8 	.word	0x200001a8
 800da40:	ffff0208 	.word	0xffff0208

0800da44 <__retarget_lock_acquire_recursive>:
 800da44:	4770      	bx	lr

0800da46 <__retarget_lock_release_recursive>:
 800da46:	4770      	bx	lr

0800da48 <memmove>:
 800da48:	4288      	cmp	r0, r1
 800da4a:	b510      	push	{r4, lr}
 800da4c:	eb01 0402 	add.w	r4, r1, r2
 800da50:	d902      	bls.n	800da58 <memmove+0x10>
 800da52:	4284      	cmp	r4, r0
 800da54:	4623      	mov	r3, r4
 800da56:	d807      	bhi.n	800da68 <memmove+0x20>
 800da58:	1e43      	subs	r3, r0, #1
 800da5a:	42a1      	cmp	r1, r4
 800da5c:	d008      	beq.n	800da70 <memmove+0x28>
 800da5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da62:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da66:	e7f8      	b.n	800da5a <memmove+0x12>
 800da68:	4402      	add	r2, r0
 800da6a:	4601      	mov	r1, r0
 800da6c:	428a      	cmp	r2, r1
 800da6e:	d100      	bne.n	800da72 <memmove+0x2a>
 800da70:	bd10      	pop	{r4, pc}
 800da72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da7a:	e7f7      	b.n	800da6c <memmove+0x24>

0800da7c <__malloc_lock>:
 800da7c:	4801      	ldr	r0, [pc, #4]	; (800da84 <__malloc_lock+0x8>)
 800da7e:	f7ff bfe1 	b.w	800da44 <__retarget_lock_acquire_recursive>
 800da82:	bf00      	nop
 800da84:	200027b8 	.word	0x200027b8

0800da88 <__malloc_unlock>:
 800da88:	4801      	ldr	r0, [pc, #4]	; (800da90 <__malloc_unlock+0x8>)
 800da8a:	f7ff bfdc 	b.w	800da46 <__retarget_lock_release_recursive>
 800da8e:	bf00      	nop
 800da90:	200027b8 	.word	0x200027b8

0800da94 <_realloc_r>:
 800da94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da96:	4607      	mov	r7, r0
 800da98:	4614      	mov	r4, r2
 800da9a:	460e      	mov	r6, r1
 800da9c:	b921      	cbnz	r1, 800daa8 <_realloc_r+0x14>
 800da9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800daa2:	4611      	mov	r1, r2
 800daa4:	f7ff bdb0 	b.w	800d608 <_malloc_r>
 800daa8:	b922      	cbnz	r2, 800dab4 <_realloc_r+0x20>
 800daaa:	f7ff fd5d 	bl	800d568 <_free_r>
 800daae:	4625      	mov	r5, r4
 800dab0:	4628      	mov	r0, r5
 800dab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dab4:	f000 f970 	bl	800dd98 <_malloc_usable_size_r>
 800dab8:	42a0      	cmp	r0, r4
 800daba:	d20f      	bcs.n	800dadc <_realloc_r+0x48>
 800dabc:	4621      	mov	r1, r4
 800dabe:	4638      	mov	r0, r7
 800dac0:	f7ff fda2 	bl	800d608 <_malloc_r>
 800dac4:	4605      	mov	r5, r0
 800dac6:	2800      	cmp	r0, #0
 800dac8:	d0f2      	beq.n	800dab0 <_realloc_r+0x1c>
 800daca:	4631      	mov	r1, r6
 800dacc:	4622      	mov	r2, r4
 800dace:	f7ff fd35 	bl	800d53c <memcpy>
 800dad2:	4631      	mov	r1, r6
 800dad4:	4638      	mov	r0, r7
 800dad6:	f7ff fd47 	bl	800d568 <_free_r>
 800dada:	e7e9      	b.n	800dab0 <_realloc_r+0x1c>
 800dadc:	4635      	mov	r5, r6
 800dade:	e7e7      	b.n	800dab0 <_realloc_r+0x1c>

0800dae0 <__ssputs_r>:
 800dae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dae4:	688e      	ldr	r6, [r1, #8]
 800dae6:	429e      	cmp	r6, r3
 800dae8:	4682      	mov	sl, r0
 800daea:	460c      	mov	r4, r1
 800daec:	4690      	mov	r8, r2
 800daee:	461f      	mov	r7, r3
 800daf0:	d838      	bhi.n	800db64 <__ssputs_r+0x84>
 800daf2:	898a      	ldrh	r2, [r1, #12]
 800daf4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800daf8:	d032      	beq.n	800db60 <__ssputs_r+0x80>
 800dafa:	6825      	ldr	r5, [r4, #0]
 800dafc:	6909      	ldr	r1, [r1, #16]
 800dafe:	eba5 0901 	sub.w	r9, r5, r1
 800db02:	6965      	ldr	r5, [r4, #20]
 800db04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db0c:	3301      	adds	r3, #1
 800db0e:	444b      	add	r3, r9
 800db10:	106d      	asrs	r5, r5, #1
 800db12:	429d      	cmp	r5, r3
 800db14:	bf38      	it	cc
 800db16:	461d      	movcc	r5, r3
 800db18:	0553      	lsls	r3, r2, #21
 800db1a:	d531      	bpl.n	800db80 <__ssputs_r+0xa0>
 800db1c:	4629      	mov	r1, r5
 800db1e:	f7ff fd73 	bl	800d608 <_malloc_r>
 800db22:	4606      	mov	r6, r0
 800db24:	b950      	cbnz	r0, 800db3c <__ssputs_r+0x5c>
 800db26:	230c      	movs	r3, #12
 800db28:	f8ca 3000 	str.w	r3, [sl]
 800db2c:	89a3      	ldrh	r3, [r4, #12]
 800db2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db32:	81a3      	strh	r3, [r4, #12]
 800db34:	f04f 30ff 	mov.w	r0, #4294967295
 800db38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db3c:	6921      	ldr	r1, [r4, #16]
 800db3e:	464a      	mov	r2, r9
 800db40:	f7ff fcfc 	bl	800d53c <memcpy>
 800db44:	89a3      	ldrh	r3, [r4, #12]
 800db46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800db4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db4e:	81a3      	strh	r3, [r4, #12]
 800db50:	6126      	str	r6, [r4, #16]
 800db52:	6165      	str	r5, [r4, #20]
 800db54:	444e      	add	r6, r9
 800db56:	eba5 0509 	sub.w	r5, r5, r9
 800db5a:	6026      	str	r6, [r4, #0]
 800db5c:	60a5      	str	r5, [r4, #8]
 800db5e:	463e      	mov	r6, r7
 800db60:	42be      	cmp	r6, r7
 800db62:	d900      	bls.n	800db66 <__ssputs_r+0x86>
 800db64:	463e      	mov	r6, r7
 800db66:	4632      	mov	r2, r6
 800db68:	6820      	ldr	r0, [r4, #0]
 800db6a:	4641      	mov	r1, r8
 800db6c:	f7ff ff6c 	bl	800da48 <memmove>
 800db70:	68a3      	ldr	r3, [r4, #8]
 800db72:	6822      	ldr	r2, [r4, #0]
 800db74:	1b9b      	subs	r3, r3, r6
 800db76:	4432      	add	r2, r6
 800db78:	60a3      	str	r3, [r4, #8]
 800db7a:	6022      	str	r2, [r4, #0]
 800db7c:	2000      	movs	r0, #0
 800db7e:	e7db      	b.n	800db38 <__ssputs_r+0x58>
 800db80:	462a      	mov	r2, r5
 800db82:	f7ff ff87 	bl	800da94 <_realloc_r>
 800db86:	4606      	mov	r6, r0
 800db88:	2800      	cmp	r0, #0
 800db8a:	d1e1      	bne.n	800db50 <__ssputs_r+0x70>
 800db8c:	6921      	ldr	r1, [r4, #16]
 800db8e:	4650      	mov	r0, sl
 800db90:	f7ff fcea 	bl	800d568 <_free_r>
 800db94:	e7c7      	b.n	800db26 <__ssputs_r+0x46>
	...

0800db98 <_svfiprintf_r>:
 800db98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db9c:	4698      	mov	r8, r3
 800db9e:	898b      	ldrh	r3, [r1, #12]
 800dba0:	061b      	lsls	r3, r3, #24
 800dba2:	b09d      	sub	sp, #116	; 0x74
 800dba4:	4607      	mov	r7, r0
 800dba6:	460d      	mov	r5, r1
 800dba8:	4614      	mov	r4, r2
 800dbaa:	d50e      	bpl.n	800dbca <_svfiprintf_r+0x32>
 800dbac:	690b      	ldr	r3, [r1, #16]
 800dbae:	b963      	cbnz	r3, 800dbca <_svfiprintf_r+0x32>
 800dbb0:	2140      	movs	r1, #64	; 0x40
 800dbb2:	f7ff fd29 	bl	800d608 <_malloc_r>
 800dbb6:	6028      	str	r0, [r5, #0]
 800dbb8:	6128      	str	r0, [r5, #16]
 800dbba:	b920      	cbnz	r0, 800dbc6 <_svfiprintf_r+0x2e>
 800dbbc:	230c      	movs	r3, #12
 800dbbe:	603b      	str	r3, [r7, #0]
 800dbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc4:	e0d1      	b.n	800dd6a <_svfiprintf_r+0x1d2>
 800dbc6:	2340      	movs	r3, #64	; 0x40
 800dbc8:	616b      	str	r3, [r5, #20]
 800dbca:	2300      	movs	r3, #0
 800dbcc:	9309      	str	r3, [sp, #36]	; 0x24
 800dbce:	2320      	movs	r3, #32
 800dbd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dbd4:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbd8:	2330      	movs	r3, #48	; 0x30
 800dbda:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dd84 <_svfiprintf_r+0x1ec>
 800dbde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dbe2:	f04f 0901 	mov.w	r9, #1
 800dbe6:	4623      	mov	r3, r4
 800dbe8:	469a      	mov	sl, r3
 800dbea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbee:	b10a      	cbz	r2, 800dbf4 <_svfiprintf_r+0x5c>
 800dbf0:	2a25      	cmp	r2, #37	; 0x25
 800dbf2:	d1f9      	bne.n	800dbe8 <_svfiprintf_r+0x50>
 800dbf4:	ebba 0b04 	subs.w	fp, sl, r4
 800dbf8:	d00b      	beq.n	800dc12 <_svfiprintf_r+0x7a>
 800dbfa:	465b      	mov	r3, fp
 800dbfc:	4622      	mov	r2, r4
 800dbfe:	4629      	mov	r1, r5
 800dc00:	4638      	mov	r0, r7
 800dc02:	f7ff ff6d 	bl	800dae0 <__ssputs_r>
 800dc06:	3001      	adds	r0, #1
 800dc08:	f000 80aa 	beq.w	800dd60 <_svfiprintf_r+0x1c8>
 800dc0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc0e:	445a      	add	r2, fp
 800dc10:	9209      	str	r2, [sp, #36]	; 0x24
 800dc12:	f89a 3000 	ldrb.w	r3, [sl]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	f000 80a2 	beq.w	800dd60 <_svfiprintf_r+0x1c8>
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	f04f 32ff 	mov.w	r2, #4294967295
 800dc22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc26:	f10a 0a01 	add.w	sl, sl, #1
 800dc2a:	9304      	str	r3, [sp, #16]
 800dc2c:	9307      	str	r3, [sp, #28]
 800dc2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dc32:	931a      	str	r3, [sp, #104]	; 0x68
 800dc34:	4654      	mov	r4, sl
 800dc36:	2205      	movs	r2, #5
 800dc38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc3c:	4851      	ldr	r0, [pc, #324]	; (800dd84 <_svfiprintf_r+0x1ec>)
 800dc3e:	f7f2 facf 	bl	80001e0 <memchr>
 800dc42:	9a04      	ldr	r2, [sp, #16]
 800dc44:	b9d8      	cbnz	r0, 800dc7e <_svfiprintf_r+0xe6>
 800dc46:	06d0      	lsls	r0, r2, #27
 800dc48:	bf44      	itt	mi
 800dc4a:	2320      	movmi	r3, #32
 800dc4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc50:	0711      	lsls	r1, r2, #28
 800dc52:	bf44      	itt	mi
 800dc54:	232b      	movmi	r3, #43	; 0x2b
 800dc56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc5a:	f89a 3000 	ldrb.w	r3, [sl]
 800dc5e:	2b2a      	cmp	r3, #42	; 0x2a
 800dc60:	d015      	beq.n	800dc8e <_svfiprintf_r+0xf6>
 800dc62:	9a07      	ldr	r2, [sp, #28]
 800dc64:	4654      	mov	r4, sl
 800dc66:	2000      	movs	r0, #0
 800dc68:	f04f 0c0a 	mov.w	ip, #10
 800dc6c:	4621      	mov	r1, r4
 800dc6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc72:	3b30      	subs	r3, #48	; 0x30
 800dc74:	2b09      	cmp	r3, #9
 800dc76:	d94e      	bls.n	800dd16 <_svfiprintf_r+0x17e>
 800dc78:	b1b0      	cbz	r0, 800dca8 <_svfiprintf_r+0x110>
 800dc7a:	9207      	str	r2, [sp, #28]
 800dc7c:	e014      	b.n	800dca8 <_svfiprintf_r+0x110>
 800dc7e:	eba0 0308 	sub.w	r3, r0, r8
 800dc82:	fa09 f303 	lsl.w	r3, r9, r3
 800dc86:	4313      	orrs	r3, r2
 800dc88:	9304      	str	r3, [sp, #16]
 800dc8a:	46a2      	mov	sl, r4
 800dc8c:	e7d2      	b.n	800dc34 <_svfiprintf_r+0x9c>
 800dc8e:	9b03      	ldr	r3, [sp, #12]
 800dc90:	1d19      	adds	r1, r3, #4
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	9103      	str	r1, [sp, #12]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	bfbb      	ittet	lt
 800dc9a:	425b      	neglt	r3, r3
 800dc9c:	f042 0202 	orrlt.w	r2, r2, #2
 800dca0:	9307      	strge	r3, [sp, #28]
 800dca2:	9307      	strlt	r3, [sp, #28]
 800dca4:	bfb8      	it	lt
 800dca6:	9204      	strlt	r2, [sp, #16]
 800dca8:	7823      	ldrb	r3, [r4, #0]
 800dcaa:	2b2e      	cmp	r3, #46	; 0x2e
 800dcac:	d10c      	bne.n	800dcc8 <_svfiprintf_r+0x130>
 800dcae:	7863      	ldrb	r3, [r4, #1]
 800dcb0:	2b2a      	cmp	r3, #42	; 0x2a
 800dcb2:	d135      	bne.n	800dd20 <_svfiprintf_r+0x188>
 800dcb4:	9b03      	ldr	r3, [sp, #12]
 800dcb6:	1d1a      	adds	r2, r3, #4
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	9203      	str	r2, [sp, #12]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	bfb8      	it	lt
 800dcc0:	f04f 33ff 	movlt.w	r3, #4294967295
 800dcc4:	3402      	adds	r4, #2
 800dcc6:	9305      	str	r3, [sp, #20]
 800dcc8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dd94 <_svfiprintf_r+0x1fc>
 800dccc:	7821      	ldrb	r1, [r4, #0]
 800dcce:	2203      	movs	r2, #3
 800dcd0:	4650      	mov	r0, sl
 800dcd2:	f7f2 fa85 	bl	80001e0 <memchr>
 800dcd6:	b140      	cbz	r0, 800dcea <_svfiprintf_r+0x152>
 800dcd8:	2340      	movs	r3, #64	; 0x40
 800dcda:	eba0 000a 	sub.w	r0, r0, sl
 800dcde:	fa03 f000 	lsl.w	r0, r3, r0
 800dce2:	9b04      	ldr	r3, [sp, #16]
 800dce4:	4303      	orrs	r3, r0
 800dce6:	3401      	adds	r4, #1
 800dce8:	9304      	str	r3, [sp, #16]
 800dcea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcee:	4826      	ldr	r0, [pc, #152]	; (800dd88 <_svfiprintf_r+0x1f0>)
 800dcf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dcf4:	2206      	movs	r2, #6
 800dcf6:	f7f2 fa73 	bl	80001e0 <memchr>
 800dcfa:	2800      	cmp	r0, #0
 800dcfc:	d038      	beq.n	800dd70 <_svfiprintf_r+0x1d8>
 800dcfe:	4b23      	ldr	r3, [pc, #140]	; (800dd8c <_svfiprintf_r+0x1f4>)
 800dd00:	bb1b      	cbnz	r3, 800dd4a <_svfiprintf_r+0x1b2>
 800dd02:	9b03      	ldr	r3, [sp, #12]
 800dd04:	3307      	adds	r3, #7
 800dd06:	f023 0307 	bic.w	r3, r3, #7
 800dd0a:	3308      	adds	r3, #8
 800dd0c:	9303      	str	r3, [sp, #12]
 800dd0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd10:	4433      	add	r3, r6
 800dd12:	9309      	str	r3, [sp, #36]	; 0x24
 800dd14:	e767      	b.n	800dbe6 <_svfiprintf_r+0x4e>
 800dd16:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd1a:	460c      	mov	r4, r1
 800dd1c:	2001      	movs	r0, #1
 800dd1e:	e7a5      	b.n	800dc6c <_svfiprintf_r+0xd4>
 800dd20:	2300      	movs	r3, #0
 800dd22:	3401      	adds	r4, #1
 800dd24:	9305      	str	r3, [sp, #20]
 800dd26:	4619      	mov	r1, r3
 800dd28:	f04f 0c0a 	mov.w	ip, #10
 800dd2c:	4620      	mov	r0, r4
 800dd2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd32:	3a30      	subs	r2, #48	; 0x30
 800dd34:	2a09      	cmp	r2, #9
 800dd36:	d903      	bls.n	800dd40 <_svfiprintf_r+0x1a8>
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d0c5      	beq.n	800dcc8 <_svfiprintf_r+0x130>
 800dd3c:	9105      	str	r1, [sp, #20]
 800dd3e:	e7c3      	b.n	800dcc8 <_svfiprintf_r+0x130>
 800dd40:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd44:	4604      	mov	r4, r0
 800dd46:	2301      	movs	r3, #1
 800dd48:	e7f0      	b.n	800dd2c <_svfiprintf_r+0x194>
 800dd4a:	ab03      	add	r3, sp, #12
 800dd4c:	9300      	str	r3, [sp, #0]
 800dd4e:	462a      	mov	r2, r5
 800dd50:	4b0f      	ldr	r3, [pc, #60]	; (800dd90 <_svfiprintf_r+0x1f8>)
 800dd52:	a904      	add	r1, sp, #16
 800dd54:	4638      	mov	r0, r7
 800dd56:	f3af 8000 	nop.w
 800dd5a:	1c42      	adds	r2, r0, #1
 800dd5c:	4606      	mov	r6, r0
 800dd5e:	d1d6      	bne.n	800dd0e <_svfiprintf_r+0x176>
 800dd60:	89ab      	ldrh	r3, [r5, #12]
 800dd62:	065b      	lsls	r3, r3, #25
 800dd64:	f53f af2c 	bmi.w	800dbc0 <_svfiprintf_r+0x28>
 800dd68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dd6a:	b01d      	add	sp, #116	; 0x74
 800dd6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd70:	ab03      	add	r3, sp, #12
 800dd72:	9300      	str	r3, [sp, #0]
 800dd74:	462a      	mov	r2, r5
 800dd76:	4b06      	ldr	r3, [pc, #24]	; (800dd90 <_svfiprintf_r+0x1f8>)
 800dd78:	a904      	add	r1, sp, #16
 800dd7a:	4638      	mov	r0, r7
 800dd7c:	f7ff fd0c 	bl	800d798 <_printf_i>
 800dd80:	e7eb      	b.n	800dd5a <_svfiprintf_r+0x1c2>
 800dd82:	bf00      	nop
 800dd84:	0800e67c 	.word	0x0800e67c
 800dd88:	0800e686 	.word	0x0800e686
 800dd8c:	00000000 	.word	0x00000000
 800dd90:	0800dae1 	.word	0x0800dae1
 800dd94:	0800e682 	.word	0x0800e682

0800dd98 <_malloc_usable_size_r>:
 800dd98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd9c:	1f18      	subs	r0, r3, #4
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	bfbc      	itt	lt
 800dda2:	580b      	ldrlt	r3, [r1, r0]
 800dda4:	18c0      	addlt	r0, r0, r3
 800dda6:	4770      	bx	lr

0800dda8 <_init>:
 800dda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddaa:	bf00      	nop
 800ddac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddae:	bc08      	pop	{r3}
 800ddb0:	469e      	mov	lr, r3
 800ddb2:	4770      	bx	lr

0800ddb4 <_fini>:
 800ddb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddb6:	bf00      	nop
 800ddb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddba:	bc08      	pop	{r3}
 800ddbc:	469e      	mov	lr, r3
 800ddbe:	4770      	bx	lr
