library ieee;
use	ieee.std_logic_1164.all;
use	ieee.numeric_std.all;

entity MD is
	generic(ADDN : natural := 7; 
			  DATA_WIDTH : natural := 32);
	port(A, B	: in	std_logic_vector(DATA_WIDTH-1 downto 0);
		  R		: out std_logic_vector(DATA_WIDTH-1 downto 0)
	);

end entity;

architecture MD_arch of MD is

begin


end MD_arch;