---
layout: default
title: Projects
permalink: /projects/
description: Selected projects and case studies.
---
<section class="hero">
  <div class="container hero-content">
    <div>
      <span class="kicker">Projects</span>
      <h1>Building systems</h1>
      <h2>Research and build work across embedded, RF, and systems.</h2>
      <p>
        Selected projects spanning SoC design, embedded systems, and interactive hardware.
      </p>
    </div>
    <div class="hero-panel reveal">
      <h3>Focus areas</h3>
      <ul>
        <li><span>Embedded systems</span><strong>RTOS</strong></li>
        <li><span>Mixed-signal IC</span><strong>Design</strong></li>
        <li><span>Wearables</span><strong>Interaction</strong></li>
      </ul>
    </div>
  </div>
</section>

<section class="section">
  <div class="container">
    <h2 class="section-title">Research & Project Work</h2>
    <div class="list">
      <article class="list-item reveal">
        <div class="item-head">
          <h3>
            <a class="section-title-link" href="https://github.com/abhikkum/ESE5320/blob/main/project/Report/prj5.md">System-on-a-Chip Architecture: ARM+FPGA LZW Compression</a>
          </h3>
          <span class="item-date">Dec 2025</span>
        </div>
        <div class="item-tags">
          <span>SoC Architecture</span>
          <span>Ultra96/Zynq</span>
          <span>FPGA</span>
          <span>ARM NEON</span>
          <span>Vitis HLS</span>
          <span>DMA</span>
        </div>
        <ul class="item-points">
          <li>Mapped a CDC→SHA-256→Dedup→LZW pipeline across ARM cores and FPGA fabric for real-time compression.</li>
          <li>Achieved ~200 Mb/s throughput during demo with FPGA LZW offload and validated end-to-end correctness.</li>
          <li>Reported compression ratios up to ~1.96× on large files and documented system bottlenecks in data movement.</li>
        </ul>
      </article>
      <article class="list-item reveal">
        <div class="item-head">
          <h3>
            <a class="section-title-link" href="{{ "/files/docs/Spectrum_Analyzer.pdf" | relative_url }}">Spectrum Analyzer SoC Design and Tape-out (TSMC 180nm)</a>
          </h3>
          <span class="item-date">May 2025</span>
        </div>
        <div class="item-tags">
          <span>Analog IC</span>
          <span>RF</span>
          <span>Cadence Virtuoso</span>
          <span>PEX</span>
          <span>TSMC 180nm</span>
        </div>
        <ul class="item-points">
          <li>Designed a full-chip spectrum analyzer integrating PLL, mixer, filters, and I/O in Cadence Virtuoso on TSMC 180nm.</li>
          <li>Implemented analog/mixed-signal IPs including PLL, passive mixer, S/D converters, low-pass filter, and memory block.</li>
          <li>Validated blocks via PEX simulations; built testbench and measurement plan for chip specs.</li>
        </ul>
      </article>
      <article class="list-item reveal">
        <div class="item-head">
          <h3>
            <a class="section-title-link" href="{{ "/files/docs/adc.pdf" | relative_url }}">Pipeline ADC Design (1-bit per stage)</a>
          </h3>
          <span class="item-date">May 2025</span>
        </div>
        <div class="item-tags">
          <span>Mixed-signal</span>
          <span>ADC design</span>
          <span>MATLAB</span>
          <span>Comparator/DAC</span>
          <span>Verification</span>
        </div>
        <ul class="item-points">
          <li>Designed an 8-bit pipeline ADC (1-bit/stage) with clean bit alignment and simplified stage-level debugging.</li>
          <li>Built and verified key subblocks—T/H, comparator, DAC, and gain stages—meeting 2 MHz rate and &gt;43 dB SNDR.</li>
          <li>Validated via MATLAB INL/DNL/FFT; achieved 6.91 ENOB and 0.84 W power, analyzed FOM.</li>
        </ul>
      </article>
      <article class="list-item reveal">
        <div class="item-head">
          <h3>
            <a class="section-title-link" href="{{ "/files/docs/clb.pdf" | relative_url }}">Configurable Logic Block (CLB) Design & Optimization</a>
          </h3>
          <span class="item-date">Dec 2024</span>
        </div>
        <div class="item-tags">
          <span>Digital IC</span>
          <span>SRAM</span>
          <span>LUT</span>
          <span>Cadence 45nm</span>
          <span>DRC/LVS</span>
        </div>
        <ul class="item-points">
          <li>Designed a CLB in Cadence 45nm integrating a 16:1 LUT using SRAM, muxes, and control logic.</li>
          <li>Optimized LUT with internal inverters, transistor sizing, and SRAM precharge circuitry.</li>
          <li>Achieved 784.313 MHz, 723600 nm², and 2.2904 pJ; full DRC/LVS compliance.</li>
        </ul>
      </article>
      <article class="list-item reveal">
        <div class="item-head">
          <h3>
            <a class="section-title-link" href="https://ese5160.github.io/PLANT_SURVIVAL_SYSTEM/">Smart Plant Survival System</a>
          </h3>
          <span class="item-date">May 2025</span>
        </div>
        <div class="item-tags">
          <span>PCB design</span>
          <span>SAMD21</span>
          <span>FreeRTOS</span>
          <span>I2C</span>
          <span>Node-RED</span>
        </div>
        <ul class="item-points">
          <li>Designed a 4-layer PCB with SAMD21 and WINC1500 (PCBWAY) for automated plant monitoring/irrigation.</li>
          <li>Integrated soil, air, and NPK sensors with motor, pump, and buzzer over I2C using FreeRTOS.</li>
          <li>Built a Node-RED dashboard for remote control/alerts; improved irrigation and reduced water use by 25%.</li>
        </ul>
      </article>
      <article class="list-item reveal">
        <div class="item-head">
          <h3>
            <a class="section-title-link" href="https://upenn-embedded.github.io/final-project-dream-team/">DJ Gloves: Interactive Music Control System</a>
          </h3>
          <span class="item-date">Dec 2024</span>
        </div>
        <div class="item-tags">
          <span>Embedded C</span>
          <span>IMU</span>
          <span>Zigbee</span>
          <span>MIDI</span>
          <span>Sensor fusion</span>
        </div>
        <ul class="item-points">
          <li>Built a wearable mapping hand gestures and motion to MIDI control using IMU, LCDs, and sensor fusion.</li>
          <li>Used ADXL335 accelerometers, Neopixel rings, Zigbee (XBee S2C), ATMega32PB, and a custom Python MIDI bridge.</li>
          <li>Enabled low-latency gesture recognition and audio control via interrupt-driven sampling and SPI/LCD integration.</li>
        </ul>
      </article>
    </div>
  </div>
</section>
