{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713589240394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713589240397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 00:00:40 2024 " "Processing started: Sat Apr 20 00:00:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713589240397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589240397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589240397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713589240994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713589240994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Lab6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BASE base keypad_decoder.sv(1) " "Verilog HDL Declaration information at keypad_decoder.sv(1): object \"BASE\" differs only in case from object \"base\" in the same scope" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_decoder.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713589250774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex Controller.sv(7) " "Verilog HDL Declaration information at Controller.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713589250783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_ladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ladder " "Found entity 1: clk_ladder" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/clk_ladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/four2one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/binary2seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713589250805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589250805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713589250898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:INPUT " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:INPUT\"" {  } { { "Lab6.sv" "INPUT" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Lab6.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589250914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:INPUT\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:INPUT\|keypad_base:keypad_base\"" {  } { { "keypad_input.sv" "keypad_base" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_input.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589250948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:INPUT\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:INPUT\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_base.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589250961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:INPUT\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:INPUT\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.sv" "keypad_fsm" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_base.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:INPUT\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:INPUT\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_base.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251041 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "base keypad_decoder.sv(10) " "Verilog HDL Always Construct warning at keypad_decoder.sv(10): variable \"base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_decoder.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713589251057 "|Lab6|keypad_input:INPUT|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "base keypad_decoder.sv(35) " "Verilog HDL Always Construct warning at keypad_decoder.sv(35): variable \"base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_decoder.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713589251057 "|Lab6|keypad_input:INPUT|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:INPUT\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:INPUT\|shift_reg:shift_reg\"" {  } { { "keypad_input.sv" "shift_reg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_input.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Mux " "Elaborating entity \"Controller\" for hierarchy \"Controller:Mux\"" {  } { { "Lab6.sv" "Mux" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Lab6.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_ladder Controller:Mux\|clk_ladder:clock " "Elaborating entity \"clk_ladder\" for hierarchy \"Controller:Mux\|clk_ladder:clock\"" {  } { { "Controller.sv" "clock" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one Controller:Mux\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"Controller:Mux\|four2one:decoder\"" {  } { { "Controller.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Controller:Mux\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"Controller:Mux\|FSM:digit\"" {  } { { "Controller.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven Controller:Mux\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"Controller:Mux\|binary2seven:Hex\"" {  } { { "Controller.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/Controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589251177 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:INPUT\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|valid " "Found clock multiplexer keypad_input:INPUT\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|valid" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_decoder.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713589251375 "|Lab6|keypad_input:INPUT|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|valid"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713589251375 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:INPUT\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr8~0 " "Found clock multiplexer keypad_input:INPUT\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr8~0" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/keypad_decoder.sv" 40 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713589251488 "|Lab6|keypad_input:INPUT|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr8~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713589251488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713589251645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713589251752 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713589252180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/output_files/Lab6.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab6/Lab6/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589252211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713589252525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713589252525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713589252604 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713589252604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713589252604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713589252604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713589252628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 00:00:52 2024 " "Processing ended: Sat Apr 20 00:00:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713589252628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713589252628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713589252628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713589252628 ""}
