INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_1_2/lab1_1_2.srcs/sources_1/new/lab1_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_1_2/lab1_1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
