Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr  3 18:09:28 2024
| Host         : P2-03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           76 |
| No           | No                    | Yes                    |             149 |           81 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1040 |          488 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                 Enable Signal                |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                              |                                                      |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | CPU/pc/fifth/q_reg_2                                 |                2 |              5 |         2.50 |
| ~clock_IBUF_BUFG |                                              | CPU/holdIns/third/ctrl                               |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[11].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[13].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[14].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[15].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[18].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[12].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[25].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[3].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               24 |             32 |         1.33 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[4].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[5].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[17].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[6].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               28 |             32 |         1.14 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[16].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[19].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[1].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[26].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[28].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[2].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[30].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[31].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[21].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[22].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[23].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[24].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               24 |             32 |         1.33 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[27].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               31 |             32 |         1.03 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[29].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[20].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[7].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[9].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[8].w3  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/instruction2/twentyseven/gen_loop[10].w3 | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               17 |             32 |         1.88 |
| ~clock_IBUF_BUFG | CPU/md1/C1/T4/flip1/q_reg_1                  | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               39 |             48 |         1.23 |
| ~clock_IBUF_BUFG |                                              |                                                      |               75 |            130 |         1.73 |
| ~clock_IBUF_BUFG |                                              | RegisterFile/gen_loop[31].register0/thirtyone/reset2 |               79 |            144 |         1.82 |
+------------------+----------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


