{"vcs1":{"timestamp_begin":1682279221.477406837, "rt":0.83, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682279222.372510307, "rt":1.20, "ut":0.22, "st":0.25}}
{"link":{"timestamp_begin":1682279223.624752485, "rt":1.61, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279221.194459779}
{"VCS_COMP_START_TIME": 1682279221.194459779}
{"VCS_COMP_END_TIME": 1682279225.886210430}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340852}}
{"stitch_vcselab": {"peak_mem": 238988}}
