Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx9-2tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : reset

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/reset/reset.v" into library work
Parsing module <reset>.
ERROR:HDLCompiler:53 - "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/reset/reset.v" Line 2: <led> is not a port.
ERROR:HDLCompiler:329 - "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/reset/reset.v" Line 40: Target <led> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:598 - "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/reset/reset.v" Line 2: Module <reset> ignored due to previous errors.
Verilog file /home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/reset/reset.v ignored due to errors
--> 


Total memory usage is 308924 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

