{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:35:55 2009 " "Info: Processing started: Fri Jun 19 11:35:55 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Init_Module EP3C16F256C6 " "Info: Selected device EP3C16F256C6 for design \"Init_Module\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Info: Device EP3C5F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Wr_n " "Info: Pin Rg_Wr_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Wr_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 344 528 704 360 "Rg_Wr_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Wr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Cnt\[1\] " "Info: Pin M_Cnt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Cnt[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 304 1048 1224 320 "M_Cnt\[1..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 328 80 144 344 "M_Cnt\[0\]" "" } { 344 -56 8 360 "M_Cnt\[1\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Cnt\[0\] " "Info: Pin M_Cnt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Cnt[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 304 1048 1224 320 "M_Cnt\[1..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 328 80 144 344 "M_Cnt\[0\]" "" } { 344 -56 8 360 "M_Cnt\[1\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Init_Out_n " "Info: Pin Init_Out_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Init_Out_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 608 968 1144 624 "Init_Out_n" "" } { 48 72 136 64 "Init_Out_n" "" } { 456 472 544 472 "Init_Out_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init_Out_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock_Sel_n " "Info: Pin Clock_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clock_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 560 968 1144 576 "Clock_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[5\] " "Info: Pin M_Adr_Cnt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[5] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[4\] " "Info: Pin M_Adr_Cnt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[4] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[3\] " "Info: Pin M_Adr_Cnt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[2\] " "Info: Pin M_Adr_Cnt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[1\] " "Info: Pin M_Adr_Cnt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Adr_Cnt\[0\] " "Info: Pin M_Adr_Cnt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M_Adr_Cnt[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 864 824 1000 880 "M_Adr_Cnt\[5..0\]" "" } { 16 1008 1157 32 "M_Adr_Cnt\[5..0\],M_Cnt\[1..0\]" "" } { 512 696 784 528 "M_Adr_Cnt\[5..4\]" "" } { 408 696 784 424 "M_Adr_Cnt\[5..0\]" "" } { 248 784 872 264 "M_Adr_Cnt\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_Adr_Cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acq_Sel_n " "Info: Pin Acq_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acq_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 544 968 1144 560 "Acq_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acq_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ser_Sel_n " "Info: Pin Ser_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Ser_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 512 968 1144 528 "Ser_Sel_n" "" } { 944 360 464 960 "Ser_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ser_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Par_Sel_n " "Info: Pin Par_Sel_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Par_Sel_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 528 968 1144 544 "Par_Sel_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Par_Sel_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "New_Cycle " "Info: Pin New_Cycle not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { New_Cycle } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 672 919 1095 688 "New_Cycle" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Cycle } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Cnt_Reset " "Info: Pin P_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_Cnt_Reset } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 632 968 1144 648 "P_Cnt_Reset" "" } { 624 695 783 640 "P_Cnt_Reset" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Cnt_Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z_Enbl_Cs_n " "Info: Pin Z_Enbl_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Z_Enbl_Cs_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 800 824 1000 816 "Z_Enbl_Cs_n" "" } { 816 592 672 832 "Z_Enbl_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z_Enbl_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[3\] " "Info: Pin Rg_Adr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[2\] " "Info: Pin Rg_Adr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[1\] " "Info: Pin Rg_Adr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rg_Adr\[0\] " "Info: Pin Rg_Adr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rg_Adr[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 264 1048 1224 280 "Rg_Adr\[3..0\]" "" } { 928 360 464 944 "Rg_Adr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rg_Adr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z_Disbl_Cs_n " "Info: Pin Z_Disbl_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Z_Disbl_Cs_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 816 824 1000 832 "Z_Disbl_Cs_n" "" } { 832 592 672 848 "Z_Disbl_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z_Disbl_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Enbl_Cs_n " "Info: Pin D_Enbl_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { D_Enbl_Cs_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 840 824 1000 856 "D_Enbl_Cs_n" "" } { 848 592 672 864 "D_Enbl_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_Enbl_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[15\] " "Info: Pin ROM_Dat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[15] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[14\] " "Info: Pin ROM_Dat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[14] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[13\] " "Info: Pin ROM_Dat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[13] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[12\] " "Info: Pin ROM_Dat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[12] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[11\] " "Info: Pin ROM_Dat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[11] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[10\] " "Info: Pin ROM_Dat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[10] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[9\] " "Info: Pin ROM_Dat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[9] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[8\] " "Info: Pin ROM_Dat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[8] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[7\] " "Info: Pin ROM_Dat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[7] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[6\] " "Info: Pin ROM_Dat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[6] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[5\] " "Info: Pin ROM_Dat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[5] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[4\] " "Info: Pin ROM_Dat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[4] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[3\] " "Info: Pin ROM_Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[2\] " "Info: Pin ROM_Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[1\] " "Info: Pin ROM_Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Dat\[0\] " "Info: Pin ROM_Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ROM_Dat[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_Dat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_50 " "Info: Pin Clk_50 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_50 } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Locked " "Info: Pin Locked not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Locked } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 472 -56 112 488 "Locked" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Locked } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_1M " "Info: Pin Clk_1M not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_1M } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[11\] " "Info: Pin Cycle_Period\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[11] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[10\] " "Info: Pin Cycle_Period\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[10] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[9\] " "Info: Pin Cycle_Period\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[9] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[8\] " "Info: Pin Cycle_Period\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[8] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[7\] " "Info: Pin Cycle_Period\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[7] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[6\] " "Info: Pin Cycle_Period\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[6] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[5\] " "Info: Pin Cycle_Period\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[5] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[4\] " "Info: Pin Cycle_Period\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[4] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[3\] " "Info: Pin Cycle_Period\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[3] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[2\] " "Info: Pin Cycle_Period\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[2] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[1\] " "Info: Pin Cycle_Period\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[1] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cycle_Period\[0\] " "Info: Pin Cycle_Period\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Cycle_Period[0] } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stop_Cycling " "Info: Pin Stop_Cycling not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Stop_Cycling } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 736 -56 112 752 "Stop_Cycling" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stop_Cycling } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Init_On_n " "Info: Pin Init_On_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Init_On_n } } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 72 -56 112 88 "Init_On_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init_On_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_50~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_1M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clk_1M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 15 39 0 " "Info: Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 15 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] register lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] -2.703 ns " "Info: Slack time is -2.703 ns between source register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]\" and destination register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M destination 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_1M\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M destination 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_1M\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M source 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_1M\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M source 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_1M\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_1M~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_1M~inputclkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 4 REG Unassigned 1 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns   " "Info:   Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns   " "Info:   Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.519 ns - Longest register register " "Info: - Longest register to register delay is 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.130 ns) 0.788 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\] 2 COMB Unassigned 2 " "Info: 2: + IC(0.658 ns) + CELL(0.130 ns) = 0.788 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 131 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.436 ns) 1.839 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.615 ns) + CELL(0.436 ns) = 1.839 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.294 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1 4 COMB Unassigned 13 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 2.294 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.609 ns) 3.519 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 5 REG Unassigned 1 " "Info: 5: + IC(0.616 ns) + CELL(0.609 ns) = 3.519 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.32 % ) " "Info: Total cell delay = 1.630 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.889 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.519 ns register register " "Info: Estimated most critical path is register to register delay of 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\] 1 REG LAB_X27_Y16_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y16_N0; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.130 ns) 0.788 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\] 2 COMB LAB_X27_Y15_N0 2 " "Info: 2: + IC(0.658 ns) + CELL(0.130 ns) = 0.788 ns; Loc. = LAB_X27_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 131 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.436 ns) 1.839 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT 3 COMB LAB_X27_Y16_N0 1 " "Info: 3: + IC(0.615 ns) + CELL(0.436 ns) = 1.839 ns; Loc. = LAB_X27_Y16_N0; Fanout = 1; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.294 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1 4 COMB LAB_X27_Y16_N0 13 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 2.294 ns; Loc. = LAB_X27_Y16_N0; Fanout = 13; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.609 ns) 3.519 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 5 REG LAB_X29_Y16_N0 1 " "Info: 5: + IC(0.616 ns) + CELL(0.609 ns) = 3.519 ns; Loc. = LAB_X29_Y16_N0; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.32 % ) " "Info: Total cell delay = 1.630 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.889 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[11] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y0 X20_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Main_Test_01/Init_Module.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Main_Test_01/Init_Module.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:36:07 2009 " "Info: Processing ended: Fri Jun 19 11:36:07 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
