{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494257060979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 12:24:20 2017 " "Processing started: Mon May  8 12:24:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494257060982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../verilog/FPGA_TOP_MIV.v --source=../verilog/Lab2Lock.v --source=../verilog/LevelToPulse.v FPGA_TOP_MIV " "Command: quartus_map --read_settings_files=on --source=../verilog/FPGA_TOP_MIV.v --source=../verilog/Lab2Lock.v --source=../verilog/LevelToPulse.v FPGA_TOP_MIV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494257060983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494257061292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_TOP_MIV " "Found entity 1: FPGA_TOP_MIV" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494257061418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494257061418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab2Lock.v(110) " "Verilog HDL information at Lab2Lock.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/Lab2Lock.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494257061420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/lab2/verilog/Lab2Lock.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/lab2/verilog/Lab2Lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Lock " "Found entity 1: Lab2Lock" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/Lab2Lock.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494257061421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494257061421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/lab2/verilog/LevelToPulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/lab2/verilog/LevelToPulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulse " "Found entity 1: LevelToPulse" {  } { { "../verilog/LevelToPulse.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/LevelToPulse.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494257061422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494257061422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_TOP_MIV " "Elaborating entity \"FPGA_TOP_MIV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494257061509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelToPulse LevelToPulse:LockEnterPulse " "Elaborating entity \"LevelToPulse\" for hierarchy \"LevelToPulse:LockEnterPulse\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "LockEnterPulse" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494257061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2Lock Lab2Lock:Lab2LockFSM " "Elaborating entity \"Lab2Lock\" for hierarchy \"Lab2Lock:Lab2LockFSM\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "Lab2LockFSM" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494257061540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B GND " "Pin \"LED_B\" is stuck at GND" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LED_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[3\] VCC " "Pin \"LEDM_R\[3\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[4\] VCC " "Pin \"LEDM_R\[4\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[5\] VCC " "Pin \"LEDM_R\[5\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[6\] VCC " "Pin \"LEDM_R\[6\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[7\] VCC " "Pin \"LEDM_R\[7\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494257062250 "|FPGA_TOP_MIV|LEDM_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494257062250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494257062468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494257062673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Área de trabalho/lab2/fpga/FPGA_TOP_MIV.map.smsg " "Generated suppressed messages file /home/aluno/Área de trabalho/lab2/fpga/FPGA_TOP_MIV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494257062712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494257062904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062904 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Área de trabalho/lab2/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494257062994 "|FPGA_TOP_MIV|KEY[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494257062994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494257062995 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494257062995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494257062995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494257062995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494257063012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 12:24:23 2017 " "Processing ended: Mon May  8 12:24:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494257063012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494257063012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494257063012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494257063012 ""}
