// Seed: 2433321455
module module_0;
  always_comb
  `define pp_1 0
  logic [7:0][1] id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
program module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wand id_3;
  assign id_2 = {id_1{1}};
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = -1'b0;
  module_3 modCall_1 ();
  wire id_3;
endmodule
module module_3;
  wire id_1;
  wire id_4;
endmodule
module module_4 (
    output tri id_0,
    output wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input wand id_4,
    output wand id_5,
    input supply0 id_6,
    input wire id_7,
    input tri id_8,
    output tri id_9,
    output wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input uwire id_15,
    input uwire id_16,
    input wire id_17,
    output supply0 id_18,
    input wire id_19,
    input uwire id_20,
    output supply1 id_21,
    input supply1 id_22,
    input tri0 id_23,
    output wor id_24,
    input supply1 id_25,
    input supply1 id_26,
    input supply0 id_27,
    input supply0 id_28,
    output uwire id_29,
    input tri id_30,
    input tri1 id_31,
    output tri id_32,
    input supply0 void id_33,
    output tri1 id_34,
    output supply0 id_35,
    input uwire id_36,
    output supply0 id_37,
    output wand id_38,
    output supply1 id_39,
    output wire id_40,
    input wand id_41
);
  wire id_43;
  assign id_24 = -1'b0;
  wire id_44;
  module_3 modCall_1 ();
  wire id_45;
  assign id_18 = 1;
  wire id_46;
  always_comb $display;
  assign id_18 = 1;
  wire id_47;
  assign id_5 = -1;
  assign id_5 = 1;
endmodule
