Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd" in Library work.
Architecture rtl of Entity uart is up to date.
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/loopback.vhd" in Library work.
Entity <loopback> compiled.
Entity <loopback> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/top.vhd" in Library work.
Architecture rtl of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <LOOPBACK> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <rtl>) with generics.
	BAUD_RATE = 9600
	CLOCK_FREQUENCY = 50000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <rtl>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <LOOPBACK> in library <work> (Architecture <rtl>).
Entity <LOOPBACK> analyzed. Unit <LOOPBACK> generated.

Analyzing generic Entity <UART> in library <work> (Architecture <rtl>).
	BAUD_RATE = 9600
	CLOCK_FREQUENCY = 50000000
Entity <UART> analyzed. Unit <UART> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd".
    Found finite state machine <FSM_0> for signal <uart_tx_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <uart_rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rx_wait_start_synchronise                      |
    | Power Up State     | rx_wait_start_synchronise                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit down counter for signal <baud_counter>.
    Found 9-bit down counter for signal <oversample_baud_counter>.
    Found 1-bit register for signal <oversample_baud_tick>.
    Found 1-bit register for signal <uart_rx_bit>.
    Found 1-bit 4-to-1 multiplexer for signal <uart_rx_bit$mux0000>.
    Found 3-bit up counter for signal <uart_rx_count>.
    Found 8-bit register for signal <uart_rx_data_block>.
    Found 1-bit register for signal <uart_rx_data_in_ack>.
    Found 1-bit register for signal <uart_rx_data_out_stb>.
    Found 2-bit updown counter for signal <uart_rx_filter>.
    Found 2-bit comparator greatequal for signal <uart_rx_filter$cmp_ge0000> created at line 295.
    Found 2-bit comparator lessequal for signal <uart_rx_filter$cmp_le0000> created at line 296.
    Found 2-bit comparator less for signal <uart_rx_filter$cmp_lt0000> created at line 295.
    Found 4-bit comparator equal for signal <uart_rx_sample_tick$cmp_eq0000> created at line 276.
    Found 4-bit register for signal <uart_rx_sync_clock>.
    Found 3-bit up counter for signal <uart_tx_count>.
    Found 1-bit register for signal <uart_tx_data>.
    Found 8-bit register for signal <uart_tx_data_block>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <UART> synthesized.


Synthesizing Unit <LOOPBACK>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/loopback.vhd".
    Found 8-bit register for signal <uart_data_in>.
    Found 1-bit register for signal <uart_data_in_stb>.
    Found 1-bit register for signal <uart_data_out_ack>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <LOOPBACK> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/top.vhd".
    Found 1-bit register for signal <USB_RS232_TXD>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <reset_sync>.
    Found 1-bit register for signal <rx>.
    Found 1-bit register for signal <rx_sync>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 2
 4-bit down counter                                    : 1
 9-bit down counter                                    : 1
# Registers                                            : 16
 1-bit register                                        : 12
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 4
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 2-bit comparator lessequal                            : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <LOOPBACK_inst1/UART_inst1/uart_rx_state/FSM> on signal <uart_rx_state[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 rx_wait_start_synchronise | 00
 rx_get_start_bit          | 01
 rx_get_data               | 11
 rx_get_stop_bit           | 10
---------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LOOPBACK_inst1/UART_inst1/uart_tx_state/FSM> on signal <uart_tx_state[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 000
 wait_for_tick  | 001
 send_start_bit | 011
 transmit_data  | 010
 send_stop_bit  | 110
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 5
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 2
 4-bit down counter                                    : 1
 9-bit down counter                                    : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 4
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 2-bit comparator lessequal                            : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <UART> ...

Optimizing unit <LOOPBACK> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 2.
FlipFlop reset has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TOP> :
	Found 2-bit shift register for signal <rx>.
Unit <TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 104
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 1
#      LUT2                        : 13
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT4                        : 25
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXCY                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 66
#      FD                          : 5
#      FDC                         : 22
#      FDCE                        : 18
#      FDP                         : 3
#      FDPE                        : 8
#      FDR                         : 1
#      FDRE                        : 9
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       53  out of   2448     2%  
 Number of Slice Flip Flops:             66  out of   4896     1%  
 Number of 4 input LUTs:                 86  out of   4896     1%  
    Number used as logic:                85
    Number used as Shift registers:       1
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of     92     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_Y3                           | BUFGP                  | 67    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                               | Load  |
-----------------------------------+-----------------------------------------------+-------+
reset(reset:Q)                     | NONE(LOOPBACK_inst1/UART_inst1/baud_counter_0)| 51    |
-----------------------------------+-----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.921ns (Maximum Frequency: 168.890MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_Y3'
  Clock period: 5.921ns (frequency: 168.890MHz)
  Total number of paths / destination ports: 704 / 108
-------------------------------------------------------------------------
Delay:               5.921ns (Levels of Logic = 4)
  Source:            LOOPBACK_inst1/UART_inst1/uart_tx_state_FSM_FFd3 (FF)
  Destination:       LOOPBACK_inst1/UART_inst1/uart_tx_data_block_0 (FF)
  Source Clock:      CLOCK_Y3 rising
  Destination Clock: CLOCK_Y3 rising

  Data Path: LOOPBACK_inst1/UART_inst1/uart_tx_state_FSM_FFd3 to LOOPBACK_inst1/UART_inst1/uart_tx_data_block_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.591   0.899  LOOPBACK_inst1/UART_inst1/uart_tx_state_FSM_FFd3 (LOOPBACK_inst1/UART_inst1/uart_tx_state_FSM_FFd3)
     LUT2:I1->O            1   0.704   0.499  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_mux0000<0>1_SW0 (N47)
     LUT4_D:I1->O          6   0.704   0.673  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_mux0000<0>1 (LOOPBACK_inst1/UART_inst1/N11)
     LUT4_L:I3->LO         1   0.704   0.135  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_mux0000<5>_SW0_SW0 (N33)
     LUT3:I2->O            1   0.704   0.000  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_mux0000<5> (LOOPBACK_inst1/UART_inst1/uart_tx_data_block_mux0000<5>)
     FDC:D                     0.308          LOOPBACK_inst1/UART_inst1/uart_tx_data_block_5
    ----------------------------------------
    Total                      5.921ns (3.715ns logic, 2.206ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_Y3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            USB_RS232_RXD (PAD)
  Destination:       Mshreg_rx (FF)
  Destination Clock: CLOCK_Y3 rising

  Data Path: USB_RS232_RXD to Mshreg_rx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  USB_RS232_RXD_IBUF (USB_RS232_RXD_IBUF)
     SRL16:D                   0.421          Mshreg_rx
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_Y3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            USB_RS232_TXD (FF)
  Destination:       USB_RS232_TXD (PAD)
  Source Clock:      CLOCK_Y3 rising

  Data Path: USB_RS232_TXD to USB_RS232_TXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  USB_RS232_TXD (USB_RS232_TXD_OBUF)
     OBUF:I->O                 3.272          USB_RS232_TXD_OBUF (USB_RS232_TXD)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 11.73 secs
 
--> 


Total memory usage is 169424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

