Warning (10268): Verilog HDL information at contadorXY.sv(8): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv Line: 8
Warning (10268): Verilog HDL information at regfile1x24b.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv Line: 14
Warning (10268): Verilog HDL information at temporizador.sv(5): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv Line: 5
