[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/harry09119/sparse_study/hw/target/scala-2.12/base_2.12-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/PErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/PErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/PE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/PE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/Tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/Tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/OS_SA_To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/OS_SA_To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/OS_SA_To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/OS_SA_To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/Tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/Tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/PE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/PE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/Tile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/Tile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/OS_SA_To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/OS_SA_To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	os_sa/PErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/os_sa/PErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/PErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/PErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/PE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/PE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/Tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/Tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/Tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/Tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/Sp_OS_To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/Sp_OS_To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/PE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/PE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/Tile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/Tile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/Sp_OS_To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/Sp_OS_To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/PErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/PErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sp_os_sa/Sp_OS_To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sp_os_sa/Sp_OS_To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/IS_SA_To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/IS_SA_To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/PErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/PErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/PE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/PE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/IS_SA_To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/IS_SA_To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/Tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/Tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/Tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/Tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/PE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/PE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/IS_SA_To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/IS_SA_To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/Tile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/Tile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	is_sa/PErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/is_sa/PErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpPE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpPE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpTile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpTile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpPErow$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpPErow$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpPErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpPErow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpPE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpPE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/To_Verilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpPErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpPErow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/To_Verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpTile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpTile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpPE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpPE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/To_Verilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sparse_sa/SpTile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/sparse_sa/SpTile$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	base[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/base[0m
[0m[[0m[0mdebug[0m] [0m[0m	base/Base.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/base/Base.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	base/Base$State$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/base/Base$State$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	base/Base$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/harry09119/sparse_study/hw/target/scala-2.12/classes/base/Base$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
