--------->   group: 0   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.DmaIn.layer.copy_in_PPQ_Variable_222
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.0
  1. mpu1.Conv2d.layer.Conv_288_im_0.1
---------------------------------------------
[0xf4c0000100400000] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0,mpu1] sync_id[0]
[0b 11110100 11000000 00000000 00000001 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000001] [21-6][sync_id][0] [5-0][reserve][0]

[0xf8c0018040000000] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[6] hardlayer_num[1] cmd_id[0] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 10000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][110] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0001000008000008] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[8bit] src_line_size[8] src_line_stride[8]
[0b 00000000 00000001 00000000 00000000 00001000 00000000 00000000 00001000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][1] [47-24][src_line_size][1000] [23-0][src_line_stride][1000]

[0x00400005000000a0] DMA_IN_INFO_1: [0x01] src_patch_size[160] src_patch_stride[160]
[0b 00000000 01000000 00000000 00000101 00000000 00000000 00000000 10100000]  [63-54][opcode][1] [53-27][src_patch_size][ 10100000] [26-0][src_patch_stride][ 10100000]

[0x008000000001ec00] DMA_IN_INFO_2: [0x02] src_offset_addr[0] dst_addr[125952]
[0b 00000000 10000000 00000000 00000000 00000000 00000001 11101100 00000000]  [63-54][opcode][10] [53-27][src_offset_addr][0] [26-0][dst_addr][1 11101100 00000000]

[0x00c004c004c03fdb] DMA_IN_INFO_3: [0x03] src_hsize[19] src_wsize[19] src_ch[255] src_layout[npufmt] dst_layout[npufmt]
[0b 00000000 11000000 00000100 11000000 00000100 11000000 00111111 11011011]  [63-54][opcode][11] [53-38][src_hsize][10011] [37-22][src_wsize][10011] [21-6][src_ch][ 11111111] [5-3][src_layout][11] [3-0][dst_layout][11]

[0x0110000000000000] DMA_IN_INFO_4: [0x04] data_type[feature_map] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[0] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00010000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100] [53-52][data_type][1] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][0] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0x014a400000000000] DMA_IN_INFO_5: [0x05] dst_bit_width[8bit] src_dtype[fp] dst_dtype[fp] decomp_wgt_mode[sec] wgt_gptq_zeros_cfg_en[disable] wgt_gptq_zeros_cfg[0] wgt_gptq_scales_cfg_en[disable] wgt_gptq_scales_cfg[0]
[0b 00000001 01001010 01000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-51][dst_bit_width][1] [50-48][src_dtype][10] [47-45][dst_dtype][10] [44-44][decomp_wgt_mode][0] [43-43][wgt_gptq_zeros_cfg_en][0] [42-39][wgt_gptq_zeros_cfg][0] [38-38][wgt_gptq_scales_cfg_en][0] [37-22][wgt_gptq_scales_cfg][0] [21-0][reserve][0]

[0xfcd2575cb2200000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[1230861000] Preemption_indi[1]
[0b 11111100 11010010 01010111 01011100 10110010 00100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][1001001 01011101 01110010 11001000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 1   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.0.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.0
---------------------------------------------
[0xf500000000400000] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[0]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][0] [5-0][reserve][0]

[0xf900014040000000] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[0]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000000000000] DMA_IN_INFO_2: [0x02] src_offset_addr[0] dst_addr[0]
[0b 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][10] [53-27][src_offset_addr][0] [26-0][dst_addr][0]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0f050200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132708160] Preemption_indi[1]
[0b 11111101 00010000 11100000 11110000 01010000 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11000001 01000000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 2   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.0
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.DmaIn.layer.copy_in_PPQ_Variable_222
  1. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.0.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400060000000000] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0,npu_dma_in_ch1] sync_clr[] sync_id[0]
[0b 11110100 00000000 00000110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][11000] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xf80002c040000000] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[0]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f600000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[125952] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01100000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101100 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c800040000050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[4] mode[non_cascade] wgt_addr[0] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00000000 00000100 00000000 00000000 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][100] [31-31][mode][0] [30-12][wgt_addr][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000010] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[16]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000000 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc0347d2e6e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[220154779] Preemption_indi[1]
[0b 11111100 00000011 01000111 11010010 11100110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1101 00011111 01001011 10011011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 3   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.1.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.1
---------------------------------------------
[0xf500000100000040] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[1]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1] [5-0][reserve][0]

[0xf900014040000040] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[1]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000040000008] DMA_IN_INFO_2: [0x02] src_offset_addr[8] dst_addr[8]
[0b 00000000 10000000 00000000 00000000 01000000 00000000 00000000 00001000]  [63-54][opcode][10] [53-27][src_offset_addr][1000] [26-0][dst_addr][1000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0f062200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206450056] Preemption_indi[1]
[0b 11111101 00100000 11100000 11110000 01100010 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11000001 10001000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 4   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.1
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.DmaIn.layer.copy_in_PPQ_Variable_222
  1. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.1.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680060000000000] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0,npu_dma_in_ch1] sync_clr[] sync_id[0]
[0b 11110110 10000000 00000110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][11000] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xfa8002c040000000] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[0]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f650000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126112] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01100101 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101100 10100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8000c0000850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[12] mode[non_cascade] wgt_addr[8] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00000000 00001100 00000000 00000000 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1100] [31-31][mode][0] [30-12][wgt_addr][1000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000150] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[336]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000001 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe83e7f478e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[262132195] Preemption_indi[1]
[0b 11111110 10000011 11100111 11110100 01111000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][1111 10011111 11010001 11100011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 5   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.2.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.2
---------------------------------------------
[0xf500000000400080] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[2]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000000 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10] [5-0][reserve][0]

[0xf900014040000080] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[2]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000080002810] DMA_IN_INFO_2: [0x02] src_offset_addr[16] dst_addr[10256]
[0b 00000000 10000000 00000000 00000000 10000000 00000000 00101000 00010000]  [63-54][opcode][10] [53-27][src_offset_addr][10000] [26-0][dst_addr][101000 00010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fa74200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280202192] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111010 01110100 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11101001 11010000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 6   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.2
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.2.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000040] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[1]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1] [5-0][reserve][0]

[0xf80002c040000040] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[1]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f6a0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126272] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01101010 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101101 01000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828140281050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10260] mode[non_cascade] wgt_addr[10256] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 00010100 00000010 10000001 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 00010100] [31-31][mode][0] [30-12][wgt_addr][101000 00010000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000290] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[656]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000010 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e8201ae00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262176875] Preemption_indi[1]
[0b 11111100 00000011 11101000 00100000 00011010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100000 10000000 01101011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 7   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.3.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.3
---------------------------------------------
[0xf5000001000000c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[3]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][11] [5-0][reserve][0]

[0xf9000140400000c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[3]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800000c0002818] DMA_IN_INFO_2: [0x02] src_offset_addr[24] dst_addr[10264]
[0b 00000000 10000000 00000000 00000000 11000000 00000000 00101000 00011000]  [63-54][opcode][10] [53-27][src_offset_addr][11000] [26-0][dst_addr][101000 00011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fa86200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58976792] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111010 10000110 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11101010 00011000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 8   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.3
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.3.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000040] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[1]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1] [5-0][reserve][0]

[0xfa8002c040000040] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[1]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f6f0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126432] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01101111 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101101 11100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8281c0281850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10268] mode[non_cascade] wgt_addr[10264] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 00011100 00000010 10000001 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 00011100] [31-31][mode][0] [30-12][wgt_addr][101000 00011000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0003d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[976]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000011 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848841ace00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304154291] Preemption_indi[1]
[0b 11111110 10000100 10001000 01000001 10101100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100001 00000110 10110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 9   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.4.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.4
---------------------------------------------
[0xf500000000400100] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[4]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000001 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][100] [5-0][reserve][0]

[0xf900014040000100] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[4]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000100002820] DMA_IN_INFO_2: [0x02] src_offset_addr[32] dst_addr[10272]
[0b 00000000 10000000 00000000 00000001 00000000 00000000 00101000 00100000]  [63-54][opcode][10] [53-27][src_offset_addr][100000] [26-0][dst_addr][101000 00100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fa98600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132718689] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111010 10011000 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11101010 01100001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 10   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.4
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.4.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000080] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[2]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][10] [5-0][reserve][0]

[0xf80002c040000080] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[2]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f740000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126592] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01110100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101110 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828240282050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10276] mode[non_cascade] wgt_addr[10272] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 00100100 00000010 10000010 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 00100100] [31-31][mode][0] [30-12][wgt_addr][101000 00100000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000510] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[1296]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000101 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][101 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e8634ee00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262245691] Preemption_indi[1]
[0b 11111100 00000011 11101000 01100011 01001110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100001 10001101 00111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 11   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.5.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.5
---------------------------------------------
[0xf500000100000140] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[5]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][101] [5-0][reserve][0]

[0xf900014040000140] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[5]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000140002828] DMA_IN_INFO_2: [0x02] src_offset_addr[40] dst_addr[10280]
[0b 00000000 10000000 00000000 00000001 01000000 00000000 00101000 00101000]  [63-54][opcode][10] [53-27][src_offset_addr][101000] [26-0][dst_addr][101000 00101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0faaa600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206460585] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111010 10101010 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11101010 10101001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 12   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.5
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.5.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000080] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[2]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][10] [5-0][reserve][0]

[0xfa8002c040000080] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[2]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f790000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126752] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01111001 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101111 00100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8282c0282850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10284] mode[non_cascade] wgt_addr[10280] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 00101100 00000010 10000010 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 00101100] [31-31][mode][0] [30-12][wgt_addr][101000 00101000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000650] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[1616]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000110 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][110 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848884e0e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304223107] Preemption_indi[1]
[0b 11111110 10000100 10001000 10000100 11100000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100010 00010011 10000011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 13   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.6.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.6
---------------------------------------------
[0xf500000000400180] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[6]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000001 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][110] [5-0][reserve][0]

[0xf900014040000180] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[6]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000180002830] DMA_IN_INFO_2: [0x02] src_offset_addr[48] dst_addr[10288]
[0b 00000000 10000000 00000000 00000001 10000000 00000000 00101000 00110000]  [63-54][opcode][10] [53-27][src_offset_addr][110000] [26-0][dst_addr][101000 00110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fabc600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280202481] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111010 10111100 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11101010 11110001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 14   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.6
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.6.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf4000400000000c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[3]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][11] [5-0][reserve][0]

[0xf80002c0400000c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[3]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f7e0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126912] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01111110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101111 11000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828340283050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10292] mode[non_cascade] wgt_addr[10288] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 00110100 00000010 10000011 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 00110100] [31-31][mode][0] [30-12][wgt_addr][101000 00110000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000790] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[1936]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000111 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][111 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e8a682e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262314507] Preemption_indi[1]
[0b 11111100 00000011 11101000 10100110 10000010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100010 10011010 00001011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 15   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.7.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.7
---------------------------------------------
[0xf5000001000001c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[7]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000001 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][111] [5-0][reserve][0]

[0xf9000140400001c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[7]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800001c0002838] DMA_IN_INFO_2: [0x02] src_offset_addr[56] dst_addr[10296]
[0b 00000000 10000000 00000000 00000001 11000000 00000000 00101000 00111000]  [63-54][opcode][10] [53-27][src_offset_addr][111000] [26-0][dst_addr][101000 00111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0face600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58977081] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111010 11001110 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11101011 00111001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 16   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.7
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.7.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf6800400000000c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[3]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][11] [5-0][reserve][0]

[0xfa8002c0400000c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[3]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f830000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127072] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10000011 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110000 01100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8283c0283850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10300] mode[non_cascade] wgt_addr[10296] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 00111100 00000010 10000011 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 00111100] [31-31][mode][0] [30-12][wgt_addr][101000 00111000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0008d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[2256]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001000 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1000 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe8488c814e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304291923] Preemption_indi[1]
[0b 11111110 10000100 10001000 11001000 00010100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100011 00100000 01010011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 17   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.8.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.8
---------------------------------------------
[0xf500000000400200] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[8]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000010 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1000] [5-0][reserve][0]

[0xf900014040000200] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[8]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000200002840] DMA_IN_INFO_2: [0x02] src_offset_addr[64] dst_addr[10304]
[0b 00000000 10000000 00000000 00000010 00000000 00000000 00101000 01000000]  [63-54][opcode][10] [53-27][src_offset_addr][1000000] [26-0][dst_addr][101000 01000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fae0a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132718978] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111010 11100000 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11101011 10000010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 18   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.8
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.8.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000100] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[4]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][100] [5-0][reserve][0]

[0xf80002c040000100] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[4]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f880000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127232] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10001000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110001 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828440284050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10308] mode[non_cascade] wgt_addr[10304] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01000100 00000010 10000100 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01000100] [31-31][mode][0] [30-12][wgt_addr][101000 01000000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000a10] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[2576]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001010 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1010 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e8e9b6e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262383323] Preemption_indi[1]
[0b 11111100 00000011 11101000 11101001 10110110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100011 10100110 11011011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 19   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.9.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.9
---------------------------------------------
[0xf500000100000240] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[9]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000010 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1001] [5-0][reserve][0]

[0xf900014040000240] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[9]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000240002848] DMA_IN_INFO_2: [0x02] src_offset_addr[72] dst_addr[10312]
[0b 00000000 10000000 00000000 00000010 01000000 00000000 00101000 01001000]  [63-54][opcode][10] [53-27][src_offset_addr][1001000] [26-0][dst_addr][101000 01001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0faf2a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206460874] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111010 11110010 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11101011 11001010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 20   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.9
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.9.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000100] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[4]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][100] [5-0][reserve][0]

[0xfa8002c040000100] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[4]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f8d0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127392] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10001101 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110001 10100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8284c0284850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10316] mode[non_cascade] wgt_addr[10312] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01001100 00000010 10000100 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01001100] [31-31][mode][0] [30-12][wgt_addr][101000 01001000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000b50] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[2896]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001011 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1011 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe84890b48e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304360739] Preemption_indi[1]
[0b 11111110 10000100 10001001 00001011 01001000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100100 00101101 00100011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 21   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.10.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.10
---------------------------------------------
[0xf500000000400280] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[10]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000010 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1010] [5-0][reserve][0]

[0xf900014040000280] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[10]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1010] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000280002850] DMA_IN_INFO_2: [0x02] src_offset_addr[80] dst_addr[10320]
[0b 00000000 10000000 00000000 00000010 10000000 00000000 00101000 01010000]  [63-54][opcode][10] [53-27][src_offset_addr][1010000] [26-0][dst_addr][101000 01010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fb04a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280202770] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111011 00000100 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11101100 00010010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 22   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.10
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.10.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000140] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[5]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][101] [5-0][reserve][0]

[0xf80002c040000140] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[5]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f920000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127552] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10010010 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110010 01000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828540285050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10324] mode[non_cascade] wgt_addr[10320] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01010100 00000010 10000101 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01010100] [31-31][mode][0] [30-12][wgt_addr][101000 01010000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000c90] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[3216]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001100 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1100 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e92ceae00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262452139] Preemption_indi[1]
[0b 11111100 00000011 11101001 00101100 11101010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100100 10110011 10101011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 23   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.11.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.11
---------------------------------------------
[0xf5000001000002c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[11]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000010 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1011] [5-0][reserve][0]

[0xf9000140400002c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[11]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1011] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800002c0002858] DMA_IN_INFO_2: [0x02] src_offset_addr[88] dst_addr[10328]
[0b 00000000 10000000 00000000 00000010 11000000 00000000 00101000 01011000]  [63-54][opcode][10] [53-27][src_offset_addr][1011000] [26-0][dst_addr][101000 01011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fb16a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58977370] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111011 00010110 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11101100 01011010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 24   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.11
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.11.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000140] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[5]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][101] [5-0][reserve][0]

[0xfa8002c040000140] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[5]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f970000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127712] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10010111 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110010 11100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8285c0285850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10332] mode[non_cascade] wgt_addr[10328] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01011100 00000010 10000101 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01011100] [31-31][mode][0] [30-12][wgt_addr][101000 01011000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000dd0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[3536]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001101 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1101 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe84894e7ce00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304429555] Preemption_indi[1]
[0b 11111110 10000100 10001001 01001110 01111100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100101 00111001 11110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 25   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.12.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.12
---------------------------------------------
[0xf500000000400300] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[12]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000011 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1100] [5-0][reserve][0]

[0xf900014040000300] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[12]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1100] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000300002860] DMA_IN_INFO_2: [0x02] src_offset_addr[96] dst_addr[10336]
[0b 00000000 10000000 00000000 00000011 00000000 00000000 00101000 01100000]  [63-54][opcode][10] [53-27][src_offset_addr][1100000] [26-0][dst_addr][101000 01100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fb28e00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132719267] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111011 00101000 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11101100 10100011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 26   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.12
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.12.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000180] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[6]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][110] [5-0][reserve][0]

[0xf80002c040000180] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[6]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f9c0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127872] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10011100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110011 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828640286050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10340] mode[non_cascade] wgt_addr[10336] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01100100 00000010 10000110 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01100100] [31-31][mode][0] [30-12][wgt_addr][101000 01100000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000f10] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[3856]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001111 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1111 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e9701ee00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262520955] Preemption_indi[1]
[0b 11111100 00000011 11101001 01110000 00011110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100101 11000000 01111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 27   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.13.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.13
---------------------------------------------
[0xf500000100000340] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[13]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000011 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1101] [5-0][reserve][0]

[0xf900014040000340] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[13]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1101] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000340002868] DMA_IN_INFO_2: [0x02] src_offset_addr[104] dst_addr[10344]
[0b 00000000 10000000 00000000 00000011 01000000 00000000 00101000 01101000]  [63-54][opcode][10] [53-27][src_offset_addr][1101000] [26-0][dst_addr][101000 01101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0fb3ae00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206461163] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111011 00111010 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11101100 11101011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 28   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.13
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.13.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000180] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[6]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][110] [5-0][reserve][0]

[0xfa8002c040000180] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[6]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fa10000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128032] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10100001 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110100 00100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8286c0286850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10348] mode[non_cascade] wgt_addr[10344] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01101100 00000010 10000110 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01101100] [31-31][mode][0] [30-12][wgt_addr][101000 01101000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001050] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[4176]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010000 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10000 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848991b0e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304498371] Preemption_indi[1]
[0b 11111110 10000100 10001001 10010001 10110000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100110 01000110 11000011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 29   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.14.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.14
---------------------------------------------
[0xf500000000400380] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[14]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000011 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1110] [5-0][reserve][0]

[0xf900014040000380] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[14]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1110] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000380002870] DMA_IN_INFO_2: [0x02] src_offset_addr[112] dst_addr[10352]
[0b 00000000 10000000 00000000 00000011 10000000 00000000 00101000 01110000]  [63-54][opcode][10] [53-27][src_offset_addr][1110000] [26-0][dst_addr][101000 01110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fb4ce00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280203059] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111011 01001100 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11101101 00110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 30   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.14
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.14.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf4000400000001c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[7]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][111] [5-0][reserve][0]

[0xf80002c0400001c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[7]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fa60000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128192] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10100110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110100 11000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828740287050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10356] mode[non_cascade] wgt_addr[10352] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01110100 00000010 10000111 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01110100] [31-31][mode][0] [30-12][wgt_addr][101000 01110000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001190] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[4496]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010001 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10001 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e9b352e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262589771] Preemption_indi[1]
[0b 11111100 00000011 11101001 10110011 01010010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100110 11001101 01001011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 31   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.15.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.15
---------------------------------------------
[0xf5000001000003c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[15]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000011 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1111] [5-0][reserve][0]

[0xf9000140400003c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[15]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1111] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800003c0002878] DMA_IN_INFO_2: [0x02] src_offset_addr[120] dst_addr[10360]
[0b 00000000 10000000 00000000 00000011 11000000 00000000 00101000 01111000]  [63-54][opcode][10] [53-27][src_offset_addr][1111000] [26-0][dst_addr][101000 01111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fb5ee00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58977659] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111011 01011110 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11101101 01111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 32   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.15
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.15.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf6800400000001c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[7]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][111] [5-0][reserve][0]

[0xfa8002c0400001c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[7]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fab0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128352] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10101011 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110101 01100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8287c0287850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10364] mode[non_cascade] wgt_addr[10360] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 01111100 00000010 10000111 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 01111100] [31-31][mode][0] [30-12][wgt_addr][101000 01111000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0012d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[4816]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010010 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10010 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe8489d4e4e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304567187] Preemption_indi[1]
[0b 11111110 10000100 10001001 11010100 11100100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00100111 01010011 10010011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 33   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.16.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.16
---------------------------------------------
[0xf500000000400400] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[16]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000100 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10000] [5-0][reserve][0]

[0xf900014040000400] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[16]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000100 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10000] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000400002880] DMA_IN_INFO_2: [0x02] src_offset_addr[128] dst_addr[10368]
[0b 00000000 10000000 00000000 00000100 00000000 00000000 00101000 10000000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10000000] [26-0][dst_addr][101000 10000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fb71200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132719556] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111011 01110001 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11101101 11000100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 34   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.16
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.16.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000200] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[8]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000010 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1000] [5-0][reserve][0]

[0xf80002c040000200] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[8]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fb00000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128512] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10110000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110110 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828840288050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10372] mode[non_cascade] wgt_addr[10368] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10000100 00000010 10001000 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10000100] [31-31][mode][0] [30-12][wgt_addr][101000 10000000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001410] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[5136]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010100 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10100 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03e9f686e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262658587] Preemption_indi[1]
[0b 11111100 00000011 11101001 11110110 10000110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10100111 11011010 00011011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 35   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.17.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.17
---------------------------------------------
[0xf500000100000440] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[17]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000100 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10001] [5-0][reserve][0]

[0xf900014040000440] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[17]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000100 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10001] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000440002888] DMA_IN_INFO_2: [0x02] src_offset_addr[136] dst_addr[10376]
[0b 00000000 10000000 00000000 00000100 01000000 00000000 00101000 10001000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10001000] [26-0][dst_addr][101000 10001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0fb83200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206461452] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111011 10000011 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11101110 00001100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 36   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.17
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.17.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000200] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[8]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000010 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1000] [5-0][reserve][0]

[0xfa8002c040000200] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[8]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fb50000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128672] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10110101 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110110 10100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8288c0288850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10380] mode[non_cascade] wgt_addr[10376] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10001100 00000010 10001000 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10001100] [31-31][mode][0] [30-12][wgt_addr][101000 10001000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001550] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[5456]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010101 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10101 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848a1818e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304636003] Preemption_indi[1]
[0b 11111110 10000100 10001010 00011000 00011000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101000 01100000 01100011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 37   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.18.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.18
---------------------------------------------
[0xf500000000400480] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[18]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000100 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10010] [5-0][reserve][0]

[0xf900014040000480] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[18]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000100 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10010] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000480002890] DMA_IN_INFO_2: [0x02] src_offset_addr[144] dst_addr[10384]
[0b 00000000 10000000 00000000 00000100 10000000 00000000 00101000 10010000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10010000] [26-0][dst_addr][101000 10010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fb95200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280203348] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111011 10010101 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11101110 01010100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 38   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.18
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.18.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000240] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[9]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000010 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1001] [5-0][reserve][0]

[0xf80002c040000240] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[9]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fba0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128832] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10111010 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110111 01000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828940289050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10388] mode[non_cascade] wgt_addr[10384] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10010100 00000010 10001001 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10010100] [31-31][mode][0] [30-12][wgt_addr][101000 10010000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001690] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[5776]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010110 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10110 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03ea39bae00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262727403] Preemption_indi[1]
[0b 11111100 00000011 11101010 00111001 10111010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101000 11100110 11101011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 39   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.19.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.19
---------------------------------------------
[0xf5000001000004c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[19]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000100 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10011] [5-0][reserve][0]

[0xf9000140400004c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[19]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000100 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10011] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800004c0002898] DMA_IN_INFO_2: [0x02] src_offset_addr[152] dst_addr[10392]
[0b 00000000 10000000 00000000 00000100 11000000 00000000 00101000 10011000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10011000] [26-0][dst_addr][101000 10011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fba7200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58977948] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111011 10100111 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11101110 10011100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 40   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.19
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.19.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000240] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[9]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000010 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1001] [5-0][reserve][0]

[0xfa8002c040000240] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[9]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fbf0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128992] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10111111 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110111 11100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8289c0289850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10396] mode[non_cascade] wgt_addr[10392] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10011100 00000010 10001001 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10011100] [31-31][mode][0] [30-12][wgt_addr][101000 10011000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0017d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[6096]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010111 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10111 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848a5b4ce00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304704819] Preemption_indi[1]
[0b 11111110 10000100 10001010 01011011 01001100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101001 01101101 00110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 41   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.20.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.20
---------------------------------------------
[0xf500000000400500] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[20]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000101 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10100] [5-0][reserve][0]

[0xf900014040000500] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[20]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000101 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10100] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800005000028a0] DMA_IN_INFO_2: [0x02] src_offset_addr[160] dst_addr[10400]
[0b 00000000 10000000 00000000 00000101 00000000 00000000 00101000 10100000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10100000] [26-0][dst_addr][101000 10100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fbb9600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132719845] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111011 10111001 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11101110 11100101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 42   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.20
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.20.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000280] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[10]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000010 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1010] [5-0][reserve][0]

[0xf80002c040000280] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[10]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000010 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1010] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fc40000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129152] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11000100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111000 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828a4028a050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10404] mode[non_cascade] wgt_addr[10400] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10100100 00000010 10001010 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10100100] [31-31][mode][0] [30-12][wgt_addr][101000 10100000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001910] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[6416]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00011001 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11001 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03ea7ceee00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262796219] Preemption_indi[1]
[0b 11111100 00000011 11101010 01111100 11101110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101001 11110011 10111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 43   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.21.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.21
---------------------------------------------
[0xf500000100000540] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[21]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000101 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10101] [5-0][reserve][0]

[0xf900014040000540] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[21]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000101 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10101] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800005400028a8] DMA_IN_INFO_2: [0x02] src_offset_addr[168] dst_addr[10408]
[0b 00000000 10000000 00000000 00000101 01000000 00000000 00101000 10101000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10101000] [26-0][dst_addr][101000 10101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0fbcb600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206461741] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111011 11001011 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11101111 00101101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 44   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.21
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.21.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000280] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[10]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000010 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1010] [5-0][reserve][0]

[0xfa8002c040000280] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[10]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000010 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1010] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fc90000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129312] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11001001 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111001 00100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828ac028a850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10412] mode[non_cascade] wgt_addr[10408] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10101100 00000010 10001010 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10101100] [31-31][mode][0] [30-12][wgt_addr][101000 10101000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001a50] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[6736]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00011010 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11010 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848a9e80e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304773635] Preemption_indi[1]
[0b 11111110 10000100 10001010 10011110 10000000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101010 01111010 00000011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 45   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.22.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.22
---------------------------------------------
[0xf500000000400580] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[22]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000101 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10110] [5-0][reserve][0]

[0xf900014040000580] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[22]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000101 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10110] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800005800028b0] DMA_IN_INFO_2: [0x02] src_offset_addr[176] dst_addr[10416]
[0b 00000000 10000000 00000000 00000101 10000000 00000000 00101000 10110000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10110000] [26-0][dst_addr][101000 10110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fbdd600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280203637] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111011 11011101 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11101111 01110101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 46   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.22
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.22.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf4000400000002c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[11]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000010 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1011] [5-0][reserve][0]

[0xf80002c0400002c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[11]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000010 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1011] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fce0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129472] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11001110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111001 11000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828b4028b050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10420] mode[non_cascade] wgt_addr[10416] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10110100 00000010 10001011 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10110100] [31-31][mode][0] [30-12][wgt_addr][101000 10110000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001b90] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[7056]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00011011 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11011 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03eac022e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262865035] Preemption_indi[1]
[0b 11111100 00000011 11101010 11000000 00100010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101011 00000000 10001011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 47   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.23.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.23
---------------------------------------------
[0xf5000001000005c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[23]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000101 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10111] [5-0][reserve][0]

[0xf9000140400005c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[23]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000101 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10111] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800005c00028b8] DMA_IN_INFO_2: [0x02] src_offset_addr[184] dst_addr[10424]
[0b 00000000 10000000 00000000 00000101 11000000 00000000 00101000 10111000]  [63-54][opcode][10] [53-27][src_offset_addr][ 10111000] [26-0][dst_addr][101000 10111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fbef600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58978237] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111011 11101111 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11101111 10111101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 48   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.23
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.23.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf6800400000002c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[11]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000010 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1011] [5-0][reserve][0]

[0xfa8002c0400002c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[11]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000010 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1011] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fd30000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129632] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11010011 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111010 01100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828bc028b850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10428] mode[non_cascade] wgt_addr[10424] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 10111100 00000010 10001011 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 10111100] [31-31][mode][0] [30-12][wgt_addr][101000 10111000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001cd0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[7376]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00011100 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11100 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848ae1b4e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304842451] Preemption_indi[1]
[0b 11111110 10000100 10001010 11100001 10110100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101011 10000110 11010011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 49   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.24.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.24
---------------------------------------------
[0xf500000000400600] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[24]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000110 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][11000] [5-0][reserve][0]

[0xf900014040000600] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[24]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000110 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11000] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800006000028c0] DMA_IN_INFO_2: [0x02] src_offset_addr[192] dst_addr[10432]
[0b 00000000 10000000 00000000 00000110 00000000 00000000 00101000 11000000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11000000] [26-0][dst_addr][101000 11000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fc01a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132720134] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111100 00000001 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11110000 00000110] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 50   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.24
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.24.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000300] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[12]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000011 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1100] [5-0][reserve][0]

[0xf80002c040000300] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[12]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000011 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1100] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fd80000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129792] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11011000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111011 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828c4028c050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10436] mode[non_cascade] wgt_addr[10432] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11000100 00000010 10001100 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11000100] [31-31][mode][0] [30-12][wgt_addr][101000 11000000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001e10] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[7696]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00011110 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11110 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03eb0356e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[262933851] Preemption_indi[1]
[0b 11111100 00000011 11101011 00000011 01010110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101100 00001101 01011011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 51   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.25.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.25
---------------------------------------------
[0xf500000100000640] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[25]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000110 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][11001] [5-0][reserve][0]

[0xf900014040000640] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[25]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000110 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11001] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800006400028c8] DMA_IN_INFO_2: [0x02] src_offset_addr[200] dst_addr[10440]
[0b 00000000 10000000 00000000 00000110 01000000 00000000 00101000 11001000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11001000] [26-0][dst_addr][101000 11001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0fc13a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206462030] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111100 00010011 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11110000 01001110] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 52   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.25
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.25.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000300] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[12]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000011 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1100] [5-0][reserve][0]

[0xfa8002c040000300] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[12]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000011 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1100] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fdd0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129952] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11011101 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111011 10100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828cc028c850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10444] mode[non_cascade] wgt_addr[10440] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11001100 00000010 10001100 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11001100] [31-31][mode][0] [30-12][wgt_addr][101000 11001000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001f50] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[8016]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00011111 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11111 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848b24e8e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304911267] Preemption_indi[1]
[0b 11111110 10000100 10001011 00100100 11101000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101100 10010011 10100011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 53   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.26.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.26
---------------------------------------------
[0xf500000000400680] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[26]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000110 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][11010] [5-0][reserve][0]

[0xf900014040000680] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[26]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000110 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11010] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800006800028d0] DMA_IN_INFO_2: [0x02] src_offset_addr[208] dst_addr[10448]
[0b 00000000 10000000 00000000 00000110 10000000 00000000 00101000 11010000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11010000] [26-0][dst_addr][101000 11010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fc25a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280203926] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111100 00100101 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11110000 10010110] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 54   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.26
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.26.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000340] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[13]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000011 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1101] [5-0][reserve][0]

[0xf80002c040000340] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[13]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000011 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1101] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fe20000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130112] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11100010 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111100 01000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828d4028d050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10452] mode[non_cascade] wgt_addr[10448] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11010100 00000010 10001101 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11010100] [31-31][mode][0] [30-12][wgt_addr][101000 11010000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a002090] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[8336]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00100000 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][100000 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03eb468ae00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[263002667] Preemption_indi[1]
[0b 11111100 00000011 11101011 01000110 10001010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101101 00011010 00101011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 55   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.27.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.27
---------------------------------------------
[0xf5000001000006c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[27]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000110 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][11011] [5-0][reserve][0]

[0xf9000140400006c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[27]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000110 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11011] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800006c00028d8] DMA_IN_INFO_2: [0x02] src_offset_addr[216] dst_addr[10456]
[0b 00000000 10000000 00000000 00000110 11000000 00000000 00101000 11011000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11011000] [26-0][dst_addr][101000 11011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fc37a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58978526] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111100 00110111 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11110000 11011110] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 56   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.27
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.27.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000340] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[13]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000011 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1101] [5-0][reserve][0]

[0xfa8002c040000340] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[13]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000011 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1101] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fe70000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130272] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11100111 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111100 11100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828dc028d850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10460] mode[non_cascade] wgt_addr[10456] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11011100 00000010 10001101 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11011100] [31-31][mode][0] [30-12][wgt_addr][101000 11011000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0021d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[8656]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00100001 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][100001 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848b681ce00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[304980083] Preemption_indi[1]
[0b 11111110 10000100 10001011 01101000 00011100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101101 10100000 01110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 57   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.28.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.28
---------------------------------------------
[0xf500000000400700] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[28]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000111 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][11100] [5-0][reserve][0]

[0xf900014040000700] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[28]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000111 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11100] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800007000028e0] DMA_IN_INFO_2: [0x02] src_offset_addr[224] dst_addr[10464]
[0b 00000000 10000000 00000000 00000111 00000000 00000000 00101000 11100000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11100000] [26-0][dst_addr][101000 11100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fc49e00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132720423] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111100 01001001 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11110001 00100111] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 58   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.28
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.28.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000380] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[14]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000011 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1110] [5-0][reserve][0]

[0xf80002c040000380] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[14]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000011 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1110] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fec0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130432] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11101100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111101 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828e4028e050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10468] mode[non_cascade] wgt_addr[10464] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11100100 00000010 10001110 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11100100] [31-31][mode][0] [30-12][wgt_addr][101000 11100000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a002310] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[8976]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00100011 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][100011 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03eb89bee00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[263071483] Preemption_indi[1]
[0b 11111100 00000011 11101011 10001001 10111110 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101110 00100110 11111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 59   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.29.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.29
---------------------------------------------
[0xf500000100000740] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[29]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000111 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][11101] [5-0][reserve][0]

[0xf900014040000740] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[29]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000111 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11101] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800007400028e8] DMA_IN_INFO_2: [0x02] src_offset_addr[232] dst_addr[10472]
[0b 00000000 10000000 00000000 00000111 01000000 00000000 00101000 11101000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11101000] [26-0][dst_addr][101000 11101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0fc5be00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206462319] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111100 01011011 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11110001 01101111] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 60   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.29
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.29.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000380] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[14]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000011 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1110] [5-0][reserve][0]

[0xfa8002c040000380] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[14]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000011 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1110] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ff10000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130592] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11110001 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111110 00100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828ec028e850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10476] mode[non_cascade] wgt_addr[10472] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11101100 00000010 10001110 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11101100] [31-31][mode][0] [30-12][wgt_addr][101000 11101000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a002450] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[9296]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00100100 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][100100 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848bab50e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[305048899] Preemption_indi[1]
[0b 11111110 10000100 10001011 10101011 01010000 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101110 10101101 01000011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 61   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.30.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.30
---------------------------------------------
[0xf500000000400780] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[30]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000111 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][11110] [5-0][reserve][0]

[0xf900014040000780] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[30]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000111 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11110] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800007800028f0] DMA_IN_INFO_2: [0x02] src_offset_addr[240] dst_addr[10480]
[0b 00000000 10000000 00000000 00000111 10000000 00000000 00101000 11110000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11110000] [26-0][dst_addr][101000 11110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0fc6de00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280204215] Preemption_indi[1]
[0b 11111101 00110000 11100000 11111100 01101101 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11110001 10110111] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 62   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_288_im_0.30
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.30.fetch_param_data.layer
clr depends:
  0. npu_dma_out.DmaOut.layer.copy_out_503
---------------------------------------------
[0xf4000400080003c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[npu_dma_out] sync_id[15]
[0b 11110100 00000000 00000100 00000000 00001000 00000000 00000011 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][100000] [21-6][sync_id][1111] [5-0][reserve][0]

[0xf80002c0400003c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[15]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000011 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1111] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ff60000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130752] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11110110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111110 11000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828f4028f050d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10484] mode[non_cascade] wgt_addr[10480] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11110100 00000010 10001111 00000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11110100] [31-31][mode][0] [30-12][wgt_addr][101000 11110000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a002590] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[9616]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00100101 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][100101 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03ebccf2e00000] MODULE_TAIL_MPU0: [0x3f0] check_sum[263140299] Preemption_indi[1]
[0b 11111100 00000011 11101011 11001100 11110010 11100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1111 10101111 00110011 11001011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 63   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.31.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_288_im_0.31
---------------------------------------------
[0xf5000001000007c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[31]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000111 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][11111] [5-0][reserve][0]

[0xf9000140400007c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[31]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000111 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11111] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800007c00028f8] DMA_IN_INFO_2: [0x02] src_offset_addr[248] dst_addr[10488]
[0b 00000000 10000000 00000000 00000111 11000000 00000000 00101000 11111000]  [63-54][opcode][10] [53-27][src_offset_addr][ 11111000] [26-0][dst_addr][101000 11111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0fc7fe00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58978815] Preemption_indi[1]
[0b 11111101 00000000 11100000 11111100 01111111 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11110001 11111111] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 64   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_288_im_0.31
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_288_im_0.31.fetch_param_data.layer
clr depends:
  0. npu_dma_out.DmaOut.layer.copy_out_503
---------------------------------------------
[0xf6800400080003c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[npu_dma_out] sync_id[15]
[0b 11110110 10000000 00000100 00000000 00001000 00000000 00000011 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][100000] [21-6][sync_id][1111] [5-0][reserve][0]

[0xfa8002c0400003c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[15]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000011 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1111] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ffb0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130912] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11111011 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111111 01100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c828fc028f850d] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[10492] mode[non_cascade] wgt_addr[10488] dtype[Fp8] dtype_exp[4] dtype_bias[13]
[0b 00000000 11001000 00101000 11111100 00000010 10001111 10000101 00001101]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][101000 11111100] [31-31][mode][0] [30-12][wgt_addr][101000 11111000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1101]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0026d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[9936]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00100110 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][100110 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe848bee84e00000] MODULE_TAIL_MPU1: [0x3fa] check_sum[305117715] Preemption_indi[1]
[0b 11111110 10000100 10001011 11101110 10000100 11100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10010 00101111 10111010 00010011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 65   <---------
---------------------------------------------
hwlayer_name: npu_dma_out.DmaOut.layer.copy_out_503
---------------------------------------------
set depends:
  0. mpu0.Conv2d.layer.Conv_288_im_0.30
  1. mpu1.Conv2d.layer.Conv_288_im_0.31
clr depends: null
---------------------------------------------
[0xf541004000000000] MODULE_SYNC_NPU_DMA_OUT: [0x3d5] sync_set[mpu0,mpu1] sync_clr[] sync_id[0]
[0b 11110101 01000001 00000000 01000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11010101] [53-38][sync_set][100 00000001] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xf940018040000000] MODULE_HEADER_NPU_DMA_OUT: [0x3e5] cmd_num[6] hardlayer_num[1] cmd_id[0] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111001 01000000 00000001 10000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100101] [53-38][cmd_num][110] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000010000010] DMA_OUT_INFO_0: [0x00] mode[non_cascade] data_to[ddr] src_bit_width[16bit] src_line_size[16] src_line_stride[16]
[0b 00000000 00000010 00000000 00000000 00010000 00000000 00000000 00010000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_to][0] [50-48][src_bit_width][10] [47-24][src_line_size][10000] [23-0][src_line_stride][10000]

[0x0040000a00000140] DMA_OUT_INFO_1: [0x01] src_patch_size[320] src_patch_stride[320]
[0b 00000000 01000000 00000000 00001010 00000000 00000000 00000001 01000000]  [63-54][opcode][1] [53-27][src_patch_size][1 01000000] [26-0][src_patch_stride][1 01000000]

[0x0080000080000000] DMA_OUT_INFO_2: [0x02] src_addr[16] dst_offset_addr[0]
[0b 00000000 10000000 00000000 00000000 10000000 00000000 00000000 00000000]  [63-54][opcode][10] [53-27][src_addr][10000] [26-0][dst_offset_addr][0]

[0x00c0000080000140] DMA_OUT_INFO_3: [0x03] dst_line_stride[2] dst_patch_stride[40]
[0b 00000000 11000000 00000000 00000000 10000000 00000000 00000001 01000000]  [63-54][opcode][11] [53-30][dst_line_stride][10] [29-3][dst_patch_stride][101000] [2-0][reserve][0]

[0x010004c004c03fd9] DMA_OUT_INFO_4: [0x04] src_hsize[19] src_wsize[19] src_ch[255] src_layout[npufmt] dst_layout[nchw]
[0b 00000001 00000000 00000100 11000000 00000100 11000000 00111111 11011001]  [63-54][opcode][100] [53-38][src_hsize][10011] [37-22][src_wsize][10011] [21-6][src_ch][ 11111111] [5-3][src_layout][11] [3-0][dst_layout][1]

[0x0150000000009200] DMA_OUT_INFO_5: [0x05] data_type[feature_map] compress_en[disable] depad_en[disable] depad_hsize[0] depad_wsize[0] dst_base_id[0] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable] dst_bit_width[16bit] src_dtype[fp] dst_dtype[fp]
[0b 00000001 01010000 00000000 00000000 00000000 00000000 10010010 00000000]  [63-54][opcode][101] [53-52][data_type][1] [51-51][compress_en][0] [50-50][depad_en][0] [49-42][depad_hsize][0] [41-34][depad_wsize][0] [33-31][dst_base_id][0] [30-28][reserve][0] [27-27][src_reuse_en][0] [26-23][src_reuse_id][0] [22-22][dst_reuse_en][0] [21-18][dst_reuse_id][0] [17-17][astype_en][0] [16-14][dst_bit_width][10] [13-11][src_dtype][10] [10-8][dst_dtype][10] [7-0][reserve][0]

[0xfd5474b6ace00000] MODULE_TAIL_NPU_DMA_OUT: [0x3f5] check_sum[1372773043] Preemption_indi[1]
[0b 11111101 01010100 01110100 10110110 10101100 11100000 00000000 00000000]  [63-54][opcode][11 11110101] [53-22][check_sum][1010001 11010010 11011010 10110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

