\section{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{structFMC__Bank1E__TypeDef}\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+W\+TR} [7]
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank1E. 

Definition at line \textbf{ 536} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFMC__Bank1E__TypeDef_a20f13b79c0f8670af319af0c5ebd5c91}} 
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}!B\+W\+TR@{B\+W\+TR}}
\index{B\+W\+TR@{B\+W\+TR}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\subsubsection{B\+W\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+W\+TR[7]}

N\+O\+R/\+P\+S\+R\+AM write timing registers, Address offset\+: 0x104-\/0x11C 

Definition at line \textbf{ 538} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
