#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018ffc9feb80 .scope module, "parameterized_counter_tb" "parameterized_counter_tb" 2 4;
 .timescale -9 -12;
v0000018ffca8fb80_0 .var "clk", 0 0;
v0000018ffca90ee0_0 .net "count_16", 15 0, v0000018ffca7d5c0_0;  1 drivers
v0000018ffca8fcc0_0 .net "count_32", 31 0, v0000018ffca8ee60_0;  1 drivers
v0000018ffca8ea00_0 .var "reset", 0 0;
v0000018ffca908a0_0 .var "up_down_16", 0 0;
v0000018ffca90120_0 .var "up_down_32", 0 0;
S_0000018ffc9fed10 .scope module, "uut_16" "parameterized_counter" 2 14, 3 3 0, S_0000018ffc9feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "up_down_i";
    .port_info 3 /OUTPUT 16 "count_o";
P_0000018ffca18610 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0000018ffca18648 .param/l "num_adders" 1 3 12, +C4<00000000000000000000000000000100>;
v0000018ffca7dd40 .array "carries", 3 0;
v0000018ffca7dd40_0 .net v0000018ffca7dd40 0, 0 0, L_0000018ffca971a0; 1 drivers
v0000018ffca7dd40_1 .net v0000018ffca7dd40 1, 0 0, L_0000018ffca97a60; 1 drivers
v0000018ffca7dd40_2 .net v0000018ffca7dd40 2, 0 0, L_0000018ffca987f0; 1 drivers
v0000018ffca7dd40_3 .net v0000018ffca7dd40 3, 0 0, L_0000018ffcaea040; 1 drivers
v0000018ffca7d660_0 .net "clk_i", 0 0, v0000018ffca8fb80_0;  1 drivers
v0000018ffca7d5c0_0 .var "count_o", 15 0;
v0000018ffca7fc80_0 .net "reset_i", 0 0, v0000018ffca8ea00_0;  1 drivers
v0000018ffca7faa0_0 .net "sum", 15 0, L_0000018ffcae4840;  1 drivers
v0000018ffca7d700_0 .net "up_down_i", 0 0, v0000018ffca908a0_0;  1 drivers
E_0000018ffca11bb0 .event posedge, v0000018ffca7fc80_0, v0000018ffca7d660_0;
L_0000018ffca90e40 .part v0000018ffca7d5c0_0, 0, 4;
L_0000018ffca98a40 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca989f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0000018ffca91020 .functor MUXZ 4, L_0000018ffca98a40, L_0000018ffca989f8, v0000018ffca908a0_0, C4<>;
L_0000018ffca91840 .part v0000018ffca7d5c0_0, 4, 4;
L_0000018ffca98b18 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98ad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffca918e0 .functor MUXZ 4, L_0000018ffca98b18, L_0000018ffca98ad0, v0000018ffca908a0_0, C4<>;
L_0000018ffcae3a80 .part v0000018ffca7d5c0_0, 8, 4;
L_0000018ffca98ba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98b60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae5880 .functor MUXZ 4, L_0000018ffca98ba8, L_0000018ffca98b60, v0000018ffca908a0_0, C4<>;
L_0000018ffcae3260 .part v0000018ffca7d5c0_0, 12, 4;
L_0000018ffca98c38 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98bf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae51a0 .functor MUXZ 4, L_0000018ffca98c38, L_0000018ffca98bf0, v0000018ffca908a0_0, C4<>;
L_0000018ffcae4840 .concat8 [ 4 4 4 4], L_0000018ffca90da0, L_0000018ffca917a0, L_0000018ffcae3d00, L_0000018ffcae5060;
S_0000018ffc94cd10 .scope generate, "genblk1[0]" "genblk1[0]" 3 19, 3 19 0, S_0000018ffc9fed10;
 .timescale 0 0;
P_0000018ffca116b0 .param/l "i" 0 3 19, +C4<00>;
v0000018ffc9fb260_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca989f8;  1 drivers
v0000018ffc9fa4a0_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98a40;  1 drivers
S_0000018ffc94cea0 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffc94cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffc9fab80_0 .net "a", 3 0, L_0000018ffca90e40;  1 drivers
v0000018ffc9fb120_0 .net "b", 3 0, L_0000018ffca91020;  1 drivers
v0000018ffc9fa900_0 .net "carry", 2 0, L_0000018ffca90580;  1 drivers
L_0000018ffca98a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018ffc9fbda0_0 .net "cin", 0 0, L_0000018ffca98a88;  1 drivers
v0000018ffc9fb800_0 .net "cout", 0 0, L_0000018ffca971a0;  alias, 1 drivers
v0000018ffc9fa220_0 .net "sum", 3 0, L_0000018ffca90da0;  1 drivers
L_0000018ffca90b20 .part L_0000018ffca90e40, 0, 1;
L_0000018ffca904e0 .part L_0000018ffca91020, 0, 1;
L_0000018ffca8eb40 .part L_0000018ffca90e40, 1, 1;
L_0000018ffca901c0 .part L_0000018ffca91020, 1, 1;
L_0000018ffca906c0 .part L_0000018ffca90580, 0, 1;
L_0000018ffca8ebe0 .part L_0000018ffca90e40, 2, 1;
L_0000018ffca90300 .part L_0000018ffca91020, 2, 1;
L_0000018ffca903a0 .part L_0000018ffca90580, 1, 1;
L_0000018ffca90580 .concat8 [ 1 1 1 0], L_0000018ffca96fe0, L_0000018ffca977c0, L_0000018ffca98550;
L_0000018ffca90bc0 .part L_0000018ffca90e40, 3, 1;
L_0000018ffca90c60 .part L_0000018ffca91020, 3, 1;
L_0000018ffca90d00 .part L_0000018ffca90580, 2, 1;
L_0000018ffca90da0 .concat8 [ 1 1 1 1], L_0000018ffca08710, L_0000018ffca96b10, L_0000018ffca97440, L_0000018ffca982b0;
S_0000018ffc8fe4c0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffc94cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca08a90 .functor XOR 1, L_0000018ffca90b20, L_0000018ffca904e0, C4<0>, C4<0>;
L_0000018ffca08710 .functor XOR 1, L_0000018ffca08a90, L_0000018ffca98a88, C4<0>, C4<0>;
L_0000018ffca08b00 .functor AND 1, L_0000018ffca90b20, L_0000018ffca904e0, C4<1>, C4<1>;
L_0000018ffca97600 .functor XOR 1, L_0000018ffca90b20, L_0000018ffca904e0, C4<0>, C4<0>;
L_0000018ffca98080 .functor AND 1, L_0000018ffca98a88, L_0000018ffca97600, C4<1>, C4<1>;
L_0000018ffca96fe0 .functor OR 1, L_0000018ffca08b00, L_0000018ffca98080, C4<0>, C4<0>;
v0000018ffc9fc2a0_0 .net *"_ivl_0", 0 0, L_0000018ffca08a90;  1 drivers
v0000018ffc9fb760_0 .net *"_ivl_4", 0 0, L_0000018ffca08b00;  1 drivers
v0000018ffc9f9e60_0 .net *"_ivl_6", 0 0, L_0000018ffca97600;  1 drivers
v0000018ffc9fac20_0 .net *"_ivl_8", 0 0, L_0000018ffca98080;  1 drivers
v0000018ffc9fb300_0 .net "a", 0 0, L_0000018ffca90b20;  1 drivers
v0000018ffc9fb8a0_0 .net "b", 0 0, L_0000018ffca904e0;  1 drivers
v0000018ffc9fae00_0 .net "cin", 0 0, L_0000018ffca98a88;  alias, 1 drivers
v0000018ffc9fbf80_0 .net "cout", 0 0, L_0000018ffca96fe0;  1 drivers
v0000018ffc9fb580_0 .net "sum", 0 0, L_0000018ffca08710;  1 drivers
S_0000018ffc8fe650 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffc94cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca97520 .functor XOR 1, L_0000018ffca8eb40, L_0000018ffca901c0, C4<0>, C4<0>;
L_0000018ffca96b10 .functor XOR 1, L_0000018ffca97520, L_0000018ffca906c0, C4<0>, C4<0>;
L_0000018ffca97d70 .functor AND 1, L_0000018ffca8eb40, L_0000018ffca901c0, C4<1>, C4<1>;
L_0000018ffca96d40 .functor XOR 1, L_0000018ffca8eb40, L_0000018ffca901c0, C4<0>, C4<0>;
L_0000018ffca973d0 .functor AND 1, L_0000018ffca906c0, L_0000018ffca96d40, C4<1>, C4<1>;
L_0000018ffca977c0 .functor OR 1, L_0000018ffca97d70, L_0000018ffca973d0, C4<0>, C4<0>;
v0000018ffc9fa7c0_0 .net *"_ivl_0", 0 0, L_0000018ffca97520;  1 drivers
v0000018ffc9fa9a0_0 .net *"_ivl_4", 0 0, L_0000018ffca97d70;  1 drivers
v0000018ffc9fb6c0_0 .net *"_ivl_6", 0 0, L_0000018ffca96d40;  1 drivers
v0000018ffc9f9f00_0 .net *"_ivl_8", 0 0, L_0000018ffca973d0;  1 drivers
v0000018ffc9fa0e0_0 .net "a", 0 0, L_0000018ffca8eb40;  1 drivers
v0000018ffc9fb940_0 .net "b", 0 0, L_0000018ffca901c0;  1 drivers
v0000018ffc9faea0_0 .net "cin", 0 0, L_0000018ffca906c0;  1 drivers
v0000018ffc9fbee0_0 .net "cout", 0 0, L_0000018ffca977c0;  1 drivers
v0000018ffc9fc020_0 .net "sum", 0 0, L_0000018ffca96b10;  1 drivers
S_0000018ffc8f6070 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffc94cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca98240 .functor XOR 1, L_0000018ffca8ebe0, L_0000018ffca90300, C4<0>, C4<0>;
L_0000018ffca97440 .functor XOR 1, L_0000018ffca98240, L_0000018ffca903a0, C4<0>, C4<0>;
L_0000018ffca96cd0 .functor AND 1, L_0000018ffca8ebe0, L_0000018ffca90300, C4<1>, C4<1>;
L_0000018ffca97e50 .functor XOR 1, L_0000018ffca8ebe0, L_0000018ffca90300, C4<0>, C4<0>;
L_0000018ffca974b0 .functor AND 1, L_0000018ffca903a0, L_0000018ffca97e50, C4<1>, C4<1>;
L_0000018ffca98550 .functor OR 1, L_0000018ffca96cd0, L_0000018ffca974b0, C4<0>, C4<0>;
v0000018ffc9fb1c0_0 .net *"_ivl_0", 0 0, L_0000018ffca98240;  1 drivers
v0000018ffc9fa720_0 .net *"_ivl_4", 0 0, L_0000018ffca96cd0;  1 drivers
v0000018ffc9f9dc0_0 .net *"_ivl_6", 0 0, L_0000018ffca97e50;  1 drivers
v0000018ffc9fbd00_0 .net *"_ivl_8", 0 0, L_0000018ffca974b0;  1 drivers
v0000018ffc9faa40_0 .net "a", 0 0, L_0000018ffca8ebe0;  1 drivers
v0000018ffc9fa860_0 .net "b", 0 0, L_0000018ffca90300;  1 drivers
v0000018ffc9fbb20_0 .net "cin", 0 0, L_0000018ffca903a0;  1 drivers
v0000018ffc9f9fa0_0 .net "cout", 0 0, L_0000018ffca98550;  1 drivers
v0000018ffc9fc160_0 .net "sum", 0 0, L_0000018ffca97440;  1 drivers
S_0000018ffc8f6200 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffc94cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca976e0 .functor XOR 1, L_0000018ffca90bc0, L_0000018ffca90c60, C4<0>, C4<0>;
L_0000018ffca982b0 .functor XOR 1, L_0000018ffca976e0, L_0000018ffca90d00, C4<0>, C4<0>;
L_0000018ffca96f00 .functor AND 1, L_0000018ffca90bc0, L_0000018ffca90c60, C4<1>, C4<1>;
L_0000018ffca96f70 .functor XOR 1, L_0000018ffca90bc0, L_0000018ffca90c60, C4<0>, C4<0>;
L_0000018ffca97050 .functor AND 1, L_0000018ffca90d00, L_0000018ffca96f70, C4<1>, C4<1>;
L_0000018ffca971a0 .functor OR 1, L_0000018ffca96f00, L_0000018ffca97050, C4<0>, C4<0>;
v0000018ffc9faf40_0 .net *"_ivl_0", 0 0, L_0000018ffca976e0;  1 drivers
v0000018ffc9fafe0_0 .net *"_ivl_4", 0 0, L_0000018ffca96f00;  1 drivers
v0000018ffc9fa040_0 .net *"_ivl_6", 0 0, L_0000018ffca96f70;  1 drivers
v0000018ffc9fa180_0 .net *"_ivl_8", 0 0, L_0000018ffca97050;  1 drivers
v0000018ffc9fb080_0 .net "a", 0 0, L_0000018ffca90bc0;  1 drivers
v0000018ffc9fb9e0_0 .net "b", 0 0, L_0000018ffca90c60;  1 drivers
v0000018ffc9faae0_0 .net "cin", 0 0, L_0000018ffca90d00;  1 drivers
v0000018ffc9fbbc0_0 .net "cout", 0 0, L_0000018ffca971a0;  alias, 1 drivers
v0000018ffc9fbc60_0 .net "sum", 0 0, L_0000018ffca982b0;  1 drivers
S_0000018ffc8f6390 .scope generate, "genblk1[1]" "genblk1[1]" 3 19, 3 19 0, S_0000018ffc9fed10;
 .timescale 0 0;
P_0000018ffca116f0 .param/l "i" 0 3 19, +C4<01>;
v0000018ffca71e20_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98ad0;  1 drivers
v0000018ffca72640_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98b18;  1 drivers
S_0000018ffc9fe060 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffc8f6390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca71ce0_0 .net "a", 3 0, L_0000018ffca91840;  1 drivers
v0000018ffca720a0_0 .net "b", 3 0, L_0000018ffca918e0;  1 drivers
v0000018ffca725a0_0 .net "carry", 2 0, L_0000018ffca91660;  1 drivers
v0000018ffca717e0_0 .net "cin", 0 0, L_0000018ffca971a0;  alias, 1 drivers
v0000018ffca71c40_0 .net "cout", 0 0, L_0000018ffca97a60;  alias, 1 drivers
v0000018ffca72c80_0 .net "sum", 3 0, L_0000018ffca917a0;  1 drivers
L_0000018ffca8ef00 .part L_0000018ffca91840, 0, 1;
L_0000018ffca8efa0 .part L_0000018ffca918e0, 0, 1;
L_0000018ffca8f040 .part L_0000018ffca91840, 1, 1;
L_0000018ffca91480 .part L_0000018ffca918e0, 1, 1;
L_0000018ffca912a0 .part L_0000018ffca91660, 0, 1;
L_0000018ffca91340 .part L_0000018ffca91840, 2, 1;
L_0000018ffca91200 .part L_0000018ffca918e0, 2, 1;
L_0000018ffca913e0 .part L_0000018ffca91660, 1, 1;
L_0000018ffca91660 .concat8 [ 1 1 1 0], L_0000018ffca96e20, L_0000018ffca985c0, L_0000018ffca97750;
L_0000018ffca91520 .part L_0000018ffca91840, 3, 1;
L_0000018ffca915c0 .part L_0000018ffca918e0, 3, 1;
L_0000018ffca91700 .part L_0000018ffca91660, 2, 1;
L_0000018ffca917a0 .concat8 [ 1 1 1 1], L_0000018ffca96db0, L_0000018ffca97de0, L_0000018ffca97670, L_0000018ffca978a0;
S_0000018ffc9fe1f0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffc9fe060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca97910 .functor XOR 1, L_0000018ffca8ef00, L_0000018ffca8efa0, C4<0>, C4<0>;
L_0000018ffca96db0 .functor XOR 1, L_0000018ffca97910, L_0000018ffca971a0, C4<0>, C4<0>;
L_0000018ffca98320 .functor AND 1, L_0000018ffca8ef00, L_0000018ffca8efa0, C4<1>, C4<1>;
L_0000018ffca96e90 .functor XOR 1, L_0000018ffca8ef00, L_0000018ffca8efa0, C4<0>, C4<0>;
L_0000018ffca97590 .functor AND 1, L_0000018ffca971a0, L_0000018ffca96e90, C4<1>, C4<1>;
L_0000018ffca96e20 .functor OR 1, L_0000018ffca98320, L_0000018ffca97590, C4<0>, C4<0>;
v0000018ffc9fad60_0 .net *"_ivl_0", 0 0, L_0000018ffca97910;  1 drivers
v0000018ffc9fc200_0 .net *"_ivl_4", 0 0, L_0000018ffca98320;  1 drivers
v0000018ffc9facc0_0 .net *"_ivl_6", 0 0, L_0000018ffca96e90;  1 drivers
v0000018ffc9fb3a0_0 .net *"_ivl_8", 0 0, L_0000018ffca97590;  1 drivers
v0000018ffc9fb440_0 .net "a", 0 0, L_0000018ffca8ef00;  1 drivers
v0000018ffc9fb4e0_0 .net "b", 0 0, L_0000018ffca8efa0;  1 drivers
v0000018ffc9fb620_0 .net "cin", 0 0, L_0000018ffca971a0;  alias, 1 drivers
v0000018ffc9fa2c0_0 .net "cout", 0 0, L_0000018ffca96e20;  1 drivers
v0000018ffc9fc0c0_0 .net "sum", 0 0, L_0000018ffca96db0;  1 drivers
S_0000018ffc9fe380 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffc9fe060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca97830 .functor XOR 1, L_0000018ffca8f040, L_0000018ffca91480, C4<0>, C4<0>;
L_0000018ffca97de0 .functor XOR 1, L_0000018ffca97830, L_0000018ffca912a0, C4<0>, C4<0>;
L_0000018ffca97280 .functor AND 1, L_0000018ffca8f040, L_0000018ffca91480, C4<1>, C4<1>;
L_0000018ffca980f0 .functor XOR 1, L_0000018ffca8f040, L_0000018ffca91480, C4<0>, C4<0>;
L_0000018ffca97360 .functor AND 1, L_0000018ffca912a0, L_0000018ffca980f0, C4<1>, C4<1>;
L_0000018ffca985c0 .functor OR 1, L_0000018ffca97280, L_0000018ffca97360, C4<0>, C4<0>;
v0000018ffc9fa360_0 .net *"_ivl_0", 0 0, L_0000018ffca97830;  1 drivers
v0000018ffc9fc340_0 .net *"_ivl_4", 0 0, L_0000018ffca97280;  1 drivers
v0000018ffc9fc3e0_0 .net *"_ivl_6", 0 0, L_0000018ffca980f0;  1 drivers
v0000018ffc9fc480_0 .net *"_ivl_8", 0 0, L_0000018ffca97360;  1 drivers
v0000018ffc9fa400_0 .net "a", 0 0, L_0000018ffca8f040;  1 drivers
v0000018ffc9fc520_0 .net "b", 0 0, L_0000018ffca91480;  1 drivers
v0000018ffc9fd9c0_0 .net "cin", 0 0, L_0000018ffca912a0;  1 drivers
v0000018ffc9fd060_0 .net "cout", 0 0, L_0000018ffca985c0;  1 drivers
v0000018ffc9fd2e0_0 .net "sum", 0 0, L_0000018ffca97de0;  1 drivers
S_0000018ffca6ed50 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffc9fe060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca97210 .functor XOR 1, L_0000018ffca91340, L_0000018ffca91200, C4<0>, C4<0>;
L_0000018ffca97670 .functor XOR 1, L_0000018ffca97210, L_0000018ffca913e0, C4<0>, C4<0>;
L_0000018ffca97b40 .functor AND 1, L_0000018ffca91340, L_0000018ffca91200, C4<1>, C4<1>;
L_0000018ffca97980 .functor XOR 1, L_0000018ffca91340, L_0000018ffca91200, C4<0>, C4<0>;
L_0000018ffca96aa0 .functor AND 1, L_0000018ffca913e0, L_0000018ffca97980, C4<1>, C4<1>;
L_0000018ffca97750 .functor OR 1, L_0000018ffca97b40, L_0000018ffca96aa0, C4<0>, C4<0>;
v0000018ffc9f6fa0_0 .net *"_ivl_0", 0 0, L_0000018ffca97210;  1 drivers
v0000018ffc9f72c0_0 .net *"_ivl_4", 0 0, L_0000018ffca97b40;  1 drivers
v0000018ffc9ba620_0 .net *"_ivl_6", 0 0, L_0000018ffca97980;  1 drivers
v0000018ffc991140_0 .net *"_ivl_8", 0 0, L_0000018ffca96aa0;  1 drivers
v0000018ffc9cc060_0 .net "a", 0 0, L_0000018ffca91340;  1 drivers
v0000018ffc9d9e20_0 .net "b", 0 0, L_0000018ffca91200;  1 drivers
v0000018ffc9e87e0_0 .net "cin", 0 0, L_0000018ffca913e0;  1 drivers
v0000018ffca721e0_0 .net "cout", 0 0, L_0000018ffca97750;  1 drivers
v0000018ffca71b00_0 .net "sum", 0 0, L_0000018ffca97670;  1 drivers
S_0000018ffca72ef0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffc9fe060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca98470 .functor XOR 1, L_0000018ffca91520, L_0000018ffca915c0, C4<0>, C4<0>;
L_0000018ffca978a0 .functor XOR 1, L_0000018ffca98470, L_0000018ffca91700, C4<0>, C4<0>;
L_0000018ffca979f0 .functor AND 1, L_0000018ffca91520, L_0000018ffca915c0, C4<1>, C4<1>;
L_0000018ffca96a30 .functor XOR 1, L_0000018ffca91520, L_0000018ffca915c0, C4<0>, C4<0>;
L_0000018ffca97ec0 .functor AND 1, L_0000018ffca91700, L_0000018ffca96a30, C4<1>, C4<1>;
L_0000018ffca97a60 .functor OR 1, L_0000018ffca979f0, L_0000018ffca97ec0, C4<0>, C4<0>;
v0000018ffca72500_0 .net *"_ivl_0", 0 0, L_0000018ffca98470;  1 drivers
v0000018ffca72b40_0 .net *"_ivl_4", 0 0, L_0000018ffca979f0;  1 drivers
v0000018ffca71d80_0 .net *"_ivl_6", 0 0, L_0000018ffca96a30;  1 drivers
v0000018ffca723c0_0 .net *"_ivl_8", 0 0, L_0000018ffca97ec0;  1 drivers
v0000018ffca71880_0 .net "a", 0 0, L_0000018ffca91520;  1 drivers
v0000018ffca71920_0 .net "b", 0 0, L_0000018ffca915c0;  1 drivers
v0000018ffca71ba0_0 .net "cin", 0 0, L_0000018ffca91700;  1 drivers
v0000018ffca72820_0 .net "cout", 0 0, L_0000018ffca97a60;  alias, 1 drivers
v0000018ffca72280_0 .net "sum", 0 0, L_0000018ffca978a0;  1 drivers
S_0000018ffca74090 .scope generate, "genblk1[2]" "genblk1[2]" 3 19, 3 19 0, S_0000018ffc9fed10;
 .timescale 0 0;
P_0000018ffca11730 .param/l "i" 0 3 19, +C4<010>;
v0000018ffca6f1c0_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98b60;  1 drivers
v0000018ffca70de0_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98ba8;  1 drivers
S_0000018ffca74220 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca74090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca6fda0_0 .net "a", 3 0, L_0000018ffcae3a80;  1 drivers
v0000018ffca70340_0 .net "b", 3 0, L_0000018ffcae5880;  1 drivers
v0000018ffca708e0_0 .net "carry", 2 0, L_0000018ffcae4c00;  1 drivers
v0000018ffca70ca0_0 .net "cin", 0 0, L_0000018ffca97a60;  alias, 1 drivers
v0000018ffca70d40_0 .net "cout", 0 0, L_0000018ffca987f0;  alias, 1 drivers
v0000018ffca70b60_0 .net "sum", 3 0, L_0000018ffcae3d00;  1 drivers
L_0000018ffcae57e0 .part L_0000018ffcae3a80, 0, 1;
L_0000018ffcae5100 .part L_0000018ffcae5880, 0, 1;
L_0000018ffcae4200 .part L_0000018ffcae3a80, 1, 1;
L_0000018ffcae42a0 .part L_0000018ffcae5880, 1, 1;
L_0000018ffcae5560 .part L_0000018ffcae4c00, 0, 1;
L_0000018ffcae48e0 .part L_0000018ffcae3a80, 2, 1;
L_0000018ffcae34e0 .part L_0000018ffcae5880, 2, 1;
L_0000018ffcae3580 .part L_0000018ffcae4c00, 1, 1;
L_0000018ffcae4c00 .concat8 [ 1 1 1 0], L_0000018ffca97c90, L_0000018ffca981d0, L_0000018ffca988d0;
L_0000018ffcae4340 .part L_0000018ffcae3a80, 3, 1;
L_0000018ffcae5740 .part L_0000018ffcae5880, 3, 1;
L_0000018ffcae45c0 .part L_0000018ffcae4c00, 2, 1;
L_0000018ffcae3d00 .concat8 [ 1 1 1 1], L_0000018ffca98390, L_0000018ffca97c20, L_0000018ffca972f0, L_0000018ffca98710;
S_0000018ffca743b0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca74220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca97d00 .functor XOR 1, L_0000018ffcae57e0, L_0000018ffcae5100, C4<0>, C4<0>;
L_0000018ffca98390 .functor XOR 1, L_0000018ffca97d00, L_0000018ffca97a60, C4<0>, C4<0>;
L_0000018ffca97ad0 .functor AND 1, L_0000018ffcae57e0, L_0000018ffcae5100, C4<1>, C4<1>;
L_0000018ffca96b80 .functor XOR 1, L_0000018ffcae57e0, L_0000018ffcae5100, C4<0>, C4<0>;
L_0000018ffca97130 .functor AND 1, L_0000018ffca97a60, L_0000018ffca96b80, C4<1>, C4<1>;
L_0000018ffca97c90 .functor OR 1, L_0000018ffca97ad0, L_0000018ffca97130, C4<0>, C4<0>;
v0000018ffca71a60_0 .net *"_ivl_0", 0 0, L_0000018ffca97d00;  1 drivers
v0000018ffca71f60_0 .net *"_ivl_4", 0 0, L_0000018ffca97ad0;  1 drivers
v0000018ffca728c0_0 .net *"_ivl_6", 0 0, L_0000018ffca96b80;  1 drivers
v0000018ffca72d20_0 .net *"_ivl_8", 0 0, L_0000018ffca97130;  1 drivers
v0000018ffca726e0_0 .net "a", 0 0, L_0000018ffcae57e0;  1 drivers
v0000018ffca71740_0 .net "b", 0 0, L_0000018ffcae5100;  1 drivers
v0000018ffca72780_0 .net "cin", 0 0, L_0000018ffca97a60;  alias, 1 drivers
v0000018ffca72be0_0 .net "cout", 0 0, L_0000018ffca97c90;  1 drivers
v0000018ffca71ec0_0 .net "sum", 0 0, L_0000018ffca98390;  1 drivers
S_0000018ffca75210 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca74220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca97f30 .functor XOR 1, L_0000018ffcae4200, L_0000018ffcae42a0, C4<0>, C4<0>;
L_0000018ffca97c20 .functor XOR 1, L_0000018ffca97f30, L_0000018ffcae5560, C4<0>, C4<0>;
L_0000018ffca97fa0 .functor AND 1, L_0000018ffcae4200, L_0000018ffcae42a0, C4<1>, C4<1>;
L_0000018ffca98160 .functor XOR 1, L_0000018ffcae4200, L_0000018ffcae42a0, C4<0>, C4<0>;
L_0000018ffca98010 .functor AND 1, L_0000018ffcae5560, L_0000018ffca98160, C4<1>, C4<1>;
L_0000018ffca981d0 .functor OR 1, L_0000018ffca97fa0, L_0000018ffca98010, C4<0>, C4<0>;
v0000018ffca72960_0 .net *"_ivl_0", 0 0, L_0000018ffca97f30;  1 drivers
v0000018ffca72a00_0 .net *"_ivl_4", 0 0, L_0000018ffca97fa0;  1 drivers
v0000018ffca72000_0 .net *"_ivl_6", 0 0, L_0000018ffca98160;  1 drivers
v0000018ffca72140_0 .net *"_ivl_8", 0 0, L_0000018ffca98010;  1 drivers
v0000018ffca72320_0 .net "a", 0 0, L_0000018ffcae4200;  1 drivers
v0000018ffca72460_0 .net "b", 0 0, L_0000018ffcae42a0;  1 drivers
v0000018ffca72aa0_0 .net "cin", 0 0, L_0000018ffcae5560;  1 drivers
v0000018ffca72dc0_0 .net "cout", 0 0, L_0000018ffca981d0;  1 drivers
v0000018ffca719c0_0 .net "sum", 0 0, L_0000018ffca97c20;  1 drivers
S_0000018ffca74ef0 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca74220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca98400 .functor XOR 1, L_0000018ffcae48e0, L_0000018ffcae34e0, C4<0>, C4<0>;
L_0000018ffca972f0 .functor XOR 1, L_0000018ffca98400, L_0000018ffcae3580, C4<0>, C4<0>;
L_0000018ffca96bf0 .functor AND 1, L_0000018ffcae48e0, L_0000018ffcae34e0, C4<1>, C4<1>;
L_0000018ffca984e0 .functor XOR 1, L_0000018ffcae48e0, L_0000018ffcae34e0, C4<0>, C4<0>;
L_0000018ffca96c60 .functor AND 1, L_0000018ffcae3580, L_0000018ffca984e0, C4<1>, C4<1>;
L_0000018ffca988d0 .functor OR 1, L_0000018ffca96bf0, L_0000018ffca96c60, C4<0>, C4<0>;
v0000018ffca70980_0 .net *"_ivl_0", 0 0, L_0000018ffca98400;  1 drivers
v0000018ffca6f800_0 .net *"_ivl_4", 0 0, L_0000018ffca96bf0;  1 drivers
v0000018ffca714c0_0 .net *"_ivl_6", 0 0, L_0000018ffca984e0;  1 drivers
v0000018ffca71600_0 .net *"_ivl_8", 0 0, L_0000018ffca96c60;  1 drivers
v0000018ffca70c00_0 .net "a", 0 0, L_0000018ffcae48e0;  1 drivers
v0000018ffca6efe0_0 .net "b", 0 0, L_0000018ffcae34e0;  1 drivers
v0000018ffca6f620_0 .net "cin", 0 0, L_0000018ffcae3580;  1 drivers
v0000018ffca6fd00_0 .net "cout", 0 0, L_0000018ffca988d0;  1 drivers
v0000018ffca71560_0 .net "sum", 0 0, L_0000018ffca972f0;  1 drivers
S_0000018ffca74bd0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca74220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffca98780 .functor XOR 1, L_0000018ffcae4340, L_0000018ffcae5740, C4<0>, C4<0>;
L_0000018ffca98710 .functor XOR 1, L_0000018ffca98780, L_0000018ffcae45c0, C4<0>, C4<0>;
L_0000018ffca98860 .functor AND 1, L_0000018ffcae4340, L_0000018ffcae5740, C4<1>, C4<1>;
L_0000018ffca98630 .functor XOR 1, L_0000018ffcae4340, L_0000018ffcae5740, C4<0>, C4<0>;
L_0000018ffca986a0 .functor AND 1, L_0000018ffcae45c0, L_0000018ffca98630, C4<1>, C4<1>;
L_0000018ffca987f0 .functor OR 1, L_0000018ffca98860, L_0000018ffca986a0, C4<0>, C4<0>;
v0000018ffca70840_0 .net *"_ivl_0", 0 0, L_0000018ffca98780;  1 drivers
v0000018ffca705c0_0 .net *"_ivl_4", 0 0, L_0000018ffca98860;  1 drivers
v0000018ffca6f760_0 .net *"_ivl_6", 0 0, L_0000018ffca98630;  1 drivers
v0000018ffca6fb20_0 .net *"_ivl_8", 0 0, L_0000018ffca986a0;  1 drivers
v0000018ffca70a20_0 .net "a", 0 0, L_0000018ffcae4340;  1 drivers
v0000018ffca71380_0 .net "b", 0 0, L_0000018ffcae5740;  1 drivers
v0000018ffca6f8a0_0 .net "cin", 0 0, L_0000018ffcae45c0;  1 drivers
v0000018ffca6f4e0_0 .net "cout", 0 0, L_0000018ffca987f0;  alias, 1 drivers
v0000018ffca6f580_0 .net "sum", 0 0, L_0000018ffca98710;  1 drivers
S_0000018ffca74720 .scope generate, "genblk1[3]" "genblk1[3]" 3 19, 3 19 0, S_0000018ffc9fed10;
 .timescale 0 0;
P_0000018ffca11bf0 .param/l "i" 0 3 19, +C4<011>;
v0000018ffca7ed80_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98bf0;  1 drivers
v0000018ffca7e7e0_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98c38;  1 drivers
S_0000018ffca748b0 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca74720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca70700_0 .net "a", 3 0, L_0000018ffcae3260;  1 drivers
v0000018ffca707a0_0 .net "b", 3 0, L_0000018ffcae51a0;  1 drivers
v0000018ffca7fd20_0 .net "carry", 2 0, L_0000018ffcae3760;  1 drivers
v0000018ffca7dca0_0 .net "cin", 0 0, L_0000018ffca987f0;  alias, 1 drivers
v0000018ffca7e100_0 .net "cout", 0 0, L_0000018ffcaea040;  alias, 1 drivers
v0000018ffca7f1e0_0 .net "sum", 3 0, L_0000018ffcae5060;  1 drivers
L_0000018ffcae43e0 .part L_0000018ffcae3260, 0, 1;
L_0000018ffcae3440 .part L_0000018ffcae51a0, 0, 1;
L_0000018ffcae4520 .part L_0000018ffcae3260, 1, 1;
L_0000018ffcae4480 .part L_0000018ffcae51a0, 1, 1;
L_0000018ffcae5920 .part L_0000018ffcae3760, 0, 1;
L_0000018ffcae4d40 .part L_0000018ffcae3260, 2, 1;
L_0000018ffcae4660 .part L_0000018ffcae51a0, 2, 1;
L_0000018ffcae4700 .part L_0000018ffcae3760, 1, 1;
L_0000018ffcae3760 .concat8 [ 1 1 1 0], L_0000018ffcae9ef0, L_0000018ffcae8c20, L_0000018ffcae9940;
L_0000018ffcae59c0 .part L_0000018ffcae3260, 3, 1;
L_0000018ffcae3620 .part L_0000018ffcae51a0, 3, 1;
L_0000018ffcae47a0 .part L_0000018ffcae3760, 2, 1;
L_0000018ffcae5060 .concat8 [ 1 1 1 1], L_0000018ffcae90f0, L_0000018ffcae9e10, L_0000018ffcaea580, L_0000018ffcae8ec0;
S_0000018ffca74d60 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae8a60 .functor XOR 1, L_0000018ffcae43e0, L_0000018ffcae3440, C4<0>, C4<0>;
L_0000018ffcae90f0 .functor XOR 1, L_0000018ffcae8a60, L_0000018ffca987f0, C4<0>, C4<0>;
L_0000018ffcae8e50 .functor AND 1, L_0000018ffcae43e0, L_0000018ffcae3440, C4<1>, C4<1>;
L_0000018ffcae9a20 .functor XOR 1, L_0000018ffcae43e0, L_0000018ffcae3440, C4<0>, C4<0>;
L_0000018ffcae98d0 .functor AND 1, L_0000018ffca987f0, L_0000018ffcae9a20, C4<1>, C4<1>;
L_0000018ffcae9ef0 .functor OR 1, L_0000018ffcae8e50, L_0000018ffcae98d0, C4<0>, C4<0>;
v0000018ffca71240_0 .net *"_ivl_0", 0 0, L_0000018ffcae8a60;  1 drivers
v0000018ffca711a0_0 .net *"_ivl_4", 0 0, L_0000018ffcae8e50;  1 drivers
v0000018ffca71420_0 .net *"_ivl_6", 0 0, L_0000018ffcae9a20;  1 drivers
v0000018ffca70ac0_0 .net *"_ivl_8", 0 0, L_0000018ffcae98d0;  1 drivers
v0000018ffca6fbc0_0 .net "a", 0 0, L_0000018ffcae43e0;  1 drivers
v0000018ffca6f080_0 .net "b", 0 0, L_0000018ffcae3440;  1 drivers
v0000018ffca6fc60_0 .net "cin", 0 0, L_0000018ffca987f0;  alias, 1 drivers
v0000018ffca6f3a0_0 .net "cout", 0 0, L_0000018ffcae9ef0;  1 drivers
v0000018ffca71060_0 .net "sum", 0 0, L_0000018ffcae90f0;  1 drivers
S_0000018ffca753a0 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae99b0 .functor XOR 1, L_0000018ffcae4520, L_0000018ffcae4480, C4<0>, C4<0>;
L_0000018ffcae9e10 .functor XOR 1, L_0000018ffcae99b0, L_0000018ffcae5920, C4<0>, C4<0>;
L_0000018ffcae9e80 .functor AND 1, L_0000018ffcae4520, L_0000018ffcae4480, C4<1>, C4<1>;
L_0000018ffcae9240 .functor XOR 1, L_0000018ffcae4520, L_0000018ffcae4480, C4<0>, C4<0>;
L_0000018ffcae9160 .functor AND 1, L_0000018ffcae5920, L_0000018ffcae9240, C4<1>, C4<1>;
L_0000018ffcae8c20 .functor OR 1, L_0000018ffcae9e80, L_0000018ffcae9160, C4<0>, C4<0>;
v0000018ffca6f6c0_0 .net *"_ivl_0", 0 0, L_0000018ffcae99b0;  1 drivers
v0000018ffca6fe40_0 .net *"_ivl_4", 0 0, L_0000018ffcae9e80;  1 drivers
v0000018ffca70e80_0 .net *"_ivl_6", 0 0, L_0000018ffcae9240;  1 drivers
v0000018ffca716a0_0 .net *"_ivl_8", 0 0, L_0000018ffcae9160;  1 drivers
v0000018ffca70f20_0 .net "a", 0 0, L_0000018ffcae4520;  1 drivers
v0000018ffca6ef40_0 .net "b", 0 0, L_0000018ffcae4480;  1 drivers
v0000018ffca70480_0 .net "cin", 0 0, L_0000018ffcae5920;  1 drivers
v0000018ffca70fc0_0 .net "cout", 0 0, L_0000018ffcae8c20;  1 drivers
v0000018ffca6f940_0 .net "sum", 0 0, L_0000018ffcae9e10;  1 drivers
S_0000018ffca75080 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae9fd0 .functor XOR 1, L_0000018ffcae4d40, L_0000018ffcae4660, C4<0>, C4<0>;
L_0000018ffcaea580 .functor XOR 1, L_0000018ffcae9fd0, L_0000018ffcae4700, C4<0>, C4<0>;
L_0000018ffcae8ad0 .functor AND 1, L_0000018ffcae4d40, L_0000018ffcae4660, C4<1>, C4<1>;
L_0000018ffcaea510 .functor XOR 1, L_0000018ffcae4d40, L_0000018ffcae4660, C4<0>, C4<0>;
L_0000018ffcaea0b0 .functor AND 1, L_0000018ffcae4700, L_0000018ffcaea510, C4<1>, C4<1>;
L_0000018ffcae9940 .functor OR 1, L_0000018ffcae8ad0, L_0000018ffcaea0b0, C4<0>, C4<0>;
v0000018ffca71100_0 .net *"_ivl_0", 0 0, L_0000018ffcae9fd0;  1 drivers
v0000018ffca712e0_0 .net *"_ivl_4", 0 0, L_0000018ffcae8ad0;  1 drivers
v0000018ffca70020_0 .net *"_ivl_6", 0 0, L_0000018ffcaea510;  1 drivers
v0000018ffca700c0_0 .net *"_ivl_8", 0 0, L_0000018ffcaea0b0;  1 drivers
v0000018ffca6f120_0 .net "a", 0 0, L_0000018ffcae4d40;  1 drivers
v0000018ffca70160_0 .net "b", 0 0, L_0000018ffcae4660;  1 drivers
v0000018ffca6f300_0 .net "cin", 0 0, L_0000018ffcae4700;  1 drivers
v0000018ffca6f260_0 .net "cout", 0 0, L_0000018ffcae9940;  1 drivers
v0000018ffca6fee0_0 .net "sum", 0 0, L_0000018ffcaea580;  1 drivers
S_0000018ffca74a40 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaea3c0 .functor XOR 1, L_0000018ffcae59c0, L_0000018ffcae3620, C4<0>, C4<0>;
L_0000018ffcae8ec0 .functor XOR 1, L_0000018ffcaea3c0, L_0000018ffcae47a0, C4<0>, C4<0>;
L_0000018ffcae8b40 .functor AND 1, L_0000018ffcae59c0, L_0000018ffcae3620, C4<1>, C4<1>;
L_0000018ffcae9f60 .functor XOR 1, L_0000018ffcae59c0, L_0000018ffcae3620, C4<0>, C4<0>;
L_0000018ffcae96a0 .functor AND 1, L_0000018ffcae47a0, L_0000018ffcae9f60, C4<1>, C4<1>;
L_0000018ffcaea040 .functor OR 1, L_0000018ffcae8b40, L_0000018ffcae96a0, C4<0>, C4<0>;
v0000018ffca6ff80_0 .net *"_ivl_0", 0 0, L_0000018ffcaea3c0;  1 drivers
v0000018ffca70200_0 .net *"_ivl_4", 0 0, L_0000018ffcae8b40;  1 drivers
v0000018ffca70520_0 .net *"_ivl_6", 0 0, L_0000018ffcae9f60;  1 drivers
v0000018ffca6f440_0 .net *"_ivl_8", 0 0, L_0000018ffcae96a0;  1 drivers
v0000018ffca702a0_0 .net "a", 0 0, L_0000018ffcae59c0;  1 drivers
v0000018ffca6f9e0_0 .net "b", 0 0, L_0000018ffcae3620;  1 drivers
v0000018ffca6fa80_0 .net "cin", 0 0, L_0000018ffcae47a0;  1 drivers
v0000018ffca703e0_0 .net "cout", 0 0, L_0000018ffcaea040;  alias, 1 drivers
v0000018ffca70660_0 .net "sum", 0 0, L_0000018ffcae8ec0;  1 drivers
S_0000018ffca74590 .scope module, "uut_32" "parameterized_counter" 2 23, 3 3 0, S_0000018ffc9feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "up_down_i";
    .port_info 3 /OUTPUT 32 "count_o";
P_0000018ffca18510 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0000018ffca18548 .param/l "num_adders" 1 3 12, +C4<00000000000000000000000000001000>;
v0000018ffca8fc20 .array "carries", 7 0;
v0000018ffca8fc20_0 .net v0000018ffca8fc20 0, 0 0, L_0000018ffcae8de0; 1 drivers
v0000018ffca8fc20_1 .net v0000018ffca8fc20 1, 0 0, L_0000018ffcaf19e0; 1 drivers
v0000018ffca8fc20_2 .net v0000018ffca8fc20 2, 0 0, L_0000018ffcaf1e40; 1 drivers
v0000018ffca8fc20_3 .net v0000018ffca8fc20 3, 0 0, L_0000018ffcaf1200; 1 drivers
v0000018ffca8fc20_4 .net v0000018ffca8fc20 4, 0 0, L_0000018ffcaf2f70; 1 drivers
v0000018ffca8fc20_5 .net v0000018ffca8fc20 5, 0 0, L_0000018ffcaf31a0; 1 drivers
v0000018ffca8fc20_6 .net v0000018ffca8fc20 6, 0 0, L_0000018ffcaf4550; 1 drivers
v0000018ffca8fc20_7 .net v0000018ffca8fc20 7, 0 0, L_0000018ffcafb170; 1 drivers
v0000018ffca8f9a0_0 .net "clk_i", 0 0, v0000018ffca8fb80_0;  alias, 1 drivers
v0000018ffca8ee60_0 .var "count_o", 31 0;
v0000018ffca8fa40_0 .net "reset_i", 0 0, v0000018ffca8ea00_0;  alias, 1 drivers
v0000018ffca8f0e0_0 .net "sum", 31 0, L_0000018ffcae24a0;  1 drivers
v0000018ffca8fae0_0 .net "up_down_i", 0 0, v0000018ffca90120_0;  1 drivers
L_0000018ffcae4e80 .part v0000018ffca8ee60_0, 0, 4;
L_0000018ffca98cc8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98c80 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae4020 .functor MUXZ 4, L_0000018ffca98cc8, L_0000018ffca98c80, v0000018ffca90120_0, C4<>;
L_0000018ffcae3da0 .part v0000018ffca8ee60_0, 4, 4;
L_0000018ffca98da0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98d58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae3e40 .functor MUXZ 4, L_0000018ffca98da0, L_0000018ffca98d58, v0000018ffca90120_0, C4<>;
L_0000018ffcae65a0 .part v0000018ffca8ee60_0, 8, 4;
L_0000018ffca98e30 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98de8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae6960 .functor MUXZ 4, L_0000018ffca98e30, L_0000018ffca98de8, v0000018ffca90120_0, C4<>;
L_0000018ffcae7900 .part v0000018ffca8ee60_0, 12, 4;
L_0000018ffca98ec0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98e78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae6820 .functor MUXZ 4, L_0000018ffca98ec0, L_0000018ffca98e78, v0000018ffca90120_0, C4<>;
L_0000018ffcae68c0 .part v0000018ffca8ee60_0, 16, 4;
L_0000018ffca98f50 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98f08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae6a00 .functor MUXZ 4, L_0000018ffca98f50, L_0000018ffca98f08, v0000018ffca90120_0, C4<>;
L_0000018ffcae7d60 .part v0000018ffca8ee60_0, 20, 4;
L_0000018ffca98fe0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca98f98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae7e00 .functor MUXZ 4, L_0000018ffca98fe0, L_0000018ffca98f98, v0000018ffca90120_0, C4<>;
L_0000018ffcae8580 .part v0000018ffca8ee60_0, 24, 4;
L_0000018ffca99070 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca99028 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae8620 .functor MUXZ 4, L_0000018ffca99070, L_0000018ffca99028, v0000018ffca90120_0, C4<>;
L_0000018ffcae2360 .part v0000018ffca8ee60_0, 28, 4;
L_0000018ffca99100 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0000018ffca990b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000018ffcae1e60 .functor MUXZ 4, L_0000018ffca99100, L_0000018ffca990b8, v0000018ffca90120_0, C4<>;
LS_0000018ffcae24a0_0_0 .concat8 [ 4 4 4 4], L_0000018ffcae4de0, L_0000018ffcae56a0, L_0000018ffcae6140, L_0000018ffcae6c80;
LS_0000018ffcae24a0_0_4 .concat8 [ 4 4 4 4], L_0000018ffcae7a40, L_0000018ffcae8080, L_0000018ffcae84e0, L_0000018ffcae1780;
L_0000018ffcae24a0 .concat8 [ 16 16 0 0], LS_0000018ffcae24a0_0_0, LS_0000018ffcae24a0_0_4;
S_0000018ffca82ec0 .scope generate, "genblk1[0]" "genblk1[0]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca12470 .param/l "i" 0 3 19, +C4<00>;
v0000018ffca7ece0_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98c80;  1 drivers
v0000018ffca7f780_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98cc8;  1 drivers
S_0000018ffca818e0 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca82ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca7e380_0 .net "a", 3 0, L_0000018ffcae4e80;  1 drivers
v0000018ffca7e420_0 .net "b", 3 0, L_0000018ffcae4020;  1 drivers
v0000018ffca7e600_0 .net "carry", 2 0, L_0000018ffcae33a0;  1 drivers
L_0000018ffca98d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018ffca7eb00_0 .net "cin", 0 0, L_0000018ffca98d10;  1 drivers
v0000018ffca7f000_0 .net "cout", 0 0, L_0000018ffcae8de0;  alias, 1 drivers
v0000018ffca7eba0_0 .net "sum", 3 0, L_0000018ffcae4de0;  1 drivers
L_0000018ffcae3800 .part L_0000018ffcae4e80, 0, 1;
L_0000018ffcae5420 .part L_0000018ffcae4020, 0, 1;
L_0000018ffcae4980 .part L_0000018ffcae4e80, 1, 1;
L_0000018ffcae4a20 .part L_0000018ffcae4020, 1, 1;
L_0000018ffcae3b20 .part L_0000018ffcae33a0, 0, 1;
L_0000018ffcae4ac0 .part L_0000018ffcae4e80, 2, 1;
L_0000018ffcae4b60 .part L_0000018ffcae4020, 2, 1;
L_0000018ffcae38a0 .part L_0000018ffcae33a0, 1, 1;
L_0000018ffcae33a0 .concat8 [ 1 1 1 0], L_0000018ffcae9b00, L_0000018ffcaea200, L_0000018ffcaea5f0;
L_0000018ffcae3bc0 .part L_0000018ffcae4e80, 3, 1;
L_0000018ffcae5240 .part L_0000018ffcae4020, 3, 1;
L_0000018ffcae4ca0 .part L_0000018ffcae33a0, 2, 1;
L_0000018ffcae4de0 .concat8 [ 1 1 1 1], L_0000018ffcae9da0, L_0000018ffcae8fa0, L_0000018ffcae94e0, L_0000018ffcae8d70;
S_0000018ffca81a70 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca818e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaea4a0 .functor XOR 1, L_0000018ffcae3800, L_0000018ffcae5420, C4<0>, C4<0>;
L_0000018ffcae9da0 .functor XOR 1, L_0000018ffcaea4a0, L_0000018ffca98d10, C4<0>, C4<0>;
L_0000018ffcae9a90 .functor AND 1, L_0000018ffcae3800, L_0000018ffcae5420, C4<1>, C4<1>;
L_0000018ffcaea190 .functor XOR 1, L_0000018ffcae3800, L_0000018ffcae5420, C4<0>, C4<0>;
L_0000018ffcae8f30 .functor AND 1, L_0000018ffca98d10, L_0000018ffcaea190, C4<1>, C4<1>;
L_0000018ffcae9b00 .functor OR 1, L_0000018ffcae9a90, L_0000018ffcae8f30, C4<0>, C4<0>;
v0000018ffca7dc00_0 .net *"_ivl_0", 0 0, L_0000018ffcaea4a0;  1 drivers
v0000018ffca7db60_0 .net *"_ivl_4", 0 0, L_0000018ffcae9a90;  1 drivers
v0000018ffca7ee20_0 .net *"_ivl_6", 0 0, L_0000018ffcaea190;  1 drivers
v0000018ffca7f820_0 .net *"_ivl_8", 0 0, L_0000018ffcae8f30;  1 drivers
v0000018ffca7e240_0 .net "a", 0 0, L_0000018ffcae3800;  1 drivers
v0000018ffca7e740_0 .net "b", 0 0, L_0000018ffcae5420;  1 drivers
v0000018ffca7ec40_0 .net "cin", 0 0, L_0000018ffca98d10;  alias, 1 drivers
v0000018ffca7fbe0_0 .net "cout", 0 0, L_0000018ffcae9b00;  1 drivers
v0000018ffca7e9c0_0 .net "sum", 0 0, L_0000018ffcae9da0;  1 drivers
S_0000018ffca815c0 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca818e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaea430 .functor XOR 1, L_0000018ffcae4980, L_0000018ffcae4a20, C4<0>, C4<0>;
L_0000018ffcae8fa0 .functor XOR 1, L_0000018ffcaea430, L_0000018ffcae3b20, C4<0>, C4<0>;
L_0000018ffcae8bb0 .functor AND 1, L_0000018ffcae4980, L_0000018ffcae4a20, C4<1>, C4<1>;
L_0000018ffcaea120 .functor XOR 1, L_0000018ffcae4980, L_0000018ffcae4a20, C4<0>, C4<0>;
L_0000018ffcae9710 .functor AND 1, L_0000018ffcae3b20, L_0000018ffcaea120, C4<1>, C4<1>;
L_0000018ffcaea200 .functor OR 1, L_0000018ffcae8bb0, L_0000018ffcae9710, C4<0>, C4<0>;
v0000018ffca7fb40_0 .net *"_ivl_0", 0 0, L_0000018ffcaea430;  1 drivers
v0000018ffca7e560_0 .net *"_ivl_4", 0 0, L_0000018ffcae8bb0;  1 drivers
v0000018ffca7e880_0 .net *"_ivl_6", 0 0, L_0000018ffcaea120;  1 drivers
v0000018ffca7da20_0 .net *"_ivl_8", 0 0, L_0000018ffcae9710;  1 drivers
v0000018ffca7d7a0_0 .net "a", 0 0, L_0000018ffcae4980;  1 drivers
v0000018ffca7f960_0 .net "b", 0 0, L_0000018ffcae4a20;  1 drivers
v0000018ffca7dac0_0 .net "cin", 0 0, L_0000018ffcae3b20;  1 drivers
v0000018ffca7f640_0 .net "cout", 0 0, L_0000018ffcaea200;  1 drivers
v0000018ffca7dfc0_0 .net "sum", 0 0, L_0000018ffcae8fa0;  1 drivers
S_0000018ffca820b0 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca818e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae97f0 .functor XOR 1, L_0000018ffcae4ac0, L_0000018ffcae4b60, C4<0>, C4<0>;
L_0000018ffcae94e0 .functor XOR 1, L_0000018ffcae97f0, L_0000018ffcae38a0, C4<0>, C4<0>;
L_0000018ffcae9b70 .functor AND 1, L_0000018ffcae4ac0, L_0000018ffcae4b60, C4<1>, C4<1>;
L_0000018ffcae9860 .functor XOR 1, L_0000018ffcae4ac0, L_0000018ffcae4b60, C4<0>, C4<0>;
L_0000018ffcae8c90 .functor AND 1, L_0000018ffcae38a0, L_0000018ffcae9860, C4<1>, C4<1>;
L_0000018ffcaea5f0 .functor OR 1, L_0000018ffcae9b70, L_0000018ffcae8c90, C4<0>, C4<0>;
v0000018ffca7e060_0 .net *"_ivl_0", 0 0, L_0000018ffcae97f0;  1 drivers
v0000018ffca7f140_0 .net *"_ivl_4", 0 0, L_0000018ffcae9b70;  1 drivers
v0000018ffca7f6e0_0 .net *"_ivl_6", 0 0, L_0000018ffcae9860;  1 drivers
v0000018ffca7ef60_0 .net *"_ivl_8", 0 0, L_0000018ffcae8c90;  1 drivers
v0000018ffca7e920_0 .net "a", 0 0, L_0000018ffcae4ac0;  1 drivers
v0000018ffca7d840_0 .net "b", 0 0, L_0000018ffcae4b60;  1 drivers
v0000018ffca7e1a0_0 .net "cin", 0 0, L_0000018ffcae38a0;  1 drivers
v0000018ffca7d8e0_0 .net "cout", 0 0, L_0000018ffcaea5f0;  1 drivers
v0000018ffca7e4c0_0 .net "sum", 0 0, L_0000018ffcae94e0;  1 drivers
S_0000018ffca826f0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca818e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaea270 .functor XOR 1, L_0000018ffcae3bc0, L_0000018ffcae5240, C4<0>, C4<0>;
L_0000018ffcae8d70 .functor XOR 1, L_0000018ffcaea270, L_0000018ffcae4ca0, C4<0>, C4<0>;
L_0000018ffcae9c50 .functor AND 1, L_0000018ffcae3bc0, L_0000018ffcae5240, C4<1>, C4<1>;
L_0000018ffcae8d00 .functor XOR 1, L_0000018ffcae3bc0, L_0000018ffcae5240, C4<0>, C4<0>;
L_0000018ffcaea2e0 .functor AND 1, L_0000018ffcae4ca0, L_0000018ffcae8d00, C4<1>, C4<1>;
L_0000018ffcae8de0 .functor OR 1, L_0000018ffcae9c50, L_0000018ffcaea2e0, C4<0>, C4<0>;
v0000018ffca7df20_0 .net *"_ivl_0", 0 0, L_0000018ffcaea270;  1 drivers
v0000018ffca7e2e0_0 .net *"_ivl_4", 0 0, L_0000018ffcae9c50;  1 drivers
v0000018ffca7d980_0 .net *"_ivl_6", 0 0, L_0000018ffcae8d00;  1 drivers
v0000018ffca7dde0_0 .net *"_ivl_8", 0 0, L_0000018ffcaea2e0;  1 drivers
v0000018ffca7ea60_0 .net "a", 0 0, L_0000018ffcae3bc0;  1 drivers
v0000018ffca7f3c0_0 .net "b", 0 0, L_0000018ffcae5240;  1 drivers
v0000018ffca7f320_0 .net "cin", 0 0, L_0000018ffcae4ca0;  1 drivers
v0000018ffca7e6a0_0 .net "cout", 0 0, L_0000018ffcae8de0;  alias, 1 drivers
v0000018ffca7de80_0 .net "sum", 0 0, L_0000018ffcae8d70;  1 drivers
S_0000018ffca83370 .scope generate, "genblk1[1]" "genblk1[1]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca11830 .param/l "i" 0 3 19, +C4<01>;
v0000018ffca800e0_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98d58;  1 drivers
v0000018ffca7ff00_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98da0;  1 drivers
S_0000018ffca831e0 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca83370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca80ae0_0 .net "a", 3 0, L_0000018ffcae3da0;  1 drivers
v0000018ffca80a40_0 .net "b", 3 0, L_0000018ffcae3e40;  1 drivers
v0000018ffca81260_0 .net "carry", 2 0, L_0000018ffcae36c0;  1 drivers
v0000018ffca81440_0 .net "cin", 0 0, L_0000018ffcae8de0;  alias, 1 drivers
v0000018ffca80b80_0 .net "cout", 0 0, L_0000018ffcaf19e0;  alias, 1 drivers
v0000018ffca7fe60_0 .net "sum", 3 0, L_0000018ffcae56a0;  1 drivers
L_0000018ffcae3940 .part L_0000018ffcae3da0, 0, 1;
L_0000018ffcae4f20 .part L_0000018ffcae3e40, 0, 1;
L_0000018ffcae3300 .part L_0000018ffcae3da0, 1, 1;
L_0000018ffcae4fc0 .part L_0000018ffcae3e40, 1, 1;
L_0000018ffcae39e0 .part L_0000018ffcae36c0, 0, 1;
L_0000018ffcae3c60 .part L_0000018ffcae3da0, 2, 1;
L_0000018ffcae3f80 .part L_0000018ffcae3e40, 2, 1;
L_0000018ffcae52e0 .part L_0000018ffcae36c0, 1, 1;
L_0000018ffcae36c0 .concat8 [ 1 1 1 0], L_0000018ffcae9080, L_0000018ffcae9630, L_0000018ffcaea820;
L_0000018ffcae5380 .part L_0000018ffcae3da0, 3, 1;
L_0000018ffcae54c0 .part L_0000018ffcae3e40, 3, 1;
L_0000018ffcae5600 .part L_0000018ffcae36c0, 2, 1;
L_0000018ffcae56a0 .concat8 [ 1 1 1 1], L_0000018ffcae9cc0, L_0000018ffcae9320, L_0000018ffcaea900, L_0000018ffcaea970;
S_0000018ffca81d90 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca831e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae9390 .functor XOR 1, L_0000018ffcae3940, L_0000018ffcae4f20, C4<0>, C4<0>;
L_0000018ffcae9cc0 .functor XOR 1, L_0000018ffcae9390, L_0000018ffcae8de0, C4<0>, C4<0>;
L_0000018ffcae9d30 .functor AND 1, L_0000018ffcae3940, L_0000018ffcae4f20, C4<1>, C4<1>;
L_0000018ffcae9400 .functor XOR 1, L_0000018ffcae3940, L_0000018ffcae4f20, C4<0>, C4<0>;
L_0000018ffcae92b0 .functor AND 1, L_0000018ffcae8de0, L_0000018ffcae9400, C4<1>, C4<1>;
L_0000018ffcae9080 .functor OR 1, L_0000018ffcae9d30, L_0000018ffcae92b0, C4<0>, C4<0>;
v0000018ffca7eec0_0 .net *"_ivl_0", 0 0, L_0000018ffcae9390;  1 drivers
v0000018ffca7f0a0_0 .net *"_ivl_4", 0 0, L_0000018ffcae9d30;  1 drivers
v0000018ffca7f8c0_0 .net *"_ivl_6", 0 0, L_0000018ffcae9400;  1 drivers
v0000018ffca7f280_0 .net *"_ivl_8", 0 0, L_0000018ffcae92b0;  1 drivers
v0000018ffca7f460_0 .net "a", 0 0, L_0000018ffcae3940;  1 drivers
v0000018ffca7f500_0 .net "b", 0 0, L_0000018ffcae4f20;  1 drivers
v0000018ffca7f5a0_0 .net "cin", 0 0, L_0000018ffcae8de0;  alias, 1 drivers
v0000018ffca7fa00_0 .net "cout", 0 0, L_0000018ffcae9080;  1 drivers
v0000018ffca80220_0 .net "sum", 0 0, L_0000018ffcae9cc0;  1 drivers
S_0000018ffca82240 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca831e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae91d0 .functor XOR 1, L_0000018ffcae3300, L_0000018ffcae4fc0, C4<0>, C4<0>;
L_0000018ffcae9320 .functor XOR 1, L_0000018ffcae91d0, L_0000018ffcae39e0, C4<0>, C4<0>;
L_0000018ffcae9550 .functor AND 1, L_0000018ffcae3300, L_0000018ffcae4fc0, C4<1>, C4<1>;
L_0000018ffcaea350 .functor XOR 1, L_0000018ffcae3300, L_0000018ffcae4fc0, C4<0>, C4<0>;
L_0000018ffcae95c0 .functor AND 1, L_0000018ffcae39e0, L_0000018ffcaea350, C4<1>, C4<1>;
L_0000018ffcae9630 .functor OR 1, L_0000018ffcae9550, L_0000018ffcae95c0, C4<0>, C4<0>;
v0000018ffca80680_0 .net *"_ivl_0", 0 0, L_0000018ffcae91d0;  1 drivers
v0000018ffca80860_0 .net *"_ivl_4", 0 0, L_0000018ffcae9550;  1 drivers
v0000018ffca80040_0 .net *"_ivl_6", 0 0, L_0000018ffcaea350;  1 drivers
v0000018ffca802c0_0 .net *"_ivl_8", 0 0, L_0000018ffcae95c0;  1 drivers
v0000018ffca81300_0 .net "a", 0 0, L_0000018ffcae3300;  1 drivers
v0000018ffca81080_0 .net "b", 0 0, L_0000018ffcae4fc0;  1 drivers
v0000018ffca80360_0 .net "cin", 0 0, L_0000018ffcae39e0;  1 drivers
v0000018ffca80cc0_0 .net "cout", 0 0, L_0000018ffcae9630;  1 drivers
v0000018ffca80400_0 .net "sum", 0 0, L_0000018ffcae9320;  1 drivers
S_0000018ffca83050 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca831e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcae9780 .functor XOR 1, L_0000018ffcae3c60, L_0000018ffcae3f80, C4<0>, C4<0>;
L_0000018ffcaea900 .functor XOR 1, L_0000018ffcae9780, L_0000018ffcae52e0, C4<0>, C4<0>;
L_0000018ffcaea6d0 .functor AND 1, L_0000018ffcae3c60, L_0000018ffcae3f80, C4<1>, C4<1>;
L_0000018ffcaea740 .functor XOR 1, L_0000018ffcae3c60, L_0000018ffcae3f80, C4<0>, C4<0>;
L_0000018ffcaea7b0 .functor AND 1, L_0000018ffcae52e0, L_0000018ffcaea740, C4<1>, C4<1>;
L_0000018ffcaea820 .functor OR 1, L_0000018ffcaea6d0, L_0000018ffcaea7b0, C4<0>, C4<0>;
v0000018ffca80d60_0 .net *"_ivl_0", 0 0, L_0000018ffcae9780;  1 drivers
v0000018ffca81120_0 .net *"_ivl_4", 0 0, L_0000018ffcaea6d0;  1 drivers
v0000018ffca80c20_0 .net *"_ivl_6", 0 0, L_0000018ffcaea740;  1 drivers
v0000018ffca80e00_0 .net *"_ivl_8", 0 0, L_0000018ffcaea7b0;  1 drivers
v0000018ffca80180_0 .net "a", 0 0, L_0000018ffcae3c60;  1 drivers
v0000018ffca813a0_0 .net "b", 0 0, L_0000018ffcae3f80;  1 drivers
v0000018ffca805e0_0 .net "cin", 0 0, L_0000018ffcae52e0;  1 drivers
v0000018ffca811c0_0 .net "cout", 0 0, L_0000018ffcaea820;  1 drivers
v0000018ffca80ea0_0 .net "sum", 0 0, L_0000018ffcaea900;  1 drivers
S_0000018ffca81f20 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca831e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaea890 .functor XOR 1, L_0000018ffcae5380, L_0000018ffcae54c0, C4<0>, C4<0>;
L_0000018ffcaea970 .functor XOR 1, L_0000018ffcaea890, L_0000018ffcae5600, C4<0>, C4<0>;
L_0000018ffcaea660 .functor AND 1, L_0000018ffcae5380, L_0000018ffcae54c0, C4<1>, C4<1>;
L_0000018ffca98940 .functor XOR 1, L_0000018ffcae5380, L_0000018ffcae54c0, C4<0>, C4<0>;
L_0000018ffcaf17b0 .functor AND 1, L_0000018ffcae5600, L_0000018ffca98940, C4<1>, C4<1>;
L_0000018ffcaf19e0 .functor OR 1, L_0000018ffcaea660, L_0000018ffcaf17b0, C4<0>, C4<0>;
v0000018ffca804a0_0 .net *"_ivl_0", 0 0, L_0000018ffcaea890;  1 drivers
v0000018ffca7fdc0_0 .net *"_ivl_4", 0 0, L_0000018ffcaea660;  1 drivers
v0000018ffca80540_0 .net *"_ivl_6", 0 0, L_0000018ffca98940;  1 drivers
v0000018ffca80720_0 .net *"_ivl_8", 0 0, L_0000018ffcaf17b0;  1 drivers
v0000018ffca80f40_0 .net "a", 0 0, L_0000018ffcae5380;  1 drivers
v0000018ffca807c0_0 .net "b", 0 0, L_0000018ffcae54c0;  1 drivers
v0000018ffca80900_0 .net "cin", 0 0, L_0000018ffcae5600;  1 drivers
v0000018ffca809a0_0 .net "cout", 0 0, L_0000018ffcaf19e0;  alias, 1 drivers
v0000018ffca80fe0_0 .net "sum", 0 0, L_0000018ffcaea970;  1 drivers
S_0000018ffca823d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca12070 .param/l "i" 0 3 19, +C4<010>;
v0000018ffca844e0_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98de8;  1 drivers
v0000018ffca85520_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98e30;  1 drivers
S_0000018ffca82560 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca823d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca85700_0 .net "a", 3 0, L_0000018ffcae65a0;  1 drivers
v0000018ffca83ea0_0 .net "b", 3 0, L_0000018ffcae6960;  1 drivers
v0000018ffca84940_0 .net "carry", 2 0, L_0000018ffcae6500;  1 drivers
v0000018ffca84760_0 .net "cin", 0 0, L_0000018ffcaf19e0;  alias, 1 drivers
v0000018ffca85480_0 .net "cout", 0 0, L_0000018ffcaf1e40;  alias, 1 drivers
v0000018ffca84a80_0 .net "sum", 3 0, L_0000018ffcae6140;  1 drivers
L_0000018ffcae3ee0 .part L_0000018ffcae65a0, 0, 1;
L_0000018ffcae40c0 .part L_0000018ffcae6960, 0, 1;
L_0000018ffcae4160 .part L_0000018ffcae65a0, 1, 1;
L_0000018ffcae6d20 .part L_0000018ffcae6960, 1, 1;
L_0000018ffcae79a0 .part L_0000018ffcae6500, 0, 1;
L_0000018ffcae7220 .part L_0000018ffcae65a0, 2, 1;
L_0000018ffcae6460 .part L_0000018ffcae6960, 2, 1;
L_0000018ffcae6dc0 .part L_0000018ffcae6500, 1, 1;
L_0000018ffcae6500 .concat8 [ 1 1 1 0], L_0000018ffcaf1430, L_0000018ffcaf0f60, L_0000018ffcaf14a0;
L_0000018ffcae7ea0 .part L_0000018ffcae65a0, 3, 1;
L_0000018ffcae6000 .part L_0000018ffcae6960, 3, 1;
L_0000018ffcae7c20 .part L_0000018ffcae6500, 2, 1;
L_0000018ffcae6140 .concat8 [ 1 1 1 1], L_0000018ffcaf1660, L_0000018ffcaf0ef0, L_0000018ffcaf1350, L_0000018ffcaf1d60;
S_0000018ffca81c00 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca82560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf1b30 .functor XOR 1, L_0000018ffcae3ee0, L_0000018ffcae40c0, C4<0>, C4<0>;
L_0000018ffcaf1660 .functor XOR 1, L_0000018ffcaf1b30, L_0000018ffcaf19e0, C4<0>, C4<0>;
L_0000018ffcaf1eb0 .functor AND 1, L_0000018ffcae3ee0, L_0000018ffcae40c0, C4<1>, C4<1>;
L_0000018ffcaf1cf0 .functor XOR 1, L_0000018ffcae3ee0, L_0000018ffcae40c0, C4<0>, C4<0>;
L_0000018ffcaf2620 .functor AND 1, L_0000018ffcaf19e0, L_0000018ffcaf1cf0, C4<1>, C4<1>;
L_0000018ffcaf1430 .functor OR 1, L_0000018ffcaf1eb0, L_0000018ffcaf2620, C4<0>, C4<0>;
v0000018ffca7ffa0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf1b30;  1 drivers
v0000018ffca84120_0 .net *"_ivl_4", 0 0, L_0000018ffcaf1eb0;  1 drivers
v0000018ffca85840_0 .net *"_ivl_6", 0 0, L_0000018ffcaf1cf0;  1 drivers
v0000018ffca85020_0 .net *"_ivl_8", 0 0, L_0000018ffcaf2620;  1 drivers
v0000018ffca853e0_0 .net "a", 0 0, L_0000018ffcae3ee0;  1 drivers
v0000018ffca84c60_0 .net "b", 0 0, L_0000018ffcae40c0;  1 drivers
v0000018ffca83680_0 .net "cin", 0 0, L_0000018ffcaf19e0;  alias, 1 drivers
v0000018ffca83cc0_0 .net "cout", 0 0, L_0000018ffcaf1430;  1 drivers
v0000018ffca843a0_0 .net "sum", 0 0, L_0000018ffcaf1660;  1 drivers
S_0000018ffca81750 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca82560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf1820 .functor XOR 1, L_0000018ffcae4160, L_0000018ffcae6d20, C4<0>, C4<0>;
L_0000018ffcaf0ef0 .functor XOR 1, L_0000018ffcaf1820, L_0000018ffcae79a0, C4<0>, C4<0>;
L_0000018ffcaf1040 .functor AND 1, L_0000018ffcae4160, L_0000018ffcae6d20, C4<1>, C4<1>;
L_0000018ffcaf2230 .functor XOR 1, L_0000018ffcae4160, L_0000018ffcae6d20, C4<0>, C4<0>;
L_0000018ffcaf23f0 .functor AND 1, L_0000018ffcae79a0, L_0000018ffcaf2230, C4<1>, C4<1>;
L_0000018ffcaf0f60 .functor OR 1, L_0000018ffcaf1040, L_0000018ffcaf23f0, C4<0>, C4<0>;
v0000018ffca85b60_0 .net *"_ivl_0", 0 0, L_0000018ffcaf1820;  1 drivers
v0000018ffca850c0_0 .net *"_ivl_4", 0 0, L_0000018ffcaf1040;  1 drivers
v0000018ffca84580_0 .net *"_ivl_6", 0 0, L_0000018ffcaf2230;  1 drivers
v0000018ffca84620_0 .net *"_ivl_8", 0 0, L_0000018ffcaf23f0;  1 drivers
v0000018ffca857a0_0 .net "a", 0 0, L_0000018ffcae4160;  1 drivers
v0000018ffca84440_0 .net "b", 0 0, L_0000018ffcae6d20;  1 drivers
v0000018ffca84da0_0 .net "cin", 0 0, L_0000018ffcae79a0;  1 drivers
v0000018ffca83d60_0 .net "cout", 0 0, L_0000018ffcaf0f60;  1 drivers
v0000018ffca83a40_0 .net "sum", 0 0, L_0000018ffcaf0ef0;  1 drivers
S_0000018ffca82d30 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca82560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf0c50 .functor XOR 1, L_0000018ffcae7220, L_0000018ffcae6460, C4<0>, C4<0>;
L_0000018ffcaf1350 .functor XOR 1, L_0000018ffcaf0c50, L_0000018ffcae6dc0, C4<0>, C4<0>;
L_0000018ffcaf1f90 .functor AND 1, L_0000018ffcae7220, L_0000018ffcae6460, C4<1>, C4<1>;
L_0000018ffcaf1970 .functor XOR 1, L_0000018ffcae7220, L_0000018ffcae6460, C4<0>, C4<0>;
L_0000018ffcaf1890 .functor AND 1, L_0000018ffcae6dc0, L_0000018ffcaf1970, C4<1>, C4<1>;
L_0000018ffcaf14a0 .functor OR 1, L_0000018ffcaf1f90, L_0000018ffcaf1890, C4<0>, C4<0>;
v0000018ffca849e0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf0c50;  1 drivers
v0000018ffca84f80_0 .net *"_ivl_4", 0 0, L_0000018ffcaf1f90;  1 drivers
v0000018ffca85340_0 .net *"_ivl_6", 0 0, L_0000018ffcaf1970;  1 drivers
v0000018ffca85200_0 .net *"_ivl_8", 0 0, L_0000018ffcaf1890;  1 drivers
v0000018ffca84d00_0 .net "a", 0 0, L_0000018ffcae7220;  1 drivers
v0000018ffca83860_0 .net "b", 0 0, L_0000018ffcae6460;  1 drivers
v0000018ffca837c0_0 .net "cin", 0 0, L_0000018ffcae6dc0;  1 drivers
v0000018ffca84b20_0 .net "cout", 0 0, L_0000018ffcaf14a0;  1 drivers
v0000018ffca85160_0 .net "sum", 0 0, L_0000018ffcaf1350;  1 drivers
S_0000018ffca82880 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca82560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf0da0 .functor XOR 1, L_0000018ffcae7ea0, L_0000018ffcae6000, C4<0>, C4<0>;
L_0000018ffcaf1d60 .functor XOR 1, L_0000018ffcaf0da0, L_0000018ffcae7c20, C4<0>, C4<0>;
L_0000018ffcaf1a50 .functor AND 1, L_0000018ffcae7ea0, L_0000018ffcae6000, C4<1>, C4<1>;
L_0000018ffcaf1dd0 .functor XOR 1, L_0000018ffcae7ea0, L_0000018ffcae6000, C4<0>, C4<0>;
L_0000018ffcaf1580 .functor AND 1, L_0000018ffcae7c20, L_0000018ffcaf1dd0, C4<1>, C4<1>;
L_0000018ffcaf1e40 .functor OR 1, L_0000018ffcaf1a50, L_0000018ffcaf1580, C4<0>, C4<0>;
v0000018ffca846c0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf0da0;  1 drivers
v0000018ffca84800_0 .net *"_ivl_4", 0 0, L_0000018ffcaf1a50;  1 drivers
v0000018ffca83ae0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf1dd0;  1 drivers
v0000018ffca83e00_0 .net *"_ivl_8", 0 0, L_0000018ffcaf1580;  1 drivers
v0000018ffca85c00_0 .net "a", 0 0, L_0000018ffcae7ea0;  1 drivers
v0000018ffca85660_0 .net "b", 0 0, L_0000018ffcae6000;  1 drivers
v0000018ffca83fe0_0 .net "cin", 0 0, L_0000018ffcae7c20;  1 drivers
v0000018ffca852a0_0 .net "cout", 0 0, L_0000018ffcaf1e40;  alias, 1 drivers
v0000018ffca841c0_0 .net "sum", 0 0, L_0000018ffcaf1d60;  1 drivers
S_0000018ffca82a10 .scope generate, "genblk1[3]" "genblk1[3]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca12270 .param/l "i" 0 3 19, +C4<011>;
v0000018ffca86380_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98e78;  1 drivers
v0000018ffca86ba0_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98ec0;  1 drivers
S_0000018ffca82ba0 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca82a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca86b00_0 .net "a", 3 0, L_0000018ffcae7900;  1 drivers
v0000018ffca86e20_0 .net "b", 3 0, L_0000018ffcae6820;  1 drivers
v0000018ffca86c40_0 .net "carry", 2 0, L_0000018ffcae6f00;  1 drivers
v0000018ffca864c0_0 .net "cin", 0 0, L_0000018ffcaf1e40;  alias, 1 drivers
v0000018ffca86a60_0 .net "cout", 0 0, L_0000018ffcaf1200;  alias, 1 drivers
v0000018ffca86240_0 .net "sum", 3 0, L_0000018ffcae6c80;  1 drivers
L_0000018ffcae60a0 .part L_0000018ffcae7900, 0, 1;
L_0000018ffcae6640 .part L_0000018ffcae6820, 0, 1;
L_0000018ffcae6320 .part L_0000018ffcae7900, 1, 1;
L_0000018ffcae6be0 .part L_0000018ffcae6820, 1, 1;
L_0000018ffcae7fe0 .part L_0000018ffcae6f00, 0, 1;
L_0000018ffcae6b40 .part L_0000018ffcae7900, 2, 1;
L_0000018ffcae5f60 .part L_0000018ffcae6820, 2, 1;
L_0000018ffcae6e60 .part L_0000018ffcae6f00, 1, 1;
L_0000018ffcae6f00 .concat8 [ 1 1 1 0], L_0000018ffcaf15f0, L_0000018ffcaf1900, L_0000018ffcaf12e0;
L_0000018ffcae7860 .part L_0000018ffcae7900, 3, 1;
L_0000018ffcae77c0 .part L_0000018ffcae6820, 3, 1;
L_0000018ffcae7720 .part L_0000018ffcae6f00, 2, 1;
L_0000018ffcae6c80 .concat8 [ 1 1 1 1], L_0000018ffcaf2540, L_0000018ffcaf1190, L_0000018ffcaf0a90, L_0000018ffcaf2000;
S_0000018ffca88710 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca82ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf1270 .functor XOR 1, L_0000018ffcae60a0, L_0000018ffcae6640, C4<0>, C4<0>;
L_0000018ffcaf2540 .functor XOR 1, L_0000018ffcaf1270, L_0000018ffcaf1e40, C4<0>, C4<0>;
L_0000018ffcaf1ac0 .functor AND 1, L_0000018ffcae60a0, L_0000018ffcae6640, C4<1>, C4<1>;
L_0000018ffcaf0b00 .functor XOR 1, L_0000018ffcae60a0, L_0000018ffcae6640, C4<0>, C4<0>;
L_0000018ffcaf1510 .functor AND 1, L_0000018ffcaf1e40, L_0000018ffcaf0b00, C4<1>, C4<1>;
L_0000018ffcaf15f0 .functor OR 1, L_0000018ffcaf1ac0, L_0000018ffcaf1510, C4<0>, C4<0>;
v0000018ffca83c20_0 .net *"_ivl_0", 0 0, L_0000018ffcaf1270;  1 drivers
v0000018ffca858e0_0 .net *"_ivl_4", 0 0, L_0000018ffcaf1ac0;  1 drivers
v0000018ffca855c0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf0b00;  1 drivers
v0000018ffca84bc0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf1510;  1 drivers
v0000018ffca84e40_0 .net "a", 0 0, L_0000018ffcae60a0;  1 drivers
v0000018ffca84300_0 .net "b", 0 0, L_0000018ffcae6640;  1 drivers
v0000018ffca85980_0 .net "cin", 0 0, L_0000018ffcaf1e40;  alias, 1 drivers
v0000018ffca83720_0 .net "cout", 0 0, L_0000018ffcaf15f0;  1 drivers
v0000018ffca84ee0_0 .net "sum", 0 0, L_0000018ffcaf2540;  1 drivers
S_0000018ffca88bc0 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca82ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf2380 .functor XOR 1, L_0000018ffcae6320, L_0000018ffcae6be0, C4<0>, C4<0>;
L_0000018ffcaf1190 .functor XOR 1, L_0000018ffcaf2380, L_0000018ffcae7fe0, C4<0>, C4<0>;
L_0000018ffcaf16d0 .functor AND 1, L_0000018ffcae6320, L_0000018ffcae6be0, C4<1>, C4<1>;
L_0000018ffcaf0b70 .functor XOR 1, L_0000018ffcae6320, L_0000018ffcae6be0, C4<0>, C4<0>;
L_0000018ffcaf1740 .functor AND 1, L_0000018ffcae7fe0, L_0000018ffcaf0b70, C4<1>, C4<1>;
L_0000018ffcaf1900 .functor OR 1, L_0000018ffcaf16d0, L_0000018ffcaf1740, C4<0>, C4<0>;
v0000018ffca848a0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf2380;  1 drivers
v0000018ffca85a20_0 .net *"_ivl_4", 0 0, L_0000018ffcaf16d0;  1 drivers
v0000018ffca85ac0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf0b70;  1 drivers
v0000018ffca83b80_0 .net *"_ivl_8", 0 0, L_0000018ffcaf1740;  1 drivers
v0000018ffca83f40_0 .net "a", 0 0, L_0000018ffcae6320;  1 drivers
v0000018ffca85ca0_0 .net "b", 0 0, L_0000018ffcae6be0;  1 drivers
v0000018ffca85d40_0 .net "cin", 0 0, L_0000018ffcae7fe0;  1 drivers
v0000018ffca835e0_0 .net "cout", 0 0, L_0000018ffcaf1900;  1 drivers
v0000018ffca83900_0 .net "sum", 0 0, L_0000018ffcaf1190;  1 drivers
S_0000018ffca883f0 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca82ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf24d0 .functor XOR 1, L_0000018ffcae6b40, L_0000018ffcae5f60, C4<0>, C4<0>;
L_0000018ffcaf0a90 .functor XOR 1, L_0000018ffcaf24d0, L_0000018ffcae6e60, C4<0>, C4<0>;
L_0000018ffcaf1120 .functor AND 1, L_0000018ffcae6b40, L_0000018ffcae5f60, C4<1>, C4<1>;
L_0000018ffcaf10b0 .functor XOR 1, L_0000018ffcae6b40, L_0000018ffcae5f60, C4<0>, C4<0>;
L_0000018ffcaf21c0 .functor AND 1, L_0000018ffcae6e60, L_0000018ffcaf10b0, C4<1>, C4<1>;
L_0000018ffcaf12e0 .functor OR 1, L_0000018ffcaf1120, L_0000018ffcaf21c0, C4<0>, C4<0>;
v0000018ffca839a0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf24d0;  1 drivers
v0000018ffca84260_0 .net *"_ivl_4", 0 0, L_0000018ffcaf1120;  1 drivers
v0000018ffca84080_0 .net *"_ivl_6", 0 0, L_0000018ffcaf10b0;  1 drivers
v0000018ffca87280_0 .net *"_ivl_8", 0 0, L_0000018ffcaf21c0;  1 drivers
v0000018ffca86420_0 .net "a", 0 0, L_0000018ffcae6b40;  1 drivers
v0000018ffca86600_0 .net "b", 0 0, L_0000018ffcae5f60;  1 drivers
v0000018ffca87460_0 .net "cin", 0 0, L_0000018ffcae6e60;  1 drivers
v0000018ffca869c0_0 .net "cout", 0 0, L_0000018ffcaf12e0;  1 drivers
v0000018ffca86100_0 .net "sum", 0 0, L_0000018ffcaf0a90;  1 drivers
S_0000018ffca87db0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca82ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf1ba0 .functor XOR 1, L_0000018ffcae7860, L_0000018ffcae77c0, C4<0>, C4<0>;
L_0000018ffcaf2000 .functor XOR 1, L_0000018ffcaf1ba0, L_0000018ffcae7720, C4<0>, C4<0>;
L_0000018ffcaf2460 .functor AND 1, L_0000018ffcae7860, L_0000018ffcae77c0, C4<1>, C4<1>;
L_0000018ffcaf1c10 .functor XOR 1, L_0000018ffcae7860, L_0000018ffcae77c0, C4<0>, C4<0>;
L_0000018ffcaf1c80 .functor AND 1, L_0000018ffcae7720, L_0000018ffcaf1c10, C4<1>, C4<1>;
L_0000018ffcaf1200 .functor OR 1, L_0000018ffcaf2460, L_0000018ffcaf1c80, C4<0>, C4<0>;
v0000018ffca870a0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf1ba0;  1 drivers
v0000018ffca86920_0 .net *"_ivl_4", 0 0, L_0000018ffcaf2460;  1 drivers
v0000018ffca87320_0 .net *"_ivl_6", 0 0, L_0000018ffcaf1c10;  1 drivers
v0000018ffca85de0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf1c80;  1 drivers
v0000018ffca86ec0_0 .net "a", 0 0, L_0000018ffcae7860;  1 drivers
v0000018ffca85e80_0 .net "b", 0 0, L_0000018ffcae77c0;  1 drivers
v0000018ffca862e0_0 .net "cin", 0 0, L_0000018ffcae7720;  1 drivers
v0000018ffca86740_0 .net "cout", 0 0, L_0000018ffcaf1200;  alias, 1 drivers
v0000018ffca85f20_0 .net "sum", 0 0, L_0000018ffcaf2000;  1 drivers
S_0000018ffca87a90 .scope generate, "genblk1[4]" "genblk1[4]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca11c30 .param/l "i" 0 3 19, +C4<0100>;
v0000018ffca8a360_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98f08;  1 drivers
v0000018ffca8b940_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98f50;  1 drivers
S_0000018ffca88580 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca87a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca8b4e0_0 .net "a", 3 0, L_0000018ffcae68c0;  1 drivers
v0000018ffca8b760_0 .net "b", 3 0, L_0000018ffcae6a00;  1 drivers
v0000018ffca8a680_0 .net "carry", 2 0, L_0000018ffcae7040;  1 drivers
v0000018ffca8a9a0_0 .net "cin", 0 0, L_0000018ffcaf1200;  alias, 1 drivers
v0000018ffca8c020_0 .net "cout", 0 0, L_0000018ffcaf2f70;  alias, 1 drivers
v0000018ffca8b800_0 .net "sum", 3 0, L_0000018ffcae7a40;  1 drivers
L_0000018ffcae66e0 .part L_0000018ffcae68c0, 0, 1;
L_0000018ffcae75e0 .part L_0000018ffcae6a00, 0, 1;
L_0000018ffcae61e0 .part L_0000018ffcae68c0, 1, 1;
L_0000018ffcae6aa0 .part L_0000018ffcae6a00, 1, 1;
L_0000018ffcae6280 .part L_0000018ffcae7040, 0, 1;
L_0000018ffcae6fa0 .part L_0000018ffcae68c0, 2, 1;
L_0000018ffcae72c0 .part L_0000018ffcae6a00, 2, 1;
L_0000018ffcae63c0 .part L_0000018ffcae7040, 1, 1;
L_0000018ffcae7040 .concat8 [ 1 1 1 0], L_0000018ffcaf0e80, L_0000018ffcaf29a0, L_0000018ffcaf2930;
L_0000018ffcae8120 .part L_0000018ffcae68c0, 3, 1;
L_0000018ffcae6780 .part L_0000018ffcae6a00, 3, 1;
L_0000018ffcae70e0 .part L_0000018ffcae7040, 2, 1;
L_0000018ffcae7a40 .concat8 [ 1 1 1 1], L_0000018ffcaf0d30, L_0000018ffcaf13c0, L_0000018ffcaf27e0, L_0000018ffcaf33d0;
S_0000018ffca880d0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca88580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf0cc0 .functor XOR 1, L_0000018ffcae66e0, L_0000018ffcae75e0, C4<0>, C4<0>;
L_0000018ffcaf0d30 .functor XOR 1, L_0000018ffcaf0cc0, L_0000018ffcaf1200, C4<0>, C4<0>;
L_0000018ffcaf22a0 .functor AND 1, L_0000018ffcae66e0, L_0000018ffcae75e0, C4<1>, C4<1>;
L_0000018ffcaf0fd0 .functor XOR 1, L_0000018ffcae66e0, L_0000018ffcae75e0, C4<0>, C4<0>;
L_0000018ffcaf2070 .functor AND 1, L_0000018ffcaf1200, L_0000018ffcaf0fd0, C4<1>, C4<1>;
L_0000018ffcaf0e80 .functor OR 1, L_0000018ffcaf22a0, L_0000018ffcaf2070, C4<0>, C4<0>;
v0000018ffca866a0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf0cc0;  1 drivers
v0000018ffca85fc0_0 .net *"_ivl_4", 0 0, L_0000018ffcaf22a0;  1 drivers
v0000018ffca861a0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf0fd0;  1 drivers
v0000018ffca86ce0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf2070;  1 drivers
v0000018ffca87140_0 .net "a", 0 0, L_0000018ffcae66e0;  1 drivers
v0000018ffca86060_0 .net "b", 0 0, L_0000018ffcae75e0;  1 drivers
v0000018ffca87000_0 .net "cin", 0 0, L_0000018ffcaf1200;  alias, 1 drivers
v0000018ffca86d80_0 .net "cout", 0 0, L_0000018ffcaf0e80;  1 drivers
v0000018ffca86f60_0 .net "sum", 0 0, L_0000018ffcaf0d30;  1 drivers
S_0000018ffca88d50 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca88580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf20e0 .functor XOR 1, L_0000018ffcae61e0, L_0000018ffcae6aa0, C4<0>, C4<0>;
L_0000018ffcaf13c0 .functor XOR 1, L_0000018ffcaf20e0, L_0000018ffcae6280, C4<0>, C4<0>;
L_0000018ffcaf2150 .functor AND 1, L_0000018ffcae61e0, L_0000018ffcae6aa0, C4<1>, C4<1>;
L_0000018ffcaf2310 .functor XOR 1, L_0000018ffcae61e0, L_0000018ffcae6aa0, C4<0>, C4<0>;
L_0000018ffcaf0e10 .functor AND 1, L_0000018ffcae6280, L_0000018ffcaf2310, C4<1>, C4<1>;
L_0000018ffcaf29a0 .functor OR 1, L_0000018ffcaf2150, L_0000018ffcaf0e10, C4<0>, C4<0>;
v0000018ffca867e0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf20e0;  1 drivers
v0000018ffca86560_0 .net *"_ivl_4", 0 0, L_0000018ffcaf2150;  1 drivers
v0000018ffca871e0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf2310;  1 drivers
v0000018ffca873c0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf0e10;  1 drivers
v0000018ffca86880_0 .net "a", 0 0, L_0000018ffcae61e0;  1 drivers
v0000018ffca8bee0_0 .net "b", 0 0, L_0000018ffcae6aa0;  1 drivers
v0000018ffca89b40_0 .net "cin", 0 0, L_0000018ffcae6280;  1 drivers
v0000018ffca8a4a0_0 .net "cout", 0 0, L_0000018ffcaf29a0;  1 drivers
v0000018ffca8a860_0 .net "sum", 0 0, L_0000018ffcaf13c0;  1 drivers
S_0000018ffca88260 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca88580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf2770 .functor XOR 1, L_0000018ffcae6fa0, L_0000018ffcae72c0, C4<0>, C4<0>;
L_0000018ffcaf27e0 .functor XOR 1, L_0000018ffcaf2770, L_0000018ffcae63c0, C4<0>, C4<0>;
L_0000018ffcaf2850 .functor AND 1, L_0000018ffcae6fa0, L_0000018ffcae72c0, C4<1>, C4<1>;
L_0000018ffcaf28c0 .functor XOR 1, L_0000018ffcae6fa0, L_0000018ffcae72c0, C4<0>, C4<0>;
L_0000018ffcaf2690 .functor AND 1, L_0000018ffcae63c0, L_0000018ffcaf28c0, C4<1>, C4<1>;
L_0000018ffcaf2930 .functor OR 1, L_0000018ffcaf2850, L_0000018ffcaf2690, C4<0>, C4<0>;
v0000018ffca8b580_0 .net *"_ivl_0", 0 0, L_0000018ffcaf2770;  1 drivers
v0000018ffca8a5e0_0 .net *"_ivl_4", 0 0, L_0000018ffcaf2850;  1 drivers
v0000018ffca8a900_0 .net *"_ivl_6", 0 0, L_0000018ffcaf28c0;  1 drivers
v0000018ffca8b440_0 .net *"_ivl_8", 0 0, L_0000018ffcaf2690;  1 drivers
v0000018ffca89a00_0 .net "a", 0 0, L_0000018ffcae6fa0;  1 drivers
v0000018ffca8b3a0_0 .net "b", 0 0, L_0000018ffcae72c0;  1 drivers
v0000018ffca8c0c0_0 .net "cin", 0 0, L_0000018ffcae63c0;  1 drivers
v0000018ffca8be40_0 .net "cout", 0 0, L_0000018ffcaf2930;  1 drivers
v0000018ffca8b6c0_0 .net "sum", 0 0, L_0000018ffcaf27e0;  1 drivers
S_0000018ffca87c20 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca88580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf2700 .functor XOR 1, L_0000018ffcae8120, L_0000018ffcae6780, C4<0>, C4<0>;
L_0000018ffcaf33d0 .functor XOR 1, L_0000018ffcaf2700, L_0000018ffcae70e0, C4<0>, C4<0>;
L_0000018ffcaf3ec0 .functor AND 1, L_0000018ffcae8120, L_0000018ffcae6780, C4<1>, C4<1>;
L_0000018ffcaf3d00 .functor XOR 1, L_0000018ffcae8120, L_0000018ffcae6780, C4<0>, C4<0>;
L_0000018ffcaf45c0 .functor AND 1, L_0000018ffcae70e0, L_0000018ffcaf3d00, C4<1>, C4<1>;
L_0000018ffcaf2f70 .functor OR 1, L_0000018ffcaf3ec0, L_0000018ffcaf45c0, C4<0>, C4<0>;
v0000018ffca8bc60_0 .net *"_ivl_0", 0 0, L_0000018ffcaf2700;  1 drivers
v0000018ffca8bf80_0 .net *"_ivl_4", 0 0, L_0000018ffcaf3ec0;  1 drivers
v0000018ffca8b620_0 .net *"_ivl_6", 0 0, L_0000018ffcaf3d00;  1 drivers
v0000018ffca8bda0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf45c0;  1 drivers
v0000018ffca89fa0_0 .net "a", 0 0, L_0000018ffcae8120;  1 drivers
v0000018ffca89be0_0 .net "b", 0 0, L_0000018ffcae6780;  1 drivers
v0000018ffca8bb20_0 .net "cin", 0 0, L_0000018ffcae70e0;  1 drivers
v0000018ffca89d20_0 .net "cout", 0 0, L_0000018ffcaf2f70;  alias, 1 drivers
v0000018ffca8a0e0_0 .net "sum", 0 0, L_0000018ffcaf33d0;  1 drivers
S_0000018ffca888a0 .scope generate, "genblk1[5]" "genblk1[5]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca11f30 .param/l "i" 0 3 19, +C4<0101>;
v0000018ffca8c340_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca98f98;  1 drivers
v0000018ffca8d560_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca98fe0;  1 drivers
S_0000018ffca88a30 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca888a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca8ca20_0 .net "a", 3 0, L_0000018ffcae7d60;  1 drivers
v0000018ffca8d4c0_0 .net "b", 3 0, L_0000018ffcae7e00;  1 drivers
v0000018ffca8d880_0 .net "carry", 2 0, L_0000018ffcae74a0;  1 drivers
v0000018ffca8d740_0 .net "cin", 0 0, L_0000018ffcaf2f70;  alias, 1 drivers
v0000018ffca8cc00_0 .net "cout", 0 0, L_0000018ffcaf31a0;  alias, 1 drivers
v0000018ffca8d920_0 .net "sum", 3 0, L_0000018ffcae8080;  1 drivers
L_0000018ffcae7680 .part L_0000018ffcae7d60, 0, 1;
L_0000018ffcae7ae0 .part L_0000018ffcae7e00, 0, 1;
L_0000018ffcae7180 .part L_0000018ffcae7d60, 1, 1;
L_0000018ffcae7360 .part L_0000018ffcae7e00, 1, 1;
L_0000018ffcae5c40 .part L_0000018ffcae74a0, 0, 1;
L_0000018ffcae5ba0 .part L_0000018ffcae7d60, 2, 1;
L_0000018ffcae7400 .part L_0000018ffcae7e00, 2, 1;
L_0000018ffcae7b80 .part L_0000018ffcae74a0, 1, 1;
L_0000018ffcae74a0 .concat8 [ 1 1 1 0], L_0000018ffcaf4470, L_0000018ffcaf3a60, L_0000018ffcaf2fe0;
L_0000018ffcae7540 .part L_0000018ffcae7d60, 3, 1;
L_0000018ffcae5ec0 .part L_0000018ffcae7e00, 3, 1;
L_0000018ffcae7cc0 .part L_0000018ffcae74a0, 2, 1;
L_0000018ffcae8080 .concat8 [ 1 1 1 1], L_0000018ffcaf2db0, L_0000018ffcaf3830, L_0000018ffcaf2f00, L_0000018ffcaf4630;
S_0000018ffca88ee0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca88a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf3440 .functor XOR 1, L_0000018ffcae7680, L_0000018ffcae7ae0, C4<0>, C4<0>;
L_0000018ffcaf2db0 .functor XOR 1, L_0000018ffcaf3440, L_0000018ffcaf2f70, C4<0>, C4<0>;
L_0000018ffcaf3bb0 .functor AND 1, L_0000018ffcae7680, L_0000018ffcae7ae0, C4<1>, C4<1>;
L_0000018ffcaf37c0 .functor XOR 1, L_0000018ffcae7680, L_0000018ffcae7ae0, C4<0>, C4<0>;
L_0000018ffcaf4080 .functor AND 1, L_0000018ffcaf2f70, L_0000018ffcaf37c0, C4<1>, C4<1>;
L_0000018ffcaf4470 .functor OR 1, L_0000018ffcaf3bb0, L_0000018ffcaf4080, C4<0>, C4<0>;
v0000018ffca8af40_0 .net *"_ivl_0", 0 0, L_0000018ffcaf3440;  1 drivers
v0000018ffca89c80_0 .net *"_ivl_4", 0 0, L_0000018ffcaf3bb0;  1 drivers
v0000018ffca8b8a0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf37c0;  1 drivers
v0000018ffca8b080_0 .net *"_ivl_8", 0 0, L_0000018ffcaf4080;  1 drivers
v0000018ffca8b9e0_0 .net "a", 0 0, L_0000018ffcae7680;  1 drivers
v0000018ffca8c160_0 .net "b", 0 0, L_0000018ffcae7ae0;  1 drivers
v0000018ffca8b300_0 .net "cin", 0 0, L_0000018ffcaf2f70;  alias, 1 drivers
v0000018ffca8aa40_0 .net "cout", 0 0, L_0000018ffcaf4470;  1 drivers
v0000018ffca89aa0_0 .net "sum", 0 0, L_0000018ffcaf2db0;  1 drivers
S_0000018ffca89070 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca88a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf2bf0 .functor XOR 1, L_0000018ffcae7180, L_0000018ffcae7360, C4<0>, C4<0>;
L_0000018ffcaf3830 .functor XOR 1, L_0000018ffcaf2bf0, L_0000018ffcae5c40, C4<0>, C4<0>;
L_0000018ffcaf34b0 .functor AND 1, L_0000018ffcae7180, L_0000018ffcae7360, C4<1>, C4<1>;
L_0000018ffcaf3b40 .functor XOR 1, L_0000018ffcae7180, L_0000018ffcae7360, C4<0>, C4<0>;
L_0000018ffcaf2d40 .functor AND 1, L_0000018ffcae5c40, L_0000018ffcaf3b40, C4<1>, C4<1>;
L_0000018ffcaf3a60 .functor OR 1, L_0000018ffcaf34b0, L_0000018ffcaf2d40, C4<0>, C4<0>;
v0000018ffca8a040_0 .net *"_ivl_0", 0 0, L_0000018ffcaf2bf0;  1 drivers
v0000018ffca8ba80_0 .net *"_ivl_4", 0 0, L_0000018ffcaf34b0;  1 drivers
v0000018ffca8bd00_0 .net *"_ivl_6", 0 0, L_0000018ffcaf3b40;  1 drivers
v0000018ffca8bbc0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf2d40;  1 drivers
v0000018ffca8ae00_0 .net "a", 0 0, L_0000018ffcae7180;  1 drivers
v0000018ffca8ac20_0 .net "b", 0 0, L_0000018ffcae7360;  1 drivers
v0000018ffca89dc0_0 .net "cin", 0 0, L_0000018ffcae5c40;  1 drivers
v0000018ffca8a180_0 .net "cout", 0 0, L_0000018ffcaf3a60;  1 drivers
v0000018ffca89e60_0 .net "sum", 0 0, L_0000018ffcaf3830;  1 drivers
S_0000018ffca89200 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca88a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf3280 .functor XOR 1, L_0000018ffcae5ba0, L_0000018ffcae7400, C4<0>, C4<0>;
L_0000018ffcaf2f00 .functor XOR 1, L_0000018ffcaf3280, L_0000018ffcae7b80, C4<0>, C4<0>;
L_0000018ffcaf3050 .functor AND 1, L_0000018ffcae5ba0, L_0000018ffcae7400, C4<1>, C4<1>;
L_0000018ffcaf4240 .functor XOR 1, L_0000018ffcae5ba0, L_0000018ffcae7400, C4<0>, C4<0>;
L_0000018ffcaf4400 .functor AND 1, L_0000018ffcae7b80, L_0000018ffcaf4240, C4<1>, C4<1>;
L_0000018ffcaf2fe0 .functor OR 1, L_0000018ffcaf3050, L_0000018ffcaf4400, C4<0>, C4<0>;
v0000018ffca89f00_0 .net *"_ivl_0", 0 0, L_0000018ffcaf3280;  1 drivers
v0000018ffca8a220_0 .net *"_ivl_4", 0 0, L_0000018ffcaf3050;  1 drivers
v0000018ffca8a2c0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf4240;  1 drivers
v0000018ffca8a400_0 .net *"_ivl_8", 0 0, L_0000018ffcaf4400;  1 drivers
v0000018ffca8a540_0 .net "a", 0 0, L_0000018ffcae5ba0;  1 drivers
v0000018ffca8a720_0 .net "b", 0 0, L_0000018ffcae7400;  1 drivers
v0000018ffca8a7c0_0 .net "cin", 0 0, L_0000018ffcae7b80;  1 drivers
v0000018ffca8aae0_0 .net "cout", 0 0, L_0000018ffcaf2fe0;  1 drivers
v0000018ffca8ab80_0 .net "sum", 0 0, L_0000018ffcaf2f00;  1 drivers
S_0000018ffca87900 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca88a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf3f30 .functor XOR 1, L_0000018ffcae7540, L_0000018ffcae5ec0, C4<0>, C4<0>;
L_0000018ffcaf4630 .functor XOR 1, L_0000018ffcaf3f30, L_0000018ffcae7cc0, C4<0>, C4<0>;
L_0000018ffcaf2c60 .functor AND 1, L_0000018ffcae7540, L_0000018ffcae5ec0, C4<1>, C4<1>;
L_0000018ffcaf38a0 .functor XOR 1, L_0000018ffcae7540, L_0000018ffcae5ec0, C4<0>, C4<0>;
L_0000018ffcaf3910 .functor AND 1, L_0000018ffcae7cc0, L_0000018ffcaf38a0, C4<1>, C4<1>;
L_0000018ffcaf31a0 .functor OR 1, L_0000018ffcaf2c60, L_0000018ffcaf3910, C4<0>, C4<0>;
v0000018ffca8acc0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf3f30;  1 drivers
v0000018ffca8ad60_0 .net *"_ivl_4", 0 0, L_0000018ffcaf2c60;  1 drivers
v0000018ffca8aea0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf38a0;  1 drivers
v0000018ffca8afe0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf3910;  1 drivers
v0000018ffca8b120_0 .net "a", 0 0, L_0000018ffcae7540;  1 drivers
v0000018ffca8b1c0_0 .net "b", 0 0, L_0000018ffcae5ec0;  1 drivers
v0000018ffca8b260_0 .net "cin", 0 0, L_0000018ffcae7cc0;  1 drivers
v0000018ffca8de20_0 .net "cout", 0 0, L_0000018ffcaf31a0;  alias, 1 drivers
v0000018ffca8e8c0_0 .net "sum", 0 0, L_0000018ffcaf4630;  1 drivers
S_0000018ffca87f40 .scope generate, "genblk1[6]" "genblk1[6]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca11870 .param/l "i" 0 3 19, +C4<0110>;
v0000018ffca8e280_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca99028;  1 drivers
v0000018ffca8d6a0_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca99070;  1 drivers
S_0000018ffca89390 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca87f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca8e6e0_0 .net "a", 3 0, L_0000018ffcae8580;  1 drivers
v0000018ffca8db00_0 .net "b", 3 0, L_0000018ffcae8620;  1 drivers
v0000018ffca8c8e0_0 .net "carry", 2 0, L_0000018ffcae8940;  1 drivers
v0000018ffca8c980_0 .net "cin", 0 0, L_0000018ffcaf31a0;  alias, 1 drivers
v0000018ffca8cac0_0 .net "cout", 0 0, L_0000018ffcaf4550;  alias, 1 drivers
v0000018ffca8d380_0 .net "sum", 3 0, L_0000018ffcae84e0;  1 drivers
L_0000018ffcae7f40 .part L_0000018ffcae8580, 0, 1;
L_0000018ffcae81c0 .part L_0000018ffcae8620, 0, 1;
L_0000018ffcae5ce0 .part L_0000018ffcae8580, 1, 1;
L_0000018ffcae5a60 .part L_0000018ffcae8620, 1, 1;
L_0000018ffcae5b00 .part L_0000018ffcae8940, 0, 1;
L_0000018ffcae5d80 .part L_0000018ffcae8580, 2, 1;
L_0000018ffcae5e20 .part L_0000018ffcae8620, 2, 1;
L_0000018ffcae8800 .part L_0000018ffcae8940, 1, 1;
L_0000018ffcae8940 .concat8 [ 1 1 1 0], L_0000018ffcaf3600, L_0000018ffcaf3210, L_0000018ffcaf3360;
L_0000018ffcae8300 .part L_0000018ffcae8580, 3, 1;
L_0000018ffcae88a0 .part L_0000018ffcae8620, 3, 1;
L_0000018ffcae8260 .part L_0000018ffcae8940, 2, 1;
L_0000018ffcae84e0 .concat8 [ 1 1 1 1], L_0000018ffcaf3de0, L_0000018ffcaf2cd0, L_0000018ffcaf32f0, L_0000018ffcaf3670;
S_0000018ffca875e0 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca89390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf2b80 .functor XOR 1, L_0000018ffcae7f40, L_0000018ffcae81c0, C4<0>, C4<0>;
L_0000018ffcaf3de0 .functor XOR 1, L_0000018ffcaf2b80, L_0000018ffcaf31a0, C4<0>, C4<0>;
L_0000018ffcaf2b10 .functor AND 1, L_0000018ffcae7f40, L_0000018ffcae81c0, C4<1>, C4<1>;
L_0000018ffcaf3520 .functor XOR 1, L_0000018ffcae7f40, L_0000018ffcae81c0, C4<0>, C4<0>;
L_0000018ffcaf3c20 .functor AND 1, L_0000018ffcaf31a0, L_0000018ffcaf3520, C4<1>, C4<1>;
L_0000018ffcaf3600 .functor OR 1, L_0000018ffcaf2b10, L_0000018ffcaf3c20, C4<0>, C4<0>;
v0000018ffca8ce80_0 .net *"_ivl_0", 0 0, L_0000018ffcaf2b80;  1 drivers
v0000018ffca8e960_0 .net *"_ivl_4", 0 0, L_0000018ffcaf2b10;  1 drivers
v0000018ffca8c480_0 .net *"_ivl_6", 0 0, L_0000018ffcaf3520;  1 drivers
v0000018ffca8d7e0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf3c20;  1 drivers
v0000018ffca8e000_0 .net "a", 0 0, L_0000018ffcae7f40;  1 drivers
v0000018ffca8c2a0_0 .net "b", 0 0, L_0000018ffcae81c0;  1 drivers
v0000018ffca8d600_0 .net "cin", 0 0, L_0000018ffcaf31a0;  alias, 1 drivers
v0000018ffca8d060_0 .net "cout", 0 0, L_0000018ffcaf3600;  1 drivers
v0000018ffca8cde0_0 .net "sum", 0 0, L_0000018ffcaf3de0;  1 drivers
S_0000018ffca87770 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca89390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf44e0 .functor XOR 1, L_0000018ffcae5ce0, L_0000018ffcae5a60, C4<0>, C4<0>;
L_0000018ffcaf2cd0 .functor XOR 1, L_0000018ffcaf44e0, L_0000018ffcae5b00, C4<0>, C4<0>;
L_0000018ffcaf30c0 .functor AND 1, L_0000018ffcae5ce0, L_0000018ffcae5a60, C4<1>, C4<1>;
L_0000018ffcaf3e50 .functor XOR 1, L_0000018ffcae5ce0, L_0000018ffcae5a60, C4<0>, C4<0>;
L_0000018ffcaf2e20 .functor AND 1, L_0000018ffcae5b00, L_0000018ffcaf3e50, C4<1>, C4<1>;
L_0000018ffcaf3210 .functor OR 1, L_0000018ffcaf30c0, L_0000018ffcaf2e20, C4<0>, C4<0>;
v0000018ffca8c3e0_0 .net *"_ivl_0", 0 0, L_0000018ffcaf44e0;  1 drivers
v0000018ffca8e780_0 .net *"_ivl_4", 0 0, L_0000018ffcaf30c0;  1 drivers
v0000018ffca8c840_0 .net *"_ivl_6", 0 0, L_0000018ffcaf3e50;  1 drivers
v0000018ffca8d1a0_0 .net *"_ivl_8", 0 0, L_0000018ffcaf2e20;  1 drivers
v0000018ffca8d240_0 .net "a", 0 0, L_0000018ffcae5ce0;  1 drivers
v0000018ffca8c700_0 .net "b", 0 0, L_0000018ffcae5a60;  1 drivers
v0000018ffca8c520_0 .net "cin", 0 0, L_0000018ffcae5b00;  1 drivers
v0000018ffca8e320_0 .net "cout", 0 0, L_0000018ffcaf3210;  1 drivers
v0000018ffca8c5c0_0 .net "sum", 0 0, L_0000018ffcaf2cd0;  1 drivers
S_0000018ffca931e0 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca89390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf3fa0 .functor XOR 1, L_0000018ffcae5d80, L_0000018ffcae5e20, C4<0>, C4<0>;
L_0000018ffcaf32f0 .functor XOR 1, L_0000018ffcaf3fa0, L_0000018ffcae8800, C4<0>, C4<0>;
L_0000018ffcaf40f0 .functor AND 1, L_0000018ffcae5d80, L_0000018ffcae5e20, C4<1>, C4<1>;
L_0000018ffcaf3980 .functor XOR 1, L_0000018ffcae5d80, L_0000018ffcae5e20, C4<0>, C4<0>;
L_0000018ffcaf3130 .functor AND 1, L_0000018ffcae8800, L_0000018ffcaf3980, C4<1>, C4<1>;
L_0000018ffcaf3360 .functor OR 1, L_0000018ffcaf40f0, L_0000018ffcaf3130, C4<0>, C4<0>;
v0000018ffca8dd80_0 .net *"_ivl_0", 0 0, L_0000018ffcaf3fa0;  1 drivers
v0000018ffca8cf20_0 .net *"_ivl_4", 0 0, L_0000018ffcaf40f0;  1 drivers
v0000018ffca8d100_0 .net *"_ivl_6", 0 0, L_0000018ffcaf3980;  1 drivers
v0000018ffca8dc40_0 .net *"_ivl_8", 0 0, L_0000018ffcaf3130;  1 drivers
v0000018ffca8c200_0 .net "a", 0 0, L_0000018ffcae5d80;  1 drivers
v0000018ffca8dba0_0 .net "b", 0 0, L_0000018ffcae5e20;  1 drivers
v0000018ffca8c660_0 .net "cin", 0 0, L_0000018ffcae8800;  1 drivers
v0000018ffca8e640_0 .net "cout", 0 0, L_0000018ffcaf3360;  1 drivers
v0000018ffca8dec0_0 .net "sum", 0 0, L_0000018ffcaf32f0;  1 drivers
S_0000018ffca92ec0 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca89390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf2aa0 .functor XOR 1, L_0000018ffcae8300, L_0000018ffcae88a0, C4<0>, C4<0>;
L_0000018ffcaf3670 .functor XOR 1, L_0000018ffcaf2aa0, L_0000018ffcae8260, C4<0>, C4<0>;
L_0000018ffcaf36e0 .functor AND 1, L_0000018ffcae8300, L_0000018ffcae88a0, C4<1>, C4<1>;
L_0000018ffcaf3750 .functor XOR 1, L_0000018ffcae8300, L_0000018ffcae88a0, C4<0>, C4<0>;
L_0000018ffcaf39f0 .functor AND 1, L_0000018ffcae8260, L_0000018ffcaf3750, C4<1>, C4<1>;
L_0000018ffcaf4550 .functor OR 1, L_0000018ffcaf36e0, L_0000018ffcaf39f0, C4<0>, C4<0>;
v0000018ffca8cd40_0 .net *"_ivl_0", 0 0, L_0000018ffcaf2aa0;  1 drivers
v0000018ffca8df60_0 .net *"_ivl_4", 0 0, L_0000018ffcaf36e0;  1 drivers
v0000018ffca8cfc0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf3750;  1 drivers
v0000018ffca8da60_0 .net *"_ivl_8", 0 0, L_0000018ffcaf39f0;  1 drivers
v0000018ffca8d2e0_0 .net "a", 0 0, L_0000018ffcae8300;  1 drivers
v0000018ffca8d9c0_0 .net "b", 0 0, L_0000018ffcae88a0;  1 drivers
v0000018ffca8cca0_0 .net "cin", 0 0, L_0000018ffcae8260;  1 drivers
v0000018ffca8c7a0_0 .net "cout", 0 0, L_0000018ffcaf4550;  alias, 1 drivers
v0000018ffca8e0a0_0 .net "sum", 0 0, L_0000018ffcaf3670;  1 drivers
S_0000018ffca94630 .scope generate, "genblk1[7]" "genblk1[7]" 3 19, 3 19 0, S_0000018ffca74590;
 .timescale 0 0;
P_0000018ffca118b0 .param/l "i" 0 3 19, +C4<0111>;
v0000018ffca8f900_0 .net/2u *"_ivl_1", 3 0, L_0000018ffca990b8;  1 drivers
v0000018ffca90f80_0 .net/2u *"_ivl_3", 3 0, L_0000018ffca99100;  1 drivers
S_0000018ffca93ff0 .scope module, "adder" "four_bit_adder" 3 20, 4 3 0, S_0000018ffca94630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018ffca90800_0 .net "a", 3 0, L_0000018ffcae2360;  1 drivers
v0000018ffca8ed20_0 .net "b", 3 0, L_0000018ffcae1e60;  1 drivers
v0000018ffca91160_0 .net "carry", 2 0, L_0000018ffcae1b40;  1 drivers
v0000018ffca910c0_0 .net "cin", 0 0, L_0000018ffcaf4550;  alias, 1 drivers
v0000018ffca8f680_0 .net "cout", 0 0, L_0000018ffcafb170;  alias, 1 drivers
v0000018ffca8f2c0_0 .net "sum", 3 0, L_0000018ffcae1780;  1 drivers
L_0000018ffcae83a0 .part L_0000018ffcae2360, 0, 1;
L_0000018ffcae86c0 .part L_0000018ffcae1e60, 0, 1;
L_0000018ffcae8440 .part L_0000018ffcae2360, 1, 1;
L_0000018ffcae8760 .part L_0000018ffcae1e60, 1, 1;
L_0000018ffcae1320 .part L_0000018ffcae1b40, 0, 1;
L_0000018ffcae10a0 .part L_0000018ffcae2360, 2, 1;
L_0000018ffcae15a0 .part L_0000018ffcae1e60, 2, 1;
L_0000018ffcae25e0 .part L_0000018ffcae1b40, 1, 1;
L_0000018ffcae1b40 .concat8 [ 1 1 1 0], L_0000018ffcaf41d0, L_0000018ffcaf4710, L_0000018ffcafc130;
L_0000018ffcae2f40 .part L_0000018ffcae2360, 3, 1;
L_0000018ffcae1dc0 .part L_0000018ffcae1e60, 3, 1;
L_0000018ffcae13c0 .part L_0000018ffcae1b40, 2, 1;
L_0000018ffcae1780 .concat8 [ 1 1 1 1], L_0000018ffcaf42b0, L_0000018ffcaf4390, L_0000018ffcaf49b0, L_0000018ffcafba30;
S_0000018ffca93050 .scope module, "fa0" "full_adder" 4 13, 5 3 0, S_0000018ffca93ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf4160 .functor XOR 1, L_0000018ffcae83a0, L_0000018ffcae86c0, C4<0>, C4<0>;
L_0000018ffcaf42b0 .functor XOR 1, L_0000018ffcaf4160, L_0000018ffcaf4550, C4<0>, C4<0>;
L_0000018ffcaf4010 .functor AND 1, L_0000018ffcae83a0, L_0000018ffcae86c0, C4<1>, C4<1>;
L_0000018ffcaf2e90 .functor XOR 1, L_0000018ffcae83a0, L_0000018ffcae86c0, C4<0>, C4<0>;
L_0000018ffcaf3ad0 .functor AND 1, L_0000018ffcaf4550, L_0000018ffcaf2e90, C4<1>, C4<1>;
L_0000018ffcaf41d0 .functor OR 1, L_0000018ffcaf4010, L_0000018ffcaf3ad0, C4<0>, C4<0>;
v0000018ffca8cb60_0 .net *"_ivl_0", 0 0, L_0000018ffcaf4160;  1 drivers
v0000018ffca8d420_0 .net *"_ivl_4", 0 0, L_0000018ffcaf4010;  1 drivers
v0000018ffca8dce0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf2e90;  1 drivers
v0000018ffca8e140_0 .net *"_ivl_8", 0 0, L_0000018ffcaf3ad0;  1 drivers
v0000018ffca8e1e0_0 .net "a", 0 0, L_0000018ffcae83a0;  1 drivers
v0000018ffca8e3c0_0 .net "b", 0 0, L_0000018ffcae86c0;  1 drivers
v0000018ffca8e460_0 .net "cin", 0 0, L_0000018ffcaf4550;  alias, 1 drivers
v0000018ffca8e500_0 .net "cout", 0 0, L_0000018ffcaf41d0;  1 drivers
v0000018ffca8e5a0_0 .net "sum", 0 0, L_0000018ffcaf42b0;  1 drivers
S_0000018ffca93370 .scope module, "fa1" "full_adder" 4 14, 5 3 0, S_0000018ffca93ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf4320 .functor XOR 1, L_0000018ffcae8440, L_0000018ffcae8760, C4<0>, C4<0>;
L_0000018ffcaf4390 .functor XOR 1, L_0000018ffcaf4320, L_0000018ffcae1320, C4<0>, C4<0>;
L_0000018ffcaf46a0 .functor AND 1, L_0000018ffcae8440, L_0000018ffcae8760, C4<1>, C4<1>;
L_0000018ffcaf4940 .functor XOR 1, L_0000018ffcae8440, L_0000018ffcae8760, C4<0>, C4<0>;
L_0000018ffcaf4860 .functor AND 1, L_0000018ffcae1320, L_0000018ffcaf4940, C4<1>, C4<1>;
L_0000018ffcaf4710 .functor OR 1, L_0000018ffcaf46a0, L_0000018ffcaf4860, C4<0>, C4<0>;
v0000018ffca8e820_0 .net *"_ivl_0", 0 0, L_0000018ffcaf4320;  1 drivers
v0000018ffca8f180_0 .net *"_ivl_4", 0 0, L_0000018ffcaf46a0;  1 drivers
v0000018ffca8fe00_0 .net *"_ivl_6", 0 0, L_0000018ffcaf4940;  1 drivers
v0000018ffca8f220_0 .net *"_ivl_8", 0 0, L_0000018ffcaf4860;  1 drivers
v0000018ffca8f720_0 .net "a", 0 0, L_0000018ffcae8440;  1 drivers
v0000018ffca8ff40_0 .net "b", 0 0, L_0000018ffcae8760;  1 drivers
v0000018ffca90940_0 .net "cin", 0 0, L_0000018ffcae1320;  1 drivers
v0000018ffca8f360_0 .net "cout", 0 0, L_0000018ffcaf4710;  1 drivers
v0000018ffca8fd60_0 .net "sum", 0 0, L_0000018ffcaf4390;  1 drivers
S_0000018ffca93b40 .scope module, "fa2" "full_adder" 4 15, 5 3 0, S_0000018ffca93ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcaf48d0 .functor XOR 1, L_0000018ffcae10a0, L_0000018ffcae15a0, C4<0>, C4<0>;
L_0000018ffcaf49b0 .functor XOR 1, L_0000018ffcaf48d0, L_0000018ffcae25e0, C4<0>, C4<0>;
L_0000018ffcaf47f0 .functor AND 1, L_0000018ffcae10a0, L_0000018ffcae15a0, C4<1>, C4<1>;
L_0000018ffcaf4780 .functor XOR 1, L_0000018ffcae10a0, L_0000018ffcae15a0, C4<0>, C4<0>;
L_0000018ffcafb790 .functor AND 1, L_0000018ffcae25e0, L_0000018ffcaf4780, C4<1>, C4<1>;
L_0000018ffcafc130 .functor OR 1, L_0000018ffcaf47f0, L_0000018ffcafb790, C4<0>, C4<0>;
v0000018ffca8f540_0 .net *"_ivl_0", 0 0, L_0000018ffcaf48d0;  1 drivers
v0000018ffca90760_0 .net *"_ivl_4", 0 0, L_0000018ffcaf47f0;  1 drivers
v0000018ffca8f7c0_0 .net *"_ivl_6", 0 0, L_0000018ffcaf4780;  1 drivers
v0000018ffca90260_0 .net *"_ivl_8", 0 0, L_0000018ffcafb790;  1 drivers
v0000018ffca8f860_0 .net "a", 0 0, L_0000018ffcae10a0;  1 drivers
v0000018ffca8ffe0_0 .net "b", 0 0, L_0000018ffcae15a0;  1 drivers
v0000018ffca8f4a0_0 .net "cin", 0 0, L_0000018ffcae25e0;  1 drivers
v0000018ffca8eaa0_0 .net "cout", 0 0, L_0000018ffcafc130;  1 drivers
v0000018ffca90620_0 .net "sum", 0 0, L_0000018ffcaf49b0;  1 drivers
S_0000018ffca93690 .scope module, "fa3" "full_adder" 4 16, 5 3 0, S_0000018ffca93ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018ffcafb800 .functor XOR 1, L_0000018ffcae2f40, L_0000018ffcae1dc0, C4<0>, C4<0>;
L_0000018ffcafba30 .functor XOR 1, L_0000018ffcafb800, L_0000018ffcae13c0, C4<0>, C4<0>;
L_0000018ffcafbe90 .functor AND 1, L_0000018ffcae2f40, L_0000018ffcae1dc0, C4<1>, C4<1>;
L_0000018ffcafbf00 .functor XOR 1, L_0000018ffcae2f40, L_0000018ffcae1dc0, C4<0>, C4<0>;
L_0000018ffcafb720 .functor AND 1, L_0000018ffcae13c0, L_0000018ffcafbf00, C4<1>, C4<1>;
L_0000018ffcafb170 .functor OR 1, L_0000018ffcafbe90, L_0000018ffcafb720, C4<0>, C4<0>;
v0000018ffca8fea0_0 .net *"_ivl_0", 0 0, L_0000018ffcafb800;  1 drivers
v0000018ffca909e0_0 .net *"_ivl_4", 0 0, L_0000018ffcafbe90;  1 drivers
v0000018ffca8ec80_0 .net *"_ivl_6", 0 0, L_0000018ffcafbf00;  1 drivers
v0000018ffca8f400_0 .net *"_ivl_8", 0 0, L_0000018ffcafb720;  1 drivers
v0000018ffca90440_0 .net "a", 0 0, L_0000018ffcae2f40;  1 drivers
v0000018ffca8edc0_0 .net "b", 0 0, L_0000018ffcae1dc0;  1 drivers
v0000018ffca90a80_0 .net "cin", 0 0, L_0000018ffcae13c0;  1 drivers
v0000018ffca8f5e0_0 .net "cout", 0 0, L_0000018ffcafb170;  alias, 1 drivers
v0000018ffca90080_0 .net "sum", 0 0, L_0000018ffcafba30;  1 drivers
    .scope S_0000018ffc9fed10;
T_0 ;
    %wait E_0000018ffca11bb0;
    %load/vec4 v0000018ffca7fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ffca7d5c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018ffca7faa0_0;
    %assign/vec4 v0000018ffca7d5c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018ffca74590;
T_1 ;
    %wait E_0000018ffca11bb0;
    %load/vec4 v0000018ffca8fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ffca8ee60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018ffca8f0e0_0;
    %assign/vec4 v0000018ffca8ee60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018ffc9feb80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ffca8fb80_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000018ffca8fb80_0;
    %inv;
    %store/vec4 v0000018ffca8fb80_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000018ffc9feb80;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "parameterized_counter.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018ffc9feb80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ffca8ea00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ffca8ea00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ffca908a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ffca90120_0, 0, 1;
    %delay 655360000, 0;
    %vpi_call 2 51 "$display", "count_16 after 65535 cycles incrementing: %d", v0000018ffca90ee0_0 {0 0 0};
    %vpi_call 2 52 "$display", "count_32 after 65535 cycles incrementing: %d", v0000018ffca8fcc0_0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 54 "$display", "count_16 after 66536 cycles incrementing: %d", v0000018ffca90ee0_0 {0 0 0};
    %vpi_call 2 55 "$display", "count_32 after 66536 cycles incrementing: %d", v0000018ffca8fcc0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ffca8ea00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ffca8ea00_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 65 "$display", "count_16 after 1000 cycles incrementing: %d", v0000018ffca90ee0_0 {0 0 0};
    %vpi_call 2 66 "$display", "count_32 after 1000 cycles incrementing: %d", v0000018ffca8fcc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ffca908a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ffca90120_0, 0, 1;
    %delay 675360000, 0;
    %vpi_call 2 72 "$display", "count_16 after 67536 cycles decrementing: %d", v0000018ffca90ee0_0 {0 0 0};
    %vpi_call 2 73 "$display", "count_32 after 67536 cycles decrementing: %d", v0000018ffca8fcc0_0 {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\parameterized_counter_tb.v";
    ".\parameterized_counter.v";
    "..\adder\four_bit_adder.v";
    "..\adder\full_adder.v";
