Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Aug  6 20:58:05 2022
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file inverter_wrapper_control_sets_placed.rpt
| Design       : inverter_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    72 |
|    Minimum number of control sets                        |    72 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    72 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             425 |          138 |
| Yes          | No                    | No                     |             750 |          209 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             495 |          129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                           |                                                                          Enable Signal                                                                          |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                                                                                                                                                                 |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                             |                3 |              4 |         1.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                    | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                               |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                        | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                    |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                         |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                      | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                         |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                      | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                     | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                     | inverter_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                              |                2 |              6 |         3.00 |
|  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                                                                                                                                                                 | inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0                                                                                                                  |                2 |              7 |         3.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                    |                3 |              8 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                    |                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/current_state[2]_i_1_n_0                                                                                                                    |                4 |              9 |         2.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]      |                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                4 |             10 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                        |                6 |             13 |         2.17 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/SCLR                                                                                                             |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/ctr_rst_reg_0                                                                                                    |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/ctr_rst_reg_0                                                                                                    |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                            | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                9 |             16 |         1.78 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                               | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                6 |             16 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2         |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count |                5 |             17 |         3.40 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         |                                                                                                                                                                                 |                8 |             19 |         2.38 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                        |                8 |             19 |         2.38 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                         |                7 |             20 |         2.86 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                               | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                9 |             32 |         3.56 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                              | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                7 |             32 |         4.57 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                            | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               10 |             32 |         3.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/u_dt[15]_i_1__0_n_0                                                                              |                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/u_dt[15]_i_1__1_n_0                                                                              |                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                           | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               10 |             32 |         3.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                6 |             32 |         5.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/u_dt[15]_i_1_n_0                                                                                 |                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                              | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |               12 |             32 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                 |                7 |             34 |         4.86 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                                 |                7 |             35 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                                                 |                8 |             45 |         5.62 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]      |                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               17 |             47 |         2.76 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |               15 |             47 |         3.13 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                             |               18 |             48 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                |               12 |             48 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |               18 |             49 |         2.72 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                     | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/sclr_i                                                                                              |               12 |             64 |         5.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                     | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/sclr_i                                                                                              |               11 |             64 |         5.82 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                     | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/sclr_i                                                                                              |                9 |             64 |         7.11 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                 |                                                                                                                                                                                 |               77 |            181 |         2.35 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                     |                                                                                                                                                                                 |               79 |            243 |         3.08 |
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


