// Seed: 833067195
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    output logic id_5,
    input tri id_6,
    output supply1 id_7
);
  initial begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
module module_2 #(
    parameter id_9 = 32'd52
) (
    output supply0 id_0
    , id_15,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5,
    output uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor _id_9,
    output wire id_10,
    input wor id_11,
    output wor id_12,
    output logic id_13
);
  always @(posedge 1) id_13 = -1'd0;
  wire [id_9 : -1] id_16;
  parameter id_17 = "";
  module_0 modCall_1 ();
  wire [id_9 : 1] id_18;
  wire id_19;
  ;
  wire id_20;
endmodule
