{
  "module_name": "sdhci-esdhc.h",
  "hash_id": "51bd6fd135f29acef7a3b7a86750355d0508a59388e6492044491b33f3b94633",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mmc/host/sdhci-esdhc.h",
  "human_readable_source": " \n \n\n#ifndef _DRIVERS_MMC_SDHCI_ESDHC_H\n#define _DRIVERS_MMC_SDHCI_ESDHC_H\n\n \n\n#define ESDHC_DEFAULT_QUIRKS\t(SDHCI_QUIRK_FORCE_BLK_SZ_2048 | \\\n\t\t\t\tSDHCI_QUIRK_32BIT_DMA_ADDR | \\\n\t\t\t\tSDHCI_QUIRK_NO_BUSY_IRQ | \\\n\t\t\t\tSDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK | \\\n\t\t\t\tSDHCI_QUIRK_PIO_NEEDS_DELAY | \\\n\t\t\t\tSDHCI_QUIRK_NO_HISPD_BIT)\n\n \n#define ESDHC_HOST_CONTROL_LE\t0x20\n\n \n\n \n#define ESDHC_PRSSTAT\t\t\t0x24\n#define ESDHC_CLOCK_GATE_OFF\t\t0x00000080\n#define ESDHC_CLOCK_STABLE\t\t0x00000008\n\n \n#define ESDHC_PROCTL\t\t\t0x28\n#define ESDHC_VOLT_SEL\t\t\t0x00000400\n#define ESDHC_CTRL_4BITBUS\t\t(0x1 << 1)\n#define ESDHC_CTRL_8BITBUS\t\t(0x2 << 1)\n#define ESDHC_CTRL_BUSWIDTH_MASK\t(0x3 << 1)\n#define ESDHC_HOST_CONTROL_RES\t\t0x01\n\n \n#define ESDHC_SYSTEM_CONTROL\t\t0x2c\n#define ESDHC_CLOCK_MASK\t\t0x0000fff0\n#define ESDHC_PREDIV_SHIFT\t\t8\n#define ESDHC_DIVIDER_SHIFT\t\t4\n#define ESDHC_CLOCK_SDCLKEN\t\t0x00000008\n#define ESDHC_CLOCK_PEREN\t\t0x00000004\n#define ESDHC_CLOCK_HCKEN\t\t0x00000002\n#define ESDHC_CLOCK_IPGEN\t\t0x00000001\n\n \n#define ESDHC_SYSTEM_CONTROL_2\t\t0x3c\n#define ESDHC_SMPCLKSEL\t\t\t0x00800000\n#define ESDHC_EXTN\t\t\t0x00400000\n\n \n#define ESDHC_CAPABILITIES_1\t\t0x114\n\n \n#define ESDHC_TBCTL\t\t\t0x120\n#define ESDHC_HS400_WNDW_ADJUST\t\t0x00000040\n#define ESDHC_HS400_MODE\t\t0x00000010\n#define ESDHC_TB_EN\t\t\t0x00000004\n#define ESDHC_TB_MODE_MASK\t\t0x00000003\n#define ESDHC_TB_MODE_SW\t\t0x00000003\n#define ESDHC_TB_MODE_3\t\t\t0x00000002\n\n#define ESDHC_TBSTAT\t\t\t0x124\n\n#define ESDHC_TBPTR\t\t\t0x128\n#define ESDHC_WNDW_STRT_PTR_SHIFT\t8\n#define ESDHC_WNDW_STRT_PTR_MASK\t(0x7f << 8)\n#define ESDHC_WNDW_END_PTR_MASK\t\t0x7f\n\n \n#define ESDHC_SDCLKCTL\t\t\t0x144\n#define ESDHC_LPBK_CLK_SEL\t\t0x80000000\n#define ESDHC_CMD_CLK_CTL\t\t0x00008000\n\n \n#define ESDHC_SDTIMNGCTL\t\t0x148\n#define ESDHC_FLW_CTL_BG\t\t0x00008000\n\n \n#define ESDHC_DLLCFG0\t\t\t0x160\n#define ESDHC_DLL_ENABLE\t\t0x80000000\n#define ESDHC_DLL_RESET\t\t\t0x40000000\n#define ESDHC_DLL_FREQ_SEL\t\t0x08000000\n\n \n#define ESDHC_DLLCFG1\t\t\t0x164\n#define ESDHC_DLL_PD_PULSE_STRETCH_SEL\t0x80000000\n\n \n#define ESDHC_DLLSTAT0\t\t\t0x170\n#define ESDHC_DLL_STS_SLV_LOCK\t\t0x08000000\n\n \n#define ESDHC_DMA_SYSCTL\t\t0x40c\n#define ESDHC_PERIPHERAL_CLK_SEL\t0x00080000\n#define ESDHC_FLUSH_ASYNC_FIFO\t\t0x00040000\n#define ESDHC_DMA_SNOOP\t\t\t0x00000040\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}