
/**************************************************************************
 *
 *  $Id: pci_asic.h,v 1.1 2011-02-23 14:19:10 myrtillelaas Exp $
 *
 *  Copyright (c) Meinberg Funkuhren, Bad Pyrmont, Germany
 *
 *  Description:
 *    Definitions for the Meinberg PCI interface ASIC.
 *
 * -----------------------------------------------------------------------
 *  $Log: not supported by cvs2svn $
 *  Revision 1.15  2009/03/27 09:39:15Z  martin
 *  Increased current ASIC minor number for TCR170PEX to 0x02.
 *  Renamed some symbols.
 *  Revision 1.14  2009/03/11 16:54:10Z  martin
 *  Increased current ASIC minor number for TCR511PEX to 0x04.
 *  Fixed a typo.
 *  Revision 1.13  2008/12/05 12:28:18Z  martin
 *  Modified syntax of macro _convert_asic_version_number().
 *  Added macros to deal with the ASIC version number.
 *  Added definition PCI_ASIC_HAS_PGMB_IRQ.
 *  Added ASIC revision numbers for PEX511, TCR511PEX, and GPS170PEX 
 *  which fix an IRQ bug with these cards.
 *  Added definitions for PTP270PEX, FRC511PEX, and TCR170PEX.
 *  Revision 1.12  2008/07/21 10:30:00Z  martin
 *  Added macros to convert the endianess of data types.
 *  Added PCI_ASIC_CURRENT_MINOR_... symbols.
 *  Revision 1.11  2008/06/11 09:49:43  martin
 *  Added definitions and comments how to handle version numbers
 *  of the PCI and PEX interface chips and EPLDs.
 *  Revision 1.10  2008/02/29 15:21:48Z  martin
 *  Added definition PCI_ASIC_HAS_MM_IO.
 *  Revision 1.9  2008/01/17 09:51:05  daniel
 *  Added macro _convert_asic_version_number().
 *  Cleanup for PCI ASIC version and features.
 *  Revision 1.8  2006/06/14 12:59:12Z  martin
 *  Added support for TCR511PCI.
 *  Revision 1.7  2006/03/10 10:47:03  martin
 *  Added support for PCI511.
 *  Revision 1.6  2005/11/03 15:30:44Z  martin
 *  Added support for GPS170PCI.
 *  Revision 1.5  2004/11/09 12:51:56Z  martin
 *  Redefined fixed width data types using standard C99 types.
 *  Defined some constants unsigned.
 *  Revision 1.4  2004/10/14 15:01:23  martin
 *  Added support for TCR167PCI.
 *  Revision 1.3  2003/05/13 14:38:55Z  MARTIN
 *  Added ushort fields to unions PCI_ASIC_REG and 
 *  PCI_ASIC_ADDON_DATA.
 *  Revision 1.2  2003/04/03 10:56:38  martin
 *  Use unions for registers.
 *  Modified BADR0 initializer due to fixed size of address decoder.
 *  Revision 1.1  2003/02/07 11:42:52  MARTIN
 *  Initial revision
 *
 **************************************************************************/

#ifndef _PCI_ASIC_H
#define _PCI_ASIC_H


/* Other headers to be included */

#include <words.h>
#include <use_pack.h>

#if defined( _USE_PACK )      // set byte alignment
  #pragma pack( 1 )
#endif


#ifdef _PCI_ASIC
 #define _ext
 #define _DO_INIT
#else
 #define _ext extern
#endif


/* Start of header body */


typedef struct
{
  uint32_t cfg_class_rev_id;
  uint16_t cfg_badr_0;
  uint16_t cfg_dev_id;
} PCI_ASIC_CFG;


typedef union
{
  uint32_t ul;
  uint16_t us[2];
  uint8_t b[4];
} PCI_ASIC_REG;


typedef uint32_t PCI_ASIC_VERSION;
#define _mbg_swab_asic_version( _p )   _mbg_swab32( _p )

typedef uint32_t PCI_ASIC_FEATURES;
#define _mbg_swab_asic_features( _p )  _mbg_swab32( _p )

#define PCI_ASIC_HAS_MM_IO     0x0001
#define PCI_ASIC_HAS_PGMB_IRQ  0x0002


typedef union
{
  uint32_t ul[4];
  uint16_t us[8];
  uint8_t b[16];
} PCI_ASIC_ADDON_DATA;


typedef struct
{
  PCI_ASIC_CFG cfg;             // writeable from add-on once after power-up
  PCI_ASIC_VERSION raw_version;
  PCI_ASIC_FEATURES features;
  PCI_ASIC_REG status_port;
  PCI_ASIC_REG control_status;     // codes defined below
  PCI_ASIC_REG pci_data;           // pass byte from PCI bus to add-on
  PCI_ASIC_REG reserved_1;

  PCI_ASIC_ADDON_DATA addon_data;  // returns data from add-on to PCI bus
  PCI_ASIC_ADDON_DATA reserved_2;  // currently not implemented
} PCI_ASIC;


// The following bits are used with the control_status register.
// All other bits are reserved for future use.

// The IRQ flag for the add-on side is set whenever data is
// written to the cmd register. It is cleared if the add-on
// microcontroller writes this bit back to the control_status
// register. If the bit is set, the add-on signals /ADD_ON_IRQ
// and ADD_ON_BUSY are asserted.
#define PCI_ASIC_ADD_ON_IRQF   0x00000001UL

// The IRQ flag for the PCI bus is set whenever the add-on
// microcontroller asserts the ASIC's /PCI_IRQ line, or the
// add-on microcontroller sets this bit to 1. It is cleared
// if this bit is written back from the PCI side. If the bit
// is set, an IRQ is asserted on the PCI bus.
#define PCI_ASIC_PCI_IRQF      0x00010000UL


// The ASIC's address decoder always decodes 8 bits, so
// each device must request at least that number of
// addresses from the PCI BIOS:
#define PCI_ASIC_ADDR_RANGE    0x100U


// Initializers for device configurations

#define PCPS_DEV_CLASS_CODE   0x08800000UL
#define PCI_ASIC_BADR0_INIT   ( ~( PCI_ASIC_ADDR_RANGE - 1 ) | 0x01 )


#define PCI_ASIC_CFG_PCI510          \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_PCI510 )         \
}

#define PCI_ASIC_CFG_GPS169PCI       \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_GPS169PCI )      \
}

#define PCI_ASIC_CFG_TCR510PCI       \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_TCR510PCI )      \
}

#define PCI_ASIC_CFG_TCR167PCI       \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_TCR167PCI )      \
}

#define PCI_ASIC_CFG_GPS170PCI       \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_GPS170PCI )      \
}

#define PCI_ASIC_CFG_PCI511          \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_PCI511 )         \
}

#define PCI_ASIC_CFG_TCR511PCI       \
{                                    \
  _hilo_32( PCPS_DEV_CLASS_CODE ),   \
  _hilo_16( PCI_ASIC_BADR0_INIT ),   \
  _hilo_16( PCI_DEV_TCR511PCI )      \
}

/*
  Handling of the version numbers of the PCI interface 
  chips has changed between the ASICs used for standard PCI
  and the EPLDs used to configure the PEX8311 chip 
  for a specific device.

  The macro below can be used to convert both types 
  of version number into the same format so that the
  version numbers can be handled in the same way:
*/
#define _convert_asic_version_number( _n ) \
  ( ( (_n) < 0x100 ) ? ( (_n) << 8 ) : (_n) )



/*
 * Macros to extract the major and minor part of an ASIC version number */

#define _pcps_asic_version_major( _v ) \
  ( ( (_v) >> 8 ) & 0xFF )

#define _pcps_asic_version_minor( _v ) \
  ( (_v) & 0xFF )


/*
 * Macros to check whether a version number is correct 
 * and matches a required minimum version
 */
#define _pcps_asic_version_greater_equal( _v, _v_major, _v_minor ) \
  (                                                                \
    ( _pcps_asic_version_major( _v ) == (_v_major) ) &&            \
    ( _pcps_asic_version_minor( _v ) >= (_v_minor) )               \
  )


/*
  The low byte of the converted version number is handled 
  as a minor version, whereas the remaining upper bytes are
  interpreted as a major number which may be specific 
  for a device.
*/
enum
{
  PCI_ASIC_MAJOR_PCI_0,      // PCI ASIC with CRC bug
  PCI_ASIC_MAJOR_PCI_1,      // fixed version of PCI ASIC
  PCI_ASIC_MAJOR_PEX511,     // PEX EPLD for PEX511
  PCI_ASIC_MAJOR_GPS170PEX,  // PEX EPLD for GPS170PEX
  PCI_ASIC_MAJOR_TCR511PEX,  // PEX EPLD for TCR511PEX
  PCI_ASIC_MAJOR_PTP270PEX,  // PEX EPLD for PTP270PEX
  PCI_ASIC_MAJOR_FRC511PEX,  // PEX EPLD for FRC511PEX
  PCI_ASIC_MAJOR_TCR170PEX,  // PEX EPLD for TCR170PEX
  N_PCI_ASIC_MAJOR           // the number of known codes
};

/*
  The minor number increases when a new EPLD image is released.
  At least EPLD images with the following "required minor" numbers 
  should be installed for proper operation. The "current minor" 
  numbers can be used to check if a newer EPLD image is available:
*/
#define PCI_ASIC_CURRENT_MINOR_PEX511      0x04
#define PCI_ASIC_REQUIRED_MINOR_PEX511     0x03
#define PCI_ASIC_FIX_HRT_MINOR_PEX511      0x04     // increases HRT accuracy
#define PCI_ASIC_FIX_IRQ_MINOR_PEX511      0x03     // fixes IRQ problem
#define PCI_ASIC_HR_TIME_MINOR_PEX511      0x02     // supports HR time with PEX511

#define PCI_ASIC_CURRENT_MINOR_GPS170PEX   0x04
#define PCI_ASIC_REQUIRED_MINOR_GPS170PEX  0x03
#define PCI_ASIC_FIX_HRT_MINOR_GPS170PEX   0x04     // increases MM HRT accuracy
#define PCI_ASIC_FIX_IRQ_MINOR_GPS170PEX   0x03     // fixes IRQ problem

#define PCI_ASIC_CURRENT_MINOR_TCR511PEX   0x04
#define PCI_ASIC_REQUIRED_MINOR_TCR511PEX  0x03
//                                         0x04     // EPLD sources shared with PEX511 0x04
#define PCI_ASIC_FIX_IRQ_MINOR_TCR511PEX   0x03     // fixes IRQ problem, increases HRT accuracy

#define PCI_ASIC_CURRENT_MINOR_PTP270PEX   0x01
#define PCI_ASIC_REQUIRED_MINOR_PTP270PEX  0x01

#define PCI_ASIC_CURRENT_MINOR_FRC511PEX   0x01
#define PCI_ASIC_REQUIRED_MINOR_FRC511PEX  0x01

#define PCI_ASIC_CURRENT_MINOR_TCR170PEX   0x02
#define PCI_ASIC_REQUIRED_MINOR_TCR170PEX  0x02
#define PCI_ASIC_FIX_EE_ACCESS_TCR170PEX   0x02     // fixes EE access problem after reset


/* function prototypes: */

#ifdef __cplusplus
extern "C" {
#endif

/* ----- function prototypes begin ----- */

/* This section was generated automatically */
/* by MAKEHDR, do not remove the comments. */

/* (no header definitions found) */

/* ----- function prototypes end ----- */

#ifdef __cplusplus
}
#endif


#if defined( _USE_PACK )      // set default alignment
  #pragma pack()
#endif

/* End of header body */

#undef _ext
#undef _DO_INIT

#endif  /* _PCI_ASIC_H */

