// WARNING: Do NOT edit the input and output ports in this file in a text
// editor if you plan to continue editing the block that represents it in
// the Block Editor! File corruption is VERY likely to occur.

// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010)
// Created on Wed Apr 06 17:54:44 2022

//  Module Declaration
module UA
(
	// {{ALTERA_ARGS_BEGIN}} DO NOT REMOVE THIS LINE!
	clk, p, y, Z, clkout
	// {{ALTERA_ARGS_END}} DO NOT REMOVE THIS LINE!
);
// Port Declaration

	// {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	input clk;
	input [6:1] p;
	output [10:0] y;
	output Z;
	output clkout;
	// {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!

	integer pc = 1;//ќбъ€вление счетчика тактов
	reg[10:0] y; //ќбъ€вление регистра хранени€ массива
	wire clkout;//ќбъ€вление проводника clkout
	reg Z = 0; //ќбъ€влнение регистра дл€ хранени€ признака окончани€ опреации
	assign clkout = !clk;
	always @(posedge clk)
	
	begin
		case(pc)
		1:begin
			y = 11'b00000000111;//прин€ть множимое
			pc = pc + 1;//перейти в след. такт
		end
		2:begin
			if (p[1] == 1)
			begin
				y = 11'b00000001000;
				pc = pc + 1;
			end
			else
			if (p[1] == 0)
			begin
				y = 11'b00100000010;
				pc = 9; //перехода на выдачу результата
			end		
		end
		3:begin
			y = 11'b00000000001;
			pc = pc + 1;
		end
		4:begin
			if (p[1] == 1)
			begin
				y = 11'b00000001000;
				pc = pc + 1;
			end
			else
			if (p[1] == 0)
			begin
				y = 11'b00100000010;
				pc = 9; //перехода на выдачу результата
			end	
		end
		5:begin
			if (p[6] == 1)
			begin
				y = 11'b01000000000;
				pc = 10; //ѕереход в конец
			end
			else
			if (p[6] == 0)
			begin
				if (p[4] == 1)
				begin
					y = 11'b00100000010;
					pc = 9; //ѕереход на выдачу результата
				end
				else
				if (p[4] == 0)
				begin
					if (p[1] == 1)
					begin
						y = 11'b00000010000;
						pc = pc + 1;
					end
					else
					if (p[1] == 0)
					begin
						y = 11'b00001100000;
						pc = pc + 2;
					end
				end
			end
		end
		6:begin
			y = 11'b00001100000;
			pc = pc + 1;
		end
		7:begin
			if (p[5] == 0)
			begin
				if (p[1] == 1)
				begin
					y = 11'b00000010000;
					pc = 6;
				end
				else
				if (p[1] == 0)
				begin
					y = 11'b00001100000;
					pc = 7;
				end
			end
			else
			if (p[5] == 1)
			begin
				if (p[3] == 0)
				begin
					y = 11'b00011000000;
					pc = pc + 1;
				end
				else
				if (p[3] == 1)
				begin
					if (p[2] == 1)
					begin
						y = 11'b01000000000;
						pc = 10;//ѕереход в конец
					end
					else
					if (p[2] == 0)
					begin
						y = 11'b10000000000;
						pc = 10;//ѕереход в конец
					end
				end
			end
		end
		8:begin
			if (p[4] == 1)
			begin
				y = 11'b00100000010;
				pc = pc + 1; 
			end
			else
			if (p[4] == 0)
			begin
				y = 11'b10000000000;
				pc = 10;
			end
		end
		9:begin
			y = 11'b10000000000;
			pc = pc + 1;
		end
		10:begin
			Z = 1; 
		end
			
		default y = 11'b00000000000;
		endcase;
	end

endmodule
