<stg><name>Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i13 0, i13 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc185

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc185:0 %indvar_flatten13_load = load i14 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc185:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc185:2 %icmp_ln115 = icmp_eq  i14 %indvar_flatten13_load, i14 12288

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc185:3 %add_ln115_1 = add i14 %indvar_flatten13_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc185:4 %br_ln115 = br i1 %icmp_ln115, void %for.inc191, void %sw.epilog.loopexit33.exitStub

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc191:0 %k_load = load i13 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc191:1 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc191:2 %add_ln115 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc191:5 %icmp_ln119 = icmp_eq  i13 %k_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc191:6 %select_ln115 = select i1 %icmp_ln119, i13 0, i13 %k_load

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc191:7 %select_ln115_1 = select i1 %icmp_ln119, i2 %add_ln115, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln115_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="13">
<![CDATA[
for.inc191:9 %empty = trunc i13 %select_ln115

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="13">
<![CDATA[
for.inc191:10 %empty_477 = trunc i13 %select_ln115

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc191:12 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln115, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc191:29 %switch_ln120 = switch i2 %empty_477, void %arrayidx18465.case.3, i2 0, void %arrayidx18465.case.0, i2 1, void %arrayidx18465.case.1, i2 2, void %arrayidx18465.case.2

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx18465.exit:0 %add_ln119 = add i13 %select_ln115, i13 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18465.exit:1 %store_ln119 = store i14 %add_ln115_1, i14 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18465.exit:2 %store_ln119 = store i2 %select_ln115_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18465.exit:3 %store_ln119 = store i13 %add_ln119, i13 %k

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18465.exit:4 %br_ln119 = br void %for.inc185

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="12">
<![CDATA[
for.inc191:23 %tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %select_ln115_1, i12 %empty

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="14">
<![CDATA[
for.inc191:24 %zext_ln120 = zext i14 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:25 %NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:26 %INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="14">
<![CDATA[
for.inc191:27 %NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="14">
<![CDATA[
for.inc191:28 %INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="14">
<![CDATA[
for.inc191:27 %NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="14">
<![CDATA[
for.inc191:28 %INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
sw.epilog.loopexit33.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc191:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc191:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12288, i64 12288, i64 12288

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc191:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc191:11 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc191:13 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %select_ln115_1, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
for.inc191:14 %zext_ln120_1 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:15 %NTTTWiddleRAM_0_addr = getelementptr i32 %NTTTWiddleRAM_0, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:16 %NTTTWiddleRAM_0_1_addr = getelementptr i32 %NTTTWiddleRAM_0_1, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:17 %NTTTWiddleRAM_0_2_addr = getelementptr i32 %NTTTWiddleRAM_0_2, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:18 %NTTTWiddleRAM_0_3_addr = getelementptr i32 %NTTTWiddleRAM_0_3, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:19 %INTTTWiddleRAM_0_addr = getelementptr i32 %INTTTWiddleRAM_0, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:20 %INTTTWiddleRAM_0_1_addr = getelementptr i32 %INTTTWiddleRAM_0_1, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:21 %INTTTWiddleRAM_0_2_addr = getelementptr i32 %INTTTWiddleRAM_0_2, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191:22 %INTTTWiddleRAM_0_3_addr = getelementptr i32 %INTTTWiddleRAM_0_3, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.2:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.2:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18465.case.2:2 %br_ln121 = br void %arrayidx18465.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.1:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.1:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18465.case.1:2 %br_ln121 = br void %arrayidx18465.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.0:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.0:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18465.case.0:2 %br_ln121 = br void %arrayidx18465.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.3:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i12 %NTTTWiddleRAM_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx18465.case.3:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i12 %INTTTWiddleRAM_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_477" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18465.case.3:2 %br_ln121 = br void %arrayidx18465.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="NTTTWiddleRAM_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="NTTTWiddleRAM_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="NTTTWiddleRAM_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="NTTTWiddleRAM_0_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="INTTTWiddleRAM_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="INTTTWiddleRAM_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="INTTTWiddleRAM_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="INTTTWiddleRAM_0_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="NTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="NTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="INTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="INTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="StgValue_96" to="k" fromId="96" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_96" to="i" fromId="96" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_96" to="indvar_flatten13" fromId="96" toId="9">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="INTTTwiddleIn" to="specmemcore_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="110" from="NTTTwiddleIn" to="specmemcore_ln0" fromId="94" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="116" from="INTTTwiddleIn" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="118" from="empty_8" to="specinterface_ln0" fromId="117" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="123" from="empty_36" to="specinterface_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="126" from="empty_36" to="specinterface_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="127" from="empty_36" to="specinterface_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="128" from="empty_36" to="specinterface_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="132" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="133" from="empty_36" to="specinterface_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="134" from="empty_36" to="specinterface_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="137" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="114" toId="13">
</dataflow>
<dataflow id="139" from="NTTTwiddleIn" to="specinterface_ln0" fromId="94" toId="13">
</dataflow>
<dataflow id="140" from="empty_8" to="specinterface_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="143" from="empty_36" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="144" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="145" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="146" from="empty_36" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="147" from="empty_36" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="148" from="empty_36" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="149" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="150" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="151" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="152" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="153" from="empty_36" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="154" from="empty_36" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="155" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="13">
</dataflow>
<dataflow id="156" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln0" fromId="157" toId="14">
</dataflow>
<dataflow id="159" from="indvar_flatten13" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="161" from="StgValue_160" to="store_ln0" fromId="160" toId="15">
</dataflow>
<dataflow id="162" from="i" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="164" from="StgValue_163" to="store_ln0" fromId="163" toId="16">
</dataflow>
<dataflow id="165" from="k" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="166" from="indvar_flatten13" to="indvar_flatten13_load" fromId="9" toId="18">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="167" toId="19">
</dataflow>
<dataflow id="169" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="19">
</dataflow>
<dataflow id="170" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="19">
</dataflow>
<dataflow id="171" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="19">
</dataflow>
<dataflow id="172" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="19">
</dataflow>
<dataflow id="174" from="p_str" to="specpipeline_ln0" fromId="173" toId="19">
</dataflow>
<dataflow id="175" from="indvar_flatten13_load" to="icmp_ln115" fromId="18" toId="20">
</dataflow>
<dataflow id="177" from="StgValue_176" to="icmp_ln115" fromId="176" toId="20">
</dataflow>
<dataflow id="178" from="indvar_flatten13_load" to="add_ln115_1" fromId="18" toId="21">
</dataflow>
<dataflow id="180" from="StgValue_179" to="add_ln115_1" fromId="179" toId="21">
</dataflow>
<dataflow id="181" from="icmp_ln115" to="br_ln115" fromId="20" toId="22">
</dataflow>
<dataflow id="182" from="k" to="k_load" fromId="7" toId="23">
</dataflow>
<dataflow id="183" from="i" to="i_load" fromId="8" toId="24">
</dataflow>
<dataflow id="184" from="i_load" to="add_ln115" fromId="24" toId="25">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln115" fromId="185" toId="25">
</dataflow>
<dataflow id="187" from="k_load" to="icmp_ln119" fromId="23" toId="26">
</dataflow>
<dataflow id="189" from="StgValue_188" to="icmp_ln119" fromId="188" toId="26">
</dataflow>
<dataflow id="190" from="icmp_ln119" to="select_ln115" fromId="26" toId="27">
</dataflow>
<dataflow id="191" from="StgValue_163" to="select_ln115" fromId="163" toId="27">
</dataflow>
<dataflow id="192" from="k_load" to="select_ln115" fromId="23" toId="27">
</dataflow>
<dataflow id="193" from="icmp_ln119" to="select_ln115_1" fromId="26" toId="28">
</dataflow>
<dataflow id="194" from="add_ln115" to="select_ln115_1" fromId="25" toId="28">
</dataflow>
<dataflow id="195" from="i_load" to="select_ln115_1" fromId="24" toId="28">
</dataflow>
<dataflow id="196" from="select_ln115" to="empty" fromId="27" toId="29">
</dataflow>
<dataflow id="197" from="select_ln115" to="empty_477" fromId="27" toId="30">
</dataflow>
<dataflow id="199" from="_ssdm_op_PartSelect.i10.i13.i32.i32" to="lshr_ln" fromId="198" toId="31">
</dataflow>
<dataflow id="200" from="select_ln115" to="lshr_ln" fromId="27" toId="31">
</dataflow>
<dataflow id="202" from="StgValue_201" to="lshr_ln" fromId="201" toId="31">
</dataflow>
<dataflow id="204" from="StgValue_203" to="lshr_ln" fromId="203" toId="31">
</dataflow>
<dataflow id="205" from="empty_477" to="switch_ln120" fromId="30" toId="32">
</dataflow>
<dataflow id="206" from="StgValue_160" to="switch_ln120" fromId="160" toId="32">
</dataflow>
<dataflow id="207" from="StgValue_185" to="switch_ln120" fromId="185" toId="32">
</dataflow>
<dataflow id="209" from="StgValue_208" to="switch_ln120" fromId="208" toId="32">
</dataflow>
<dataflow id="210" from="select_ln115" to="add_ln119" fromId="27" toId="33">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln119" fromId="211" toId="33">
</dataflow>
<dataflow id="213" from="add_ln115_1" to="store_ln119" fromId="21" toId="34">
</dataflow>
<dataflow id="214" from="indvar_flatten13" to="store_ln119" fromId="9" toId="34">
</dataflow>
<dataflow id="215" from="select_ln115_1" to="store_ln119" fromId="28" toId="35">
</dataflow>
<dataflow id="216" from="i" to="store_ln119" fromId="8" toId="35">
</dataflow>
<dataflow id="217" from="add_ln119" to="store_ln119" fromId="33" toId="36">
</dataflow>
<dataflow id="218" from="k" to="store_ln119" fromId="7" toId="36">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitConcatenate.i14.i2.i12" to="tmp_49" fromId="219" toId="38">
</dataflow>
<dataflow id="221" from="select_ln115_1" to="tmp_49" fromId="28" toId="38">
</dataflow>
<dataflow id="222" from="empty" to="tmp_49" fromId="29" toId="38">
</dataflow>
<dataflow id="223" from="tmp_49" to="zext_ln120" fromId="38" toId="39">
</dataflow>
<dataflow id="224" from="NTTTwiddleIn" to="NTTTwiddleIn_addr" fromId="94" toId="40">
</dataflow>
<dataflow id="226" from="StgValue_225" to="NTTTwiddleIn_addr" fromId="225" toId="40">
</dataflow>
<dataflow id="227" from="zext_ln120" to="NTTTwiddleIn_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="228" from="INTTTwiddleIn" to="INTTTwiddleIn_addr" fromId="95" toId="41">
</dataflow>
<dataflow id="229" from="StgValue_225" to="INTTTwiddleIn_addr" fromId="225" toId="41">
</dataflow>
<dataflow id="230" from="zext_ln120" to="INTTTwiddleIn_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="231" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="40" toId="42">
</dataflow>
<dataflow id="232" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="41" toId="43">
</dataflow>
<dataflow id="233" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="40" toId="44">
</dataflow>
<dataflow id="234" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="41" toId="45">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="235" toId="46">
</dataflow>
<dataflow id="238" from="WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_str" to="specloopname_ln0" fromId="237" toId="46">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="239" toId="47">
</dataflow>
<dataflow id="242" from="StgValue_241" to="speclooptripcount_ln0" fromId="241" toId="47">
</dataflow>
<dataflow id="243" from="StgValue_241" to="speclooptripcount_ln0" fromId="241" toId="47">
</dataflow>
<dataflow id="244" from="StgValue_241" to="speclooptripcount_ln0" fromId="241" toId="47">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="167" toId="48">
</dataflow>
<dataflow id="246" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="48">
</dataflow>
<dataflow id="247" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="48">
</dataflow>
<dataflow id="248" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="48">
</dataflow>
<dataflow id="249" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="48">
</dataflow>
<dataflow id="250" from="p_str" to="specpipeline_ln0" fromId="173" toId="48">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecLoopName" to="specloopname_ln119" fromId="235" toId="49">
</dataflow>
<dataflow id="253" from="empty_20" to="specloopname_ln119" fromId="252" toId="49">
</dataflow>
<dataflow id="255" from="_ssdm_op_BitConcatenate.i12.i2.i10" to="tmp_s" fromId="254" toId="50">
</dataflow>
<dataflow id="256" from="select_ln115_1" to="tmp_s" fromId="28" toId="50">
</dataflow>
<dataflow id="257" from="lshr_ln" to="tmp_s" fromId="31" toId="50">
</dataflow>
<dataflow id="258" from="tmp_s" to="zext_ln120_1" fromId="50" toId="51">
</dataflow>
<dataflow id="259" from="NTTTWiddleRAM_0" to="NTTTWiddleRAM_0_addr" fromId="86" toId="52">
</dataflow>
<dataflow id="260" from="StgValue_225" to="NTTTWiddleRAM_0_addr" fromId="225" toId="52">
</dataflow>
<dataflow id="261" from="zext_ln120_1" to="NTTTWiddleRAM_0_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="262" from="NTTTWiddleRAM_0_1" to="NTTTWiddleRAM_0_1_addr" fromId="87" toId="53">
</dataflow>
<dataflow id="263" from="StgValue_225" to="NTTTWiddleRAM_0_1_addr" fromId="225" toId="53">
</dataflow>
<dataflow id="264" from="zext_ln120_1" to="NTTTWiddleRAM_0_1_addr" fromId="51" toId="53">
</dataflow>
<dataflow id="265" from="NTTTWiddleRAM_0_2" to="NTTTWiddleRAM_0_2_addr" fromId="88" toId="54">
</dataflow>
<dataflow id="266" from="StgValue_225" to="NTTTWiddleRAM_0_2_addr" fromId="225" toId="54">
</dataflow>
<dataflow id="267" from="zext_ln120_1" to="NTTTWiddleRAM_0_2_addr" fromId="51" toId="54">
</dataflow>
<dataflow id="268" from="NTTTWiddleRAM_0_3" to="NTTTWiddleRAM_0_3_addr" fromId="89" toId="55">
</dataflow>
<dataflow id="269" from="StgValue_225" to="NTTTWiddleRAM_0_3_addr" fromId="225" toId="55">
</dataflow>
<dataflow id="270" from="zext_ln120_1" to="NTTTWiddleRAM_0_3_addr" fromId="51" toId="55">
</dataflow>
<dataflow id="271" from="INTTTWiddleRAM_0" to="INTTTWiddleRAM_0_addr" fromId="90" toId="56">
</dataflow>
<dataflow id="272" from="StgValue_225" to="INTTTWiddleRAM_0_addr" fromId="225" toId="56">
</dataflow>
<dataflow id="273" from="zext_ln120_1" to="INTTTWiddleRAM_0_addr" fromId="51" toId="56">
</dataflow>
<dataflow id="274" from="INTTTWiddleRAM_0_1" to="INTTTWiddleRAM_0_1_addr" fromId="91" toId="57">
</dataflow>
<dataflow id="275" from="StgValue_225" to="INTTTWiddleRAM_0_1_addr" fromId="225" toId="57">
</dataflow>
<dataflow id="276" from="zext_ln120_1" to="INTTTWiddleRAM_0_1_addr" fromId="51" toId="57">
</dataflow>
<dataflow id="277" from="INTTTWiddleRAM_0_2" to="INTTTWiddleRAM_0_2_addr" fromId="92" toId="58">
</dataflow>
<dataflow id="278" from="StgValue_225" to="INTTTWiddleRAM_0_2_addr" fromId="225" toId="58">
</dataflow>
<dataflow id="279" from="zext_ln120_1" to="INTTTWiddleRAM_0_2_addr" fromId="51" toId="58">
</dataflow>
<dataflow id="280" from="INTTTWiddleRAM_0_3" to="INTTTWiddleRAM_0_3_addr" fromId="93" toId="59">
</dataflow>
<dataflow id="281" from="StgValue_225" to="INTTTWiddleRAM_0_3_addr" fromId="225" toId="59">
</dataflow>
<dataflow id="282" from="zext_ln120_1" to="INTTTWiddleRAM_0_3_addr" fromId="51" toId="59">
</dataflow>
<dataflow id="283" from="NTTTwiddleIn_load" to="store_ln120" fromId="44" toId="60">
</dataflow>
<dataflow id="284" from="NTTTWiddleRAM_0_2_addr" to="store_ln120" fromId="54" toId="60">
</dataflow>
<dataflow id="285" from="INTTTwiddleIn_load" to="store_ln121" fromId="45" toId="61">
</dataflow>
<dataflow id="286" from="INTTTWiddleRAM_0_2_addr" to="store_ln121" fromId="58" toId="61">
</dataflow>
<dataflow id="287" from="NTTTwiddleIn_load" to="store_ln120" fromId="44" toId="63">
</dataflow>
<dataflow id="288" from="NTTTWiddleRAM_0_1_addr" to="store_ln120" fromId="53" toId="63">
</dataflow>
<dataflow id="289" from="INTTTwiddleIn_load" to="store_ln121" fromId="45" toId="64">
</dataflow>
<dataflow id="290" from="INTTTWiddleRAM_0_1_addr" to="store_ln121" fromId="57" toId="64">
</dataflow>
<dataflow id="291" from="NTTTwiddleIn_load" to="store_ln120" fromId="44" toId="66">
</dataflow>
<dataflow id="292" from="NTTTWiddleRAM_0_addr" to="store_ln120" fromId="52" toId="66">
</dataflow>
<dataflow id="293" from="INTTTwiddleIn_load" to="store_ln121" fromId="45" toId="67">
</dataflow>
<dataflow id="294" from="INTTTWiddleRAM_0_addr" to="store_ln121" fromId="56" toId="67">
</dataflow>
<dataflow id="295" from="NTTTwiddleIn_load" to="store_ln120" fromId="44" toId="69">
</dataflow>
<dataflow id="296" from="NTTTWiddleRAM_0_3_addr" to="store_ln120" fromId="55" toId="69">
</dataflow>
<dataflow id="297" from="INTTTwiddleIn_load" to="store_ln121" fromId="45" toId="70">
</dataflow>
<dataflow id="298" from="INTTTWiddleRAM_0_3_addr" to="store_ln121" fromId="59" toId="70">
</dataflow>
<dataflow id="299" from="icmp_ln115" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="300" from="empty_477" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="301" from="icmp_ln115" to="StgValue_4" fromId="20" toId="4">
</dataflow>
</dataflows>


</stg>
