#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n4144____.in[1] (.names)                        1.338    16.594
new_new_new_new_n_n4144____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3403____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n3403____.out[0] (.names)                       0.195    18.322
new_new_new_new_[1216]____.in[2] (.names)                         1.338    19.660
new_new_new_new_[1216]____.out[0] (.names)                        0.195    19.855
n1470_1.in[1] (.names)                                            1.338    21.193
n1470_1.out[0] (.names)                                           0.195    21.388
n_n3912.D[0] (.latch)                                             1.338    22.726
data arrival time                                                          22.726

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3912.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -22.726
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -21.454


#Path 2
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1348]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n4144____.in[1] (.names)                        1.338    16.594
new_new_new_new_n_n4144____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3403____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n3403____.out[0] (.names)                       0.195    18.322
new_new_new_new_n_n4196____.in[1] (.names)                        1.338    19.660
new_new_new_new_n_n4196____.out[0] (.names)                       0.195    19.855
n2150.in[2] (.names)                                              1.338    21.193
n2150.out[0] (.names)                                             0.195    21.388
[1348]_o2.D[0] (.latch)                                           1.338    22.726
data arrival time                                                          22.726

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[1348]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -22.726
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -21.454


#Path 3
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1347]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n4144____.in[1] (.names)                        1.338    16.594
new_new_new_new_n_n4144____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3403____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n3403____.out[0] (.names)                       0.195    18.322
new_new_new_new_n_n4196____.in[1] (.names)                        1.338    19.660
new_new_new_new_n_n4196____.out[0] (.names)                       0.195    19.855
n2145.in[2] (.names)                                              1.338    21.193
n2145.out[0] (.names)                                             0.195    21.388
[1347]_o2.D[0] (.latch)                                           1.338    22.726
data arrival time                                                          22.726

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[1347]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -22.726
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -21.454


#Path 4
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [841]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n4144____.in[1] (.names)                        1.338    16.594
new_new_new_new_n_n4144____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3403____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n3403____.out[0] (.names)                       0.195    18.322
new_new_new_new_n_n4196____.in[1] (.names)                        1.338    19.660
new_new_new_new_n_n4196____.out[0] (.names)                       0.195    19.855
n2160_1.in[1] (.names)                                            1.338    21.193
n2160_1.out[0] (.names)                                           0.195    21.388
[841]_o2.D[0] (.latch)                                            1.338    22.726
data arrival time                                                          22.726

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[841]_o2.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -22.726
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -21.454


#Path 5
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1639]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1639]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3729____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3729____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3746____.in[2] (.names)                        1.338    18.127
new_new_new_new_n_n3746____.out[0] (.names)                       0.195    18.322
n1635_1.in[2] (.names)                                            1.338    19.660
n1635_1.out[0] (.names)                                           0.195    19.855
n_n3336.D[0] (.latch)                                             1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3336.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 6
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1639]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1639]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3729____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3729____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3746____.in[2] (.names)                        1.338    18.127
new_new_new_new_n_n3746____.out[0] (.names)                       0.195    18.322
n1086_1.in[1] (.names)                                            1.338    19.660
n1086_1.out[0] (.names)                                           0.195    19.855
n_n4158.D[0] (.latch)                                             1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4158.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 7
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n4144____.in[1] (.names)                        1.338    16.594
new_new_new_new_n_n4144____.out[0] (.names)                       0.195    16.789
new_new_new_new_[1249]____.in[1] (.names)                         1.338    18.127
new_new_new_new_[1249]____.out[0] (.names)                        0.195    18.322
n1395_1.in[1] (.names)                                            1.338    19.660
n1395_1.out[0] (.names)                                           0.195    19.855
n_n4145.D[0] (.latch)                                             1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4145.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 8
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1346]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n4144____.in[1] (.names)                        1.338    16.594
new_new_new_new_n_n4144____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n3403____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n3403____.out[0] (.names)                       0.195    18.322
n2140.in[1] (.names)                                              1.338    19.660
n2140.out[0] (.names)                                             0.195    19.855
[1346]_o2.D[0] (.latch)                                           1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[1346]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 9
Startpoint: n_n3535.Q[0] (.latch clocked by pclk)
Endpoint  : nak3_9_i2_i2_i2_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3535.clk[0] (.latch)                                           1.338     1.338
n_n3535.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[7410]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[7410]____.out[0] (.names)                        0.195     2.995
new_new_new_new_[1319]____.in[0] (.names)                         1.338     4.332
new_new_new_new_[1319]____.out[0] (.names)                        0.195     4.527
new_new_new_new_[7423]____.in[2] (.names)                         1.338     5.865
new_new_new_new_[7423]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[1316]____.in[2] (.names)                         1.338     7.398
new_new_new_new_[1316]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[7436]____.in[0] (.names)                         1.338     8.931
new_new_new_new_[7436]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3396____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3396____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1302]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[1302]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3581____.in[0] (.names)                        1.338    13.529
new_new_new_new_n_n3581____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3512____.in[2] (.names)                        1.338    15.062
new_new_new_new_n_n3512____.out[0] (.names)                       0.195    15.257
new_new_new_new_n_n3883____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3883____.out[0] (.names)                       0.195    16.789
new_new_new_new_[989]____.in[2] (.names)                          1.338    18.127
new_new_new_new_[989]____.out[0] (.names)                         0.195    18.322
nak3_9_i2_i2_i2_i2.in[0] (.names)                                 1.338    19.660
nak3_9_i2_i2_i2_i2.out[0] (.names)                                0.195    19.855
nak3_9_i2_i2_i2_o2.D[0] (.latch)                                  1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
nak3_9_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 10
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1730]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1730]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3857____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3857____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n4168____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n4168____.out[0] (.names)                       0.195    18.322
n1600_1.in[1] (.names)                                            1.338    19.660
n1600_1.out[0] (.names)                                           0.195    19.855
n_n4167.D[0] (.latch)                                             1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4167.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 11
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1730]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1730]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3857____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3857____.out[0] (.names)                       0.195    16.789
new_new_new_new_n_n4168____.in[1] (.names)                        1.338    18.127
new_new_new_new_n_n4168____.out[0] (.names)                       0.195    18.322
n683_1.in[1] (.names)                                             1.338    19.660
n683_1.out[0] (.names)                                            0.195    19.855
n_n4114.D[0] (.latch)                                             1.338    21.193
data arrival time                                                          21.193

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4114.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -21.193
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -19.921


#Path 12
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1639]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1639]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3729____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3729____.out[0] (.names)                       0.195    16.789
n1805_1.in[2] (.names)                                            1.338    18.127
n1805_1.out[0] (.names)                                           0.195    18.322
n_n3884.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3884.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 13
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1730]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1730]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3857____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3857____.out[0] (.names)                       0.195    16.789
n688_1.in[2] (.names)                                             1.338    18.127
n688_1.out[0] (.names)                                            0.195    18.322
n_n3821.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3821.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 14
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1730]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1730]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3857____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3857____.out[0] (.names)                       0.195    16.789
n1930_1.in[2] (.names)                                            1.338    18.127
n1930_1.out[0] (.names)                                           0.195    18.322
n_n3274.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3274.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 15
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1730]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1730]____.out[0] (.names)                        0.195    15.257
new_new_new_new_[1133]____.in[3] (.names)                         1.338    16.594
new_new_new_new_[1133]____.out[0] (.names)                        0.195    16.789
n1675_1.in[0] (.names)                                            1.338    18.127
n1675_1.out[0] (.names)                                           0.195    18.322
n_n3788.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3788.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 16
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1730]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1730]____.out[0] (.names)                        0.195    15.257
new_new_new_new_[1577]____.in[3] (.names)                         1.338    16.594
new_new_new_new_[1577]____.out[0] (.names)                        0.195    16.789
n921_1.in[0] (.names)                                             1.338    18.127
n921_1.out[0] (.names)                                            0.195    18.322
n_n3540.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3540.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 17
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_n_n3948____.in[1] (.names)                        1.338    15.062
new_new_new_new_n_n3948____.out[0] (.names)                       0.195    15.257
new_new_new_new_[1969]____.in[1] (.names)                         1.338    16.594
new_new_new_new_[1969]____.out[0] (.names)                        0.195    16.789
n303_1.in[1] (.names)                                             1.338    18.127
n303_1.out[0] (.names)                                            0.195    18.322
n_n3949.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3949.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 18
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1639]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1639]____.out[0] (.names)                        0.195    15.257
new_new_new_new_n_n3729____.in[3] (.names)                        1.338    16.594
new_new_new_new_n_n3729____.out[0] (.names)                       0.195    16.789
n1335_1.in[2] (.names)                                            1.338    18.127
n1335_1.out[0] (.names)                                           0.195    18.322
n_n4079.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4079.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 19
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1639]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1639]____.out[0] (.names)                        0.195    15.257
new_new_new_new_[1546]____.in[3] (.names)                         1.338    16.594
new_new_new_new_[1546]____.out[0] (.names)                        0.195    16.789
n986_1.in[3] (.names)                                             1.338    18.127
n986_1.out[0] (.names)                                            0.195    18.322
n_n3513.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3513.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 20
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1639]____.in[0] (.names)                         1.338    15.062
new_new_new_new_[1639]____.out[0] (.names)                        0.195    15.257
new_new_new_new_[1625]____.in[3] (.names)                         1.338    16.594
new_new_new_new_[1625]____.out[0] (.names)                        0.195    16.789
n826_1.in[0] (.names)                                             1.338    18.127
n826_1.out[0] (.names)                                            0.195    18.322
n_n3713.D[0] (.latch)                                             1.338    19.660
data arrival time                                                          19.660

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3713.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -19.660
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -18.388


#Path 21
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1447]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1447]____.out[0] (.names)                        0.195    15.257
n1146_1.in[1] (.names)                                            1.338    16.594
n1146_1.out[0] (.names)                                           0.195    16.789
n_n3340.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3340.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 22
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[869]____.in[0] (.names)                          1.338    15.062
new_new_new_new_[869]____.out[0] (.names)                         0.195    15.257
n1016_1.in[1] (.names)                                            1.338    16.594
n1016_1.out[0] (.names)                                           0.195    16.789
n_n3931.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3931.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 23
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
new_new_new_new_[869]____.in[0] (.names)                          1.338    15.062
new_new_new_new_[869]____.out[0] (.names)                         0.195    15.257
n1076_1.in[1] (.names)                                            1.338    16.594
n1076_1.out[0] (.names)                                           0.195    16.789
n_n3947.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3947.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 24
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_n_n4082____.in[1] (.names)                        1.338    13.529
new_new_new_new_n_n4082____.out[0] (.names)                       0.195    13.724
new_new_new_new_[1670]____.in[3] (.names)                         1.338    15.062
new_new_new_new_[1670]____.out[0] (.names)                        0.195    15.257
n758_1.in[1] (.names)                                             1.338    16.594
n758_1.out[0] (.names)                                            0.195    16.789
n_n4083.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4083.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 25
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1407]____.in[2] (.names)                         1.338    13.529
new_new_new_new_[1407]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1387]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1387]____.out[0] (.names)                        0.195    15.257
n1265_1.in[0] (.names)                                            1.338    16.594
n1265_1.out[0] (.names)                                           0.195    16.789
n_n4027.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4027.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 26
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1115]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1115]____.out[0] (.names)                        0.195    15.257
n1710_1.in[1] (.names)                                            1.338    16.594
n1710_1.out[0] (.names)                                           0.195    16.789
n_n4126.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4126.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 27
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1188]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1188]____.out[0] (.names)                        0.195    15.257
n1555_1.in[1] (.names)                                            1.338    16.594
n1555_1.out[0] (.names)                                           0.195    16.789
n_n3283.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3283.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 28
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1214]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1214]____.out[0] (.names)                        0.195    15.257
n1485_1.in[1] (.names)                                            1.338    16.594
n1485_1.out[0] (.names)                                           0.195    16.789
n_n3961.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3961.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 29
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1431]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1431]____.out[0] (.names)                        0.195    15.257
n1181_1.in[1] (.names)                                            1.338    16.594
n1181_1.out[0] (.names)                                           0.195    16.789
n_n4036.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4036.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 30
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1454]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1454]____.out[0] (.names)                        0.195    15.257
n1136_1.in[1] (.names)                                            1.338    16.594
n1136_1.out[0] (.names)                                           0.195    16.789
n_n4246.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4246.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 31
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1599]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1599]____.out[0] (.names)                        0.195    15.257
n881_1.in[1] (.names)                                             1.338    16.594
n881_1.out[0] (.names)                                            0.195    16.789
n_n4093.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4093.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 32
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1618]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1618]____.out[0] (.names)                        0.195    15.257
n846_1.in[1] (.names)                                             1.338    16.594
n846_1.out[0] (.names)                                            0.195    16.789
n_n4212.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4212.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 33
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1647]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1647]____.out[0] (.names)                        0.195    15.257
n806_1.in[3] (.names)                                             1.338    16.594
n806_1.out[0] (.names)                                            0.195    16.789
n_n4004.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4004.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 34
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[1815]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[1815]____.out[0] (.names)                        0.195    15.257
n578_1.in[1] (.names)                                             1.338    16.594
n578_1.out[0] (.names)                                            0.195    16.789
n_n3369.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3369.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 35
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[2074]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[2074]____.out[0] (.names)                        0.195    13.724
new_new_new_new_[2069]____.in[2] (.names)                         1.338    15.062
new_new_new_new_[2069]____.out[0] (.names)                        0.195    15.257
n238_1.in[1] (.names)                                             1.338    16.594
n238_1.out[0] (.names)                                            0.195    16.789
n_n4171.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4171.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 36
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[857]____.in[0] (.names)                          1.338    15.062
new_new_new_new_[857]____.out[0] (.names)                         0.195    15.257
n273_1.in[1] (.names)                                             1.338    16.594
n273_1.out[0] (.names)                                            0.195    16.789
n_n3791.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3791.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 37
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
new_new_new_new_[857]____.in[0] (.names)                          1.338    15.062
new_new_new_new_[857]____.out[0] (.names)                         0.195    15.257
n438_1.in[2] (.names)                                             1.338    16.594
n438_1.out[0] (.names)                                            0.195    16.789
n_n3908.D[0] (.latch)                                             1.338    18.127
data arrival time                                                          18.127

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3908.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -18.127
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -16.855


#Path 38
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1528]____.in[2] (.names)                         1.338    13.529
new_new_new_new_[1528]____.out[0] (.names)                        0.195    13.724
n1021_1.in[1] (.names)                                            1.338    15.062
n1021_1.out[0] (.names)                                           0.195    15.257
n_n3996.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3996.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 39
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
n368_1.in[1] (.names)                                             1.338    15.062
n368_1.out[0] (.names)                                            0.195    15.257
n_n3516.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3516.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 40
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n4189____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n4189____.out[0] (.names)                       0.195    13.724
n618_1.in[1] (.names)                                             1.338    15.062
n618_1.out[0] (.names)                                            0.195    15.257
n_n3815.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3815.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 41
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_[1656]____.in[3] (.names)                         1.338    13.529
new_new_new_new_[1656]____.out[0] (.names)                        0.195    13.724
n782_1.in[0] (.names)                                             1.338    15.062
n782_1.out[0] (.names)                                            0.195    15.257
n_n3529.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3529.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 42
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1938]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1938]____.out[0] (.names)                        0.195    12.191
new_new_new_new_[1693]____.in[3] (.names)                         1.338    13.529
new_new_new_new_[1693]____.out[0] (.names)                        0.195    13.724
n708_1.in[0] (.names)                                             1.338    15.062
n708_1.out[0] (.names)                                            0.195    15.257
n_n3875.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3875.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 43
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n4000____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n4000____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1007]____.in[1] (.names)                         1.338    13.529
new_new_new_new_[1007]____.out[0] (.names)                        0.195    13.724
n1905_1.in[1] (.names)                                            1.338    15.062
n1905_1.out[0] (.names)                                           0.195    15.257
n_n4214.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4214.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 44
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1034]____.in[2] (.names)                         1.338    13.529
new_new_new_new_[1034]____.out[0] (.names)                        0.195    13.724
n1860_1.in[1] (.names)                                            1.338    15.062
n1860_1.out[0] (.names)                                           0.195    15.257
n_n3992.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3992.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 45
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_n_n3966____.in[2] (.names)                        1.338     5.865
new_new_new_new_n_n3966____.out[0] (.names)                       0.195     6.060
new_new_new_new_n_n3991____.in[2] (.names)                        1.338     7.398
new_new_new_new_n_n3991____.out[0] (.names)                       0.195     7.593
new_new_new_new_n_n3888____.in[1] (.names)                        1.338     8.931
new_new_new_new_n_n3888____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4017____.in[1] (.names)                        1.338    10.463
new_new_new_new_n_n4017____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3925____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3925____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1154]____.in[2] (.names)                         1.338    13.529
new_new_new_new_[1154]____.out[0] (.names)                        0.195    13.724
n1625_1.in[1] (.names)                                            1.338    15.062
n1625_1.out[0] (.names)                                           0.195    15.257
n_n3974.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3974.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 46
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1407]____.in[2] (.names)                         1.338    13.529
new_new_new_new_[1407]____.out[0] (.names)                        0.195    13.724
n1226_1.in[2] (.names)                                            1.338    15.062
n1226_1.out[0] (.names)                                           0.195    15.257
n_n3965.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3965.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 47
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[1411]____.in[2] (.names)                         1.338    13.529
new_new_new_new_[1411]____.out[0] (.names)                        0.195    13.724
n1221_1.in[1] (.names)                                            1.338    15.062
n1221_1.out[0] (.names)                                           0.195    15.257
n_n4018.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4018.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 48
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
new_new_new_new_[963]____.in[0] (.names)                          1.338    13.529
new_new_new_new_[963]____.out[0] (.names)                         0.195    13.724
n1995_1.in[0] (.names)                                            1.338    15.062
n1995_1.out[0] (.names)                                           0.195    15.257
n_n4060.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4060.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 49
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
n233_1.in[1] (.names)                                             1.338    15.062
n233_1.out[0] (.names)                                            0.195    15.257
n_n3489.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3489.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 50
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_n_n3236____.in[3] (.names)                        1.338    13.529
new_new_new_new_n_n3236____.out[0] (.names)                       0.195    13.724
n971_1.in[1] (.names)                                             1.338    15.062
n971_1.out[0] (.names)                                            0.195    15.257
n_n3212.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3212.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 51
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_[1157]____.in[3] (.names)                         1.338    13.529
new_new_new_new_[1157]____.out[0] (.names)                        0.195    13.724
n1620_1.in[3] (.names)                                            1.338    15.062
n1620_1.out[0] (.names)                                           0.195    15.257
n_n3862.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3862.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 52
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[2104]____.in[0] (.names)                         1.338    11.996
new_new_new_new_[2104]____.out[0] (.names)                        0.195    12.191
new_new_new_new_[1539]____.in[3] (.names)                         1.338    13.529
new_new_new_new_[1539]____.out[0] (.names)                        0.195    13.724
n996_1.in[0] (.names)                                             1.338    15.062
n996_1.out[0] (.names)                                            0.195    15.257
n_n3774.D[0] (.latch)                                             1.338    16.594
data arrival time                                                          16.594

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3774.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -16.594
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -15.323


#Path 53
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[860]____.in[0] (.names)                          1.338    11.996
new_new_new_new_[860]____.out[0] (.names)                         0.195    12.191
n901_1.in[1] (.names)                                             1.338    13.529
n901_1.out[0] (.names)                                            0.195    13.724
n_n3214.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3214.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 54
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3827____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3827____.out[0] (.names)                       0.195    12.191
n228_1.in[0] (.names)                                             1.338    13.529
n228_1.out[0] (.names)                                            0.195    13.724
n_n3420.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3420.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 55
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3827____.in[1] (.names)                        1.338    11.996
new_new_new_new_n_n3827____.out[0] (.names)                       0.195    12.191
n1835_1.in[0] (.names)                                            1.338    13.529
n1835_1.out[0] (.names)                                           0.195    13.724
n_n3826.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3826.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 56
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [2016]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n218_1.in[1] (.names)                                             1.338    11.996
n218_1.out[0] (.names)                                            0.195    12.191
n2070_1.in[0] (.names)                                            1.338    13.529
n2070_1.out[0] (.names)                                           0.195    13.724
[2016]_o2.D[0] (.latch)                                           1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[2016]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 57
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [2011]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1166_1.in[1] (.names)                                            1.338    11.996
n1166_1.out[0] (.names)                                           0.195    12.191
n2110.in[0] (.names)                                              1.338    13.529
n2110.out[0] (.names)                                             0.195    13.724
[2011]_o2.D[0] (.latch)                                           1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[2011]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 58
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1037]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
n2165_1.in[2] (.names)                                            1.338    13.529
n2165_1.out[0] (.names)                                           0.195    13.724
[1037]_o2.D[0] (.latch)                                           1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[1037]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 59
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1826]____.in[1] (.names)                         1.338    11.996
new_new_new_new_[1826]____.out[0] (.names)                        0.195    12.191
n558_1.in[0] (.names)                                             1.338    13.529
n558_1.out[0] (.names)                                            0.195    13.724
n_n3838.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3838.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 60
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_[7512]____.in[2] (.names)                         1.338    11.996
new_new_new_new_[7512]____.out[0] (.names)                        0.195    12.191
n2065_1.in[1] (.names)                                            1.338    13.529
n2065_1.out[0] (.names)                                           0.195    13.724
n_n3460.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3460.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 61
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_[1804]____.in[2] (.names)                         1.338    11.996
new_new_new_new_[1804]____.out[0] (.names)                        0.195    12.191
n593_1.in[0] (.names)                                             1.338    13.529
n593_1.out[0] (.names)                                            0.195    13.724
n_n3999.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3999.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 62
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_6____.in[2] (.names)                         1.338     4.332
new_new_new_new_nrq5_6____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2140]____.in[1] (.names)                         1.338     5.865
new_new_new_new_[2140]____.out[0] (.names)                        0.195     6.060
new_new_new_new_n_n3569____.in[0] (.names)                        1.338     7.398
new_new_new_new_n_n3569____.out[0] (.names)                       0.195     7.593
new_new_new_new_[2136]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[2136]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3955____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3955____.out[0] (.names)                       0.195    10.658
new_new_new_new_[860]____.in[0] (.names)                          1.338    11.996
new_new_new_new_[860]____.out[0] (.names)                         0.195    12.191
n363_1.in[2] (.names)                                             1.338    13.529
n363_1.out[0] (.names)                                            0.195    13.724
n_n3761.D[0] (.latch)                                             1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3761.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 63
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1349]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_n_n3549____.in[2] (.names)                        1.338    10.463
new_new_new_new_n_n3549____.out[0] (.names)                       0.195    10.658
new_new_new_new_n_n3833____.in[2] (.names)                        1.338    11.996
new_new_new_new_n_n3833____.out[0] (.names)                       0.195    12.191
n2155.in[2] (.names)                                              1.338    13.529
n2155.out[0] (.names)                                             0.195    13.724
[1349]_o2.D[0] (.latch)                                           1.338    15.062
data arrival time                                                          15.062

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
[1349]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -15.062
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -13.790


#Path 64
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n638_1.in[1] (.names)                                             1.338    11.996
n638_1.out[0] (.names)                                            0.195    12.191
n_n3922.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3922.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 65
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1231_1.in[1] (.names)                                            1.338    11.996
n1231_1.out[0] (.names)                                           0.195    12.191
n_n4021.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4021.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 66
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n653_1.in[1] (.names)                                             1.338    11.996
n653_1.out[0] (.names)                                            0.195    12.191
n_n3736.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3736.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 67
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n693_1.in[1] (.names)                                             1.338    11.996
n693_1.out[0] (.names)                                            0.195    12.191
n_n3344.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3344.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 68
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n703_1.in[1] (.names)                                             1.338    11.996
n703_1.out[0] (.names)                                            0.195    12.191
n_n3304.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3304.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 69
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n718_1.in[1] (.names)                                             1.338    11.996
n718_1.out[0] (.names)                                            0.195    12.191
n_n3203.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3203.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 70
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4193.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n723_1.in[1] (.names)                                             1.338    11.996
n723_1.out[0] (.names)                                            0.195    12.191
n_n4193.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4193.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 71
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n787_1.in[1] (.names)                                             1.338    11.996
n787_1.out[0] (.names)                                            0.195    12.191
n_n3988.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3988.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 72
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n792_1.in[1] (.names)                                             1.338    11.996
n792_1.out[0] (.names)                                            0.195    12.191
n_n3293.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3293.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 73
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n836_1.in[1] (.names)                                             1.338    11.996
n836_1.out[0] (.names)                                            0.195    12.191
n_n3311.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3311.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 74
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n841_1.in[1] (.names)                                             1.338    11.996
n841_1.out[0] (.names)                                            0.195    12.191
n_n3841.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3841.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 75
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n946_1.in[1] (.names)                                             1.338    11.996
n946_1.out[0] (.names)                                            0.195    12.191
n_n3433.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3433.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 76
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n951_1.in[1] (.names)                                             1.338    11.996
n951_1.out[0] (.names)                                            0.195    12.191
n_n3711.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3711.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 77
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4030.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n981_1.in[1] (.names)                                             1.338    11.996
n981_1.out[0] (.names)                                            0.195    12.191
n_n4030.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4030.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 78
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1011_1.in[1] (.names)                                            1.338    11.996
n1011_1.out[0] (.names)                                           0.195    12.191
n_n3659.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3659.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 79
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1046_1.in[1] (.names)                                            1.338    11.996
n1046_1.out[0] (.names)                                           0.195    12.191
n_n4071.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4071.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 80
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1061_1.in[1] (.names)                                            1.338    11.996
n1061_1.out[0] (.names)                                           0.195    12.191
n_n3679.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3679.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 81
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1066_1.in[1] (.names)                                            1.338    11.996
n1066_1.out[0] (.names)                                           0.195    12.191
n_n3625.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3625.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 82
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1081_1.in[1] (.names)                                            1.338    11.996
n1081_1.out[0] (.names)                                           0.195    12.191
n_n3776.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3776.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 83
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3921.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1151_1.in[1] (.names)                                            1.338    11.996
n1151_1.out[0] (.names)                                           0.195    12.191
n_n3921.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3921.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 84
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1166_1.in[1] (.names)                                            1.338    11.996
n1166_1.out[0] (.names)                                           0.195    12.191
n_n3387.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3387.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 85
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1196_1.in[1] (.names)                                            1.338    11.996
n1196_1.out[0] (.names)                                           0.195    12.191
n_n4042.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4042.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 86
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n353_1.in[1] (.names)                                             1.338    11.996
n353_1.out[0] (.names)                                            0.195    12.191
n_n3071.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3071.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 87
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3457.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n1176_1.in[1] (.names)                                            1.338    11.996
n1176_1.out[0] (.names)                                           0.195    12.191
n_n3457.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3457.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 88
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
n568_1.in[1] (.names)                                             1.338    11.996
n568_1.out[0] (.names)                                            0.195    12.191
n_n3750.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3750.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 89
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3509.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_n_n4202____.in[0] (.names)                        1.338    10.463
new_new_new_new_n_n4202____.out[0] (.names)                       0.195    10.658
n1156_1.in[1] (.names)                                            1.338    11.996
n1156_1.out[0] (.names)                                           0.195    12.191
n_n3509.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3509.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 90
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_[938]____.in[1] (.names)                          1.338    10.463
new_new_new_new_[938]____.out[0] (.names)                         0.195    10.658
n2010_1.in[0] (.names)                                            1.338    11.996
n2010_1.out[0] (.names)                                           0.195    12.191
n_n3829.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3829.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 91
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3442.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3626.clk[0] (.latch)                                           1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                           0.124     1.462
new_new_new_new_[2236]____.in[0] (.names)                         1.338     2.800
new_new_new_new_[2236]____.out[0] (.names)                        0.195     2.995
new_new_new_new_n_n3976____.in[3] (.names)                        1.338     4.332
new_new_new_new_n_n3976____.out[0] (.names)                       0.195     4.527
new_new_new_new_n_n4200____.in[0] (.names)                        1.338     5.865
new_new_new_new_n_n4200____.out[0] (.names)                       0.195     6.060
new_new_new_new_[7002]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[7002]____.out[0] (.names)                        0.195     7.593
new_new_new_new_n_n3281____.in[3] (.names)                        1.338     8.931
new_new_new_new_n_n3281____.out[0] (.names)                       0.195     9.126
new_new_new_new_[1124]____.in[1] (.names)                         1.338    10.463
new_new_new_new_[1124]____.out[0] (.names)                        0.195    10.658
n1690_1.in[0] (.names)                                            1.338    11.996
n1690_1.out[0] (.names)                                           0.195    12.191
n_n3442.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3442.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 92
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n218_1.in[1] (.names)                                             1.338    11.996
n218_1.out[0] (.names)                                            0.195    12.191
n_n3175.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3175.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 93
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n243_1.in[1] (.names)                                             1.338    11.996
n243_1.out[0] (.names)                                            0.195    12.191
n_n4116.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4116.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 94
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n253_1.in[1] (.names)                                             1.338    11.996
n253_1.out[0] (.names)                                            0.195    12.191
n_n3700.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3700.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 95
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n313_1.in[1] (.names)                                             1.338    11.996
n313_1.out[0] (.names)                                            0.195    12.191
n_n3957.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3957.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 96
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n348_1.in[1] (.names)                                             1.338    11.996
n348_1.out[0] (.names)                                            0.195    12.191
n_n3157.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3157.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 97
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n633_1.in[1] (.names)                                             1.338    11.996
n633_1.out[0] (.names)                                            0.195    12.191
n_n4117.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4117.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 98
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3870.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n383_1.in[1] (.names)                                             1.338    11.996
n383_1.out[0] (.names)                                            0.195    12.191
n_n3870.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3870.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 99
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3805.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n388_1.in[1] (.names)                                             1.338    11.996
n388_1.out[0] (.names)                                            0.195    12.191
n_n3805.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n3805.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#Path 100
Startpoint: preset_i2_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
preset_i2_i2_i2_o2.clk[0] (.latch)                                1.338     1.338
preset_i2_i2_i2_o2.Q[0] (.latch) [clock-to-output]                0.124     1.462
new_new_new_new_n_n3465____.in[0] (.names)                        1.338     2.800
new_new_new_new_n_n3465____.out[0] (.names)                       0.195     2.995
new_new_new_new_nrq5_2____.in[1] (.names)                         1.338     4.332
new_new_new_new_nrq5_2____.out[0] (.names)                        0.195     4.527
new_new_new_new_[2248]____.in[3] (.names)                         1.338     5.865
new_new_new_new_[2248]____.out[0] (.names)                        0.195     6.060
new_new_new_new_[6964]____.in[1] (.names)                         1.338     7.398
new_new_new_new_[6964]____.out[0] (.names)                        0.195     7.593
new_new_new_new_[6973]____.in[2] (.names)                         1.338     8.931
new_new_new_new_[6973]____.out[0] (.names)                        0.195     9.126
new_new_new_new_[796]____.in[2] (.names)                          1.338    10.463
new_new_new_new_[796]____.out[0] (.names)                         0.195    10.658
n428_1.in[1] (.names)                                             1.338    11.996
n428_1.out[0] (.names)                                            0.195    12.191
n_n4039.D[0] (.latch)                                             1.338    13.529
data arrival time                                                          13.529

clock pclk (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
pclk.inpad[0] (.input)                                            0.000     0.000
n_n4039.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                 0.000     1.338
cell setup time                                                  -0.066     1.272
data required time                                                          1.272
---------------------------------------------------------------------------------
data required time                                                          1.272
data arrival time                                                         -13.529
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.257


#End of timing report
