./rtl/timescale.v
./rtl/pc_reg.v
./rtl/data_memory.v
./rtl/mux.v
./rtl/define.v
./rtl/Adder.v
./rtl/cla_adder32.v
./rtl/alu.v
./rtl/riscv_top.v
./rtl/Shifter.v
./rtl/instr_decode.v
./rtl/alu_control.v
./rtl/control.v
./rtl/branch_judge.v
./rtl/main_control.v
./rtl/risc.v
./rtl/datapath.v
./rtl/mux3.v
./rtl/mux5.v
./rtl/registers.v
./rtl/instr_memory.v
./test/tb.v
