[10:51:21.215] <TB0>     INFO: *** Welcome to pxar ***
[10:51:21.215] <TB0>     INFO: *** Today: 2016/03/29
[10:51:21.235] <TB0>     INFO: *** Version: b2a7-dirty
[10:51:21.236] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C15.dat
[10:51:21.236] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:51:21.236] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//defaultMaskFile.dat
[10:51:21.236] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters_C15.dat
[10:51:21.310] <TB0>     INFO:         clk: 4
[10:51:21.310] <TB0>     INFO:         ctr: 4
[10:51:21.310] <TB0>     INFO:         sda: 19
[10:51:21.310] <TB0>     INFO:         tin: 9
[10:51:21.310] <TB0>     INFO:         level: 15
[10:51:21.310] <TB0>     INFO:         triggerdelay: 0
[10:51:21.310] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:51:21.310] <TB0>     INFO: Log level: DEBUG
[10:51:21.321] <TB0>     INFO: Found DTB DTB_WWXGRB
[10:51:21.333] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[10:51:21.336] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[10:51:21.339] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[10:51:22.891] <TB0>     INFO: DUT info: 
[10:51:22.891] <TB0>     INFO: The DUT currently contains the following objects:
[10:51:22.891] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:51:22.891] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[10:51:22.891] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[10:51:22.891] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:51:22.891] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.891] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:51:22.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:51:22.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:51:22.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:51:22.898] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31862784
[10:51:22.898] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xccdf90
[10:51:22.898] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc42770
[10:51:22.898] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc7f9d94010
[10:51:22.898] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc7fffff510
[10:51:22.898] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31928320 fPxarMemory = 0x7fc7f9d94010
[10:51:22.899] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 367.4mA
[10:51:22.900] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 454.2mA
[10:51:22.900] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[10:51:22.900] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:51:23.301] <TB0>     INFO: enter 'restricted' command line mode
[10:51:23.301] <TB0>     INFO: enter test to run
[10:51:23.301] <TB0>     INFO:   test: FPIXTest no parameter change
[10:51:23.301] <TB0>     INFO:   running: fpixtest
[10:51:23.301] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:51:23.303] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:51:23.303] <TB0>     INFO: ######################################################################
[10:51:23.303] <TB0>     INFO: PixTestFPIXTest::doTest()
[10:51:23.303] <TB0>     INFO: ######################################################################
[10:51:23.307] <TB0>     INFO: ######################################################################
[10:51:23.307] <TB0>     INFO: PixTestPretest::doTest()
[10:51:23.307] <TB0>     INFO: ######################################################################
[10:51:23.309] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:23.309] <TB0>     INFO:    PixTestPretest::programROC() 
[10:51:23.309] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:41.328] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:51:41.328] <TB0>     INFO: IA differences per ROC:  17.7 18.5 17.7 17.7 18.5 19.3 18.5 18.5 19.3 18.5 18.5 16.1 18.5 16.9 17.7 18.5
[10:51:41.395] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:41.395] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:51:41.395] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:41.497] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[10:51:41.598] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[10:51:41.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 23.8187 mA
[10:51:41.800] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 24.6187 mA
[10:51:41.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[10:51:42.002] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 23.8187 mA
[10:51:42.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 23.8187 mA
[10:51:42.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  85 Ia 24.6187 mA
[10:51:42.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[10:51:42.405] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  83 Ia 23.8187 mA
[10:51:42.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  84 Ia 24.6187 mA
[10:51:42.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[10:51:42.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.8187 mA
[10:51:42.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[10:51:42.911] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[10:51:43.012] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 23.8187 mA
[10:51:43.112] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  81 Ia 24.6187 mA
[10:51:43.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[10:51:43.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[10:51:43.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 23.8187 mA
[10:51:43.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.8187 mA
[10:51:43.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.6187 mA
[10:51:43.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[10:51:43.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 23.8187 mA
[10:51:43.919] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 23.8187 mA
[10:51:44.020] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[10:51:44.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[10:51:44.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  86 Ia 23.8187 mA
[10:51:44.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  87 Ia 23.8187 mA
[10:51:44.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  88 Ia 23.8187 mA
[10:51:44.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 24.6187 mA
[10:51:44.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  86 Ia 23.8187 mA
[10:51:44.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  87 Ia 24.6187 mA
[10:51:44.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.0188 mA
[10:51:44.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  90 Ia 24.6187 mA
[10:51:45.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 24.6187 mA
[10:51:45.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 23.8187 mA
[10:51:45.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[10:51:45.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[10:51:45.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 24.6187 mA
[10:51:45.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 23.8187 mA
[10:51:45.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[10:51:45.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[10:51:45.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 24.6187 mA
[10:51:45.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  83 Ia 23.8187 mA
[10:51:46.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[10:51:46.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[10:51:46.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 23.8187 mA
[10:51:46.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  87 Ia 24.6187 mA
[10:51:46.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[10:51:46.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[10:51:46.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[10:51:46.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[10:51:46.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.0188 mA
[10:51:46.944] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[10:51:47.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.8187 mA
[10:51:47.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.6187 mA
[10:51:47.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[10:51:47.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[10:51:47.448] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[10:51:47.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 24.6187 mA
[10:51:47.650] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[10:51:47.751] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[10:51:47.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[10:51:47.953] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.0188 mA
[10:51:48.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 25.4188 mA
[10:51:48.154] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  76 Ia 23.0188 mA
[10:51:48.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  82 Ia 25.4188 mA
[10:51:48.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  75 Ia 23.0188 mA
[10:51:48.456] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  81 Ia 24.6187 mA
[10:51:48.557] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  78 Ia 23.8187 mA
[10:51:48.658] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  79 Ia 23.8187 mA
[10:51:48.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  80 Ia 24.6187 mA
[10:51:48.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[10:51:48.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[10:51:49.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[10:51:49.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[10:51:49.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.8187 mA
[10:51:49.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 23.8187 mA
[10:51:49.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  85 Ia 24.6187 mA
[10:51:49.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  82 Ia 23.8187 mA
[10:51:49.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  83 Ia 23.8187 mA
[10:51:49.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  84 Ia 24.6187 mA
[10:51:49.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[10:51:49.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  82 Ia 23.8187 mA
[10:51:50.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[10:51:50.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[10:51:50.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[10:51:50.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[10:51:50.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[10:51:50.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 24.6187 mA
[10:51:50.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[10:51:50.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[10:51:50.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.6187 mA
[10:51:50.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 23.8187 mA
[10:51:51.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.8187 mA
[10:51:51.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[10:51:51.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[10:51:51.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[10:51:51.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[10:51:51.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 24.6187 mA
[10:51:51.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  79 Ia 23.8187 mA
[10:51:51.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[10:51:51.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 24.6187 mA
[10:51:51.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  78 Ia 23.0188 mA
[10:51:52.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 24.6187 mA
[10:51:52.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  81 Ia 23.8187 mA
[10:51:52.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 24.6187 mA
[10:51:52.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  79 Ia 23.8187 mA
[10:51:52.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[10:51:52.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.6187 mA
[10:51:52.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  81 Ia 23.8187 mA
[10:51:52.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 24.6187 mA
[10:51:52.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 23.0188 mA
[10:51:52.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.6187 mA
[10:51:53.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 24.6187 mA
[10:51:53.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.8187 mA
[10:51:53.298] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  80 Ia 23.8187 mA
[10:51:53.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  81 Ia 23.8187 mA
[10:51:53.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  82 Ia 23.8187 mA
[10:51:53.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  83 Ia 24.6187 mA
[10:51:53.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[10:51:53.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6187 mA
[10:51:53.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 24.6187 mA
[10:51:54.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  78 Ia 23.8187 mA
[10:51:54.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  79 Ia 23.0188 mA
[10:51:54.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 25.4188 mA
[10:51:54.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 23.0188 mA
[10:51:54.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  84 Ia 24.6187 mA
[10:51:54.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  81 Ia 24.6187 mA
[10:51:54.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  78 Ia 23.8187 mA
[10:51:54.710] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  79 Ia 23.8187 mA
[10:51:54.811] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 23.8187 mA
[10:51:54.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.4188 mA
[10:51:55.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 24.6187 mA
[10:51:55.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  91 Ia 23.8187 mA
[10:51:55.215] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  92 Ia 23.8187 mA
[10:51:55.316] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  93 Ia 23.8187 mA
[10:51:55.416] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  94 Ia 24.6187 mA
[10:51:55.517] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 23.8187 mA
[10:51:55.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  92 Ia 23.8187 mA
[10:51:55.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  93 Ia 24.6187 mA
[10:51:55.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  90 Ia 23.8187 mA
[10:51:55.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 23.8187 mA
[10:51:56.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  92 Ia 23.8187 mA
[10:51:56.123] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[10:51:56.224] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[10:51:56.325] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8187 mA
[10:51:56.426] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  82 Ia 24.6187 mA
[10:51:56.527] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.0188 mA
[10:51:56.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 24.6187 mA
[10:51:56.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  82 Ia 23.8187 mA
[10:51:56.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 24.6187 mA
[10:51:56.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  80 Ia 23.8187 mA
[10:51:57.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  81 Ia 23.8187 mA
[10:51:57.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  82 Ia 23.8187 mA
[10:51:57.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  83 Ia 24.6187 mA
[10:51:57.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.4188 mA
[10:51:57.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 25.4188 mA
[10:51:57.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 23.8187 mA
[10:51:57.637] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  88 Ia 23.8187 mA
[10:51:57.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  89 Ia 23.8187 mA
[10:51:57.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 23.8187 mA
[10:51:57.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  91 Ia 24.6187 mA
[10:51:58.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  88 Ia 23.8187 mA
[10:51:58.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  89 Ia 23.8187 mA
[10:51:58.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 23.8187 mA
[10:51:58.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  91 Ia 24.6187 mA
[10:51:58.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  88 Ia 23.8187 mA
[10:51:58.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.2188 mA
[10:51:58.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.6187 mA
[10:51:58.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  86 Ia 23.8187 mA
[10:51:58.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  87 Ia 24.6187 mA
[10:51:58.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  84 Ia 23.8187 mA
[10:51:59.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 23.8187 mA
[10:51:59.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  86 Ia 23.8187 mA
[10:51:59.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  87 Ia 23.8187 mA
[10:51:59.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  88 Ia 23.8187 mA
[10:51:59.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 24.6187 mA
[10:51:59.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  86 Ia 23.8187 mA
[10:51:59.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  87 Ia 24.6187 mA
[10:51:59.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[10:51:59.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[10:51:59.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.8187 mA
[10:52:00.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 24.6187 mA
[10:52:00.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[10:52:00.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[10:52:00.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 23.8187 mA
[10:52:00.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 24.6187 mA
[10:52:00.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.0188 mA
[10:52:00.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  84 Ia 25.4188 mA
[10:52:00.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  77 Ia 23.0188 mA
[10:52:00.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  83 Ia 24.6187 mA
[10:52:00.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[10:52:00.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[10:52:00.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[10:52:00.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  87
[10:52:00.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[10:52:00.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  79
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  83
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  92
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  88
[10:52:00.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  87
[10:52:00.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  83
[10:52:02.720] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[10:52:02.720] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  20.1  20.1  19.3  19.3  19.3  20.1  20.1  19.3  20.1  19.3  19.3  20.1
[10:52:02.755] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:02.755] <TB0>     INFO:    PixTestPretest::findTiming() 
[10:52:02.755] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:02.755] <TB0>     INFO: PixTestCmd::init()
[10:52:02.755] <TB0>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[10:52:03.348] <TB0>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[10:53:34.820] <TB0>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[10:53:34.850] <TB0>     INFO: TBM phases:  160MHz: 7, 400MHz: 7, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[10:53:34.850] <TB0>     INFO: (success/tries = 100/100), width = 4
[10:53:34.850] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xfc to 0xfc
[10:53:34.850] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xed to 0xed
[10:53:34.850] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xed to 0xed
[10:53:34.850] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[10:53:34.850] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[10:53:34.853] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:34.853] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[10:53:34.853] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:34.990] <TB0>     INFO: Expecting 231680 events.
[10:53:39.599] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[10:53:39.602] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[10:53:42.352] <TB0>     INFO: 231680 events read in total (6647ms).
[10:53:42.357] <TB0>     INFO: Test took 7502ms.
[10:53:42.695] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 62
[10:53:42.698] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 65
[10:53:42.702] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 57
[10:53:42.705] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 58
[10:53:42.709] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 98 and Delta(CalDel) = 58
[10:53:42.712] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 101 and Delta(CalDel) = 58
[10:53:42.716] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 61
[10:53:42.719] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 58
[10:53:42.722] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 58
[10:53:42.726] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 59
[10:53:42.729] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 61
[10:53:42.734] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 109 and Delta(CalDel) = 59
[10:53:42.737] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 110 and Delta(CalDel) = 63
[10:53:42.740] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 63
[10:53:42.744] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 112 and Delta(CalDel) = 66
[10:53:42.747] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 58
[10:53:42.789] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:53:42.827] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:42.827] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:53:42.827] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:42.963] <TB0>     INFO: Expecting 231680 events.
[10:53:51.227] <TB0>     INFO: 231680 events read in total (7549ms).
[10:53:51.232] <TB0>     INFO: Test took 8401ms.
[10:53:51.254] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[10:53:51.569] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 33.5
[10:53:51.572] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 110 +/- 29
[10:53:51.576] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[10:53:51.579] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[10:53:51.583] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 28
[10:53:51.586] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[10:53:51.590] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[10:53:51.593] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[10:53:51.597] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[10:53:51.600] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[10:53:51.604] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[10:53:51.607] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[10:53:51.611] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[10:53:51.615] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[10:53:51.618] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[10:53:51.655] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:53:51.655] <TB0>     INFO: CalDel:      138   156   110   129   129   122   125   129   123   115   134   124   149   148   143   124
[10:53:51.655] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:53:51.659] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C0.dat
[10:53:51.659] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C1.dat
[10:53:51.659] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C2.dat
[10:53:51.659] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C3.dat
[10:53:51.660] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C4.dat
[10:53:51.660] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C5.dat
[10:53:51.660] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C6.dat
[10:53:51.660] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C7.dat
[10:53:51.660] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C8.dat
[10:53:51.660] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C9.dat
[10:53:51.661] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C10.dat
[10:53:51.661] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C11.dat
[10:53:51.661] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C12.dat
[10:53:51.661] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C13.dat
[10:53:51.661] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C14.dat
[10:53:51.661] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C15.dat
[10:53:51.662] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:53:51.662] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:53:51.662] <TB0>     INFO: PixTestPretest::doTest() done, duration: 148 seconds
[10:53:51.662] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:53:51.722] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:53:51.722] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:53:51.725] <TB0>     INFO: ######################################################################
[10:53:51.725] <TB0>     INFO: PixTestAlive::doTest()
[10:53:51.725] <TB0>     INFO: ######################################################################
[10:53:51.727] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:51.728] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:53:51.728] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:51.729] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:53:52.073] <TB0>     INFO: Expecting 41600 events.
[10:53:56.196] <TB0>     INFO: 41600 events read in total (3408ms).
[10:53:56.197] <TB0>     INFO: Test took 4468ms.
[10:53:56.205] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:56.205] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[10:53:56.205] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:53:56.578] <TB0>     INFO: PixTestAlive::aliveTest() done
[10:53:56.578] <TB0>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:53:56.579] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:53:56.582] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:56.583] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:53:56.583] <TB0>     INFO:    ----------------------------------------------------------------------
[10:53:56.585] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:53:56.927] <TB0>     INFO: Expecting 41600 events.
[10:53:59.914] <TB0>     INFO: 41600 events read in total (2272ms).
[10:53:59.914] <TB0>     INFO: Test took 3329ms.
[10:53:59.914] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:59.914] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:53:59.914] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:53:59.915] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:54:00.321] <TB0>     INFO: PixTestAlive::maskTest() done
[10:54:00.321] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:54:00.324] <TB0>     INFO:    ----------------------------------------------------------------------
[10:54:00.324] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:54:00.324] <TB0>     INFO:    ----------------------------------------------------------------------
[10:54:00.326] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:54:00.671] <TB0>     INFO: Expecting 41600 events.
[10:54:04.794] <TB0>     INFO: 41600 events read in total (3408ms).
[10:54:04.794] <TB0>     INFO: Test took 4468ms.
[10:54:04.802] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:04.802] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[10:54:04.802] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:54:05.178] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[10:54:05.178] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:54:05.178] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:54:05.178] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:54:05.187] <TB0>     INFO: ######################################################################
[10:54:05.187] <TB0>     INFO: PixTestTrim::doTest()
[10:54:05.187] <TB0>     INFO: ######################################################################
[10:54:05.190] <TB0>     INFO:    ----------------------------------------------------------------------
[10:54:05.190] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:54:05.190] <TB0>     INFO:    ----------------------------------------------------------------------
[10:54:05.266] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:54:05.266] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:54:05.311] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:54:05.311] <TB0>     INFO:     run 1 of 1
[10:54:05.311] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:54:05.653] <TB0>     INFO: Expecting 5025280 events.
[10:54:50.135] <TB0>     INFO: 1378336 events read in total (43767ms).
[10:55:33.637] <TB0>     INFO: 2741168 events read in total (87270ms).
[10:56:17.531] <TB0>     INFO: 4114072 events read in total (131165ms).
[10:56:46.798] <TB0>     INFO: 5025280 events read in total (160430ms).
[10:56:46.855] <TB0>     INFO: Test took 161544ms.
[10:56:46.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:56:47.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:56:48.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:56:49.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:56:51.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:56:52.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:56:54.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:56:55.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:56:57.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:56:58.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:56:59.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:57:01.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:57:02.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:57:04.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:57:05.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:57:07.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:57:08.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:57:09.908] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280408064
[10:57:09.912] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3449 minThrLimit = 93.3438 minThrNLimit = 118.341 -> result = 93.3449 -> 93
[10:57:09.912] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.287 minThrLimit = 103.262 minThrNLimit = 125.236 -> result = 103.287 -> 103
[10:57:09.913] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1497 minThrLimit = 96.13 minThrNLimit = 123.118 -> result = 96.1497 -> 96
[10:57:09.914] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4394 minThrLimit = 97.4305 minThrNLimit = 122.688 -> result = 97.4394 -> 97
[10:57:09.915] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5281 minThrLimit = 92.5065 minThrNLimit = 123.478 -> result = 92.5281 -> 92
[10:57:09.915] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.694 minThrLimit = 103.533 minThrNLimit = 130.631 -> result = 103.694 -> 103
[10:57:09.916] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7435 minThrLimit = 92.721 minThrNLimit = 120.532 -> result = 92.7435 -> 92
[10:57:09.917] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5396 minThrLimit = 94.5294 minThrNLimit = 122.635 -> result = 94.5396 -> 94
[10:57:09.917] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2206 minThrLimit = 98.1953 minThrNLimit = 122.344 -> result = 98.2206 -> 98
[10:57:09.918] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.819 minThrLimit = 106.794 minThrNLimit = 139.024 -> result = 106.819 -> 106
[10:57:09.918] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4499 minThrLimit = 87.423 minThrNLimit = 117.716 -> result = 87.4499 -> 87
[10:57:09.918] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.304 minThrLimit = 105.269 minThrNLimit = 129.215 -> result = 105.304 -> 105
[10:57:09.919] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.133 minThrLimit = 101.127 minThrNLimit = 127.886 -> result = 101.133 -> 101
[10:57:09.919] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5766 minThrLimit = 94.5595 minThrNLimit = 115.209 -> result = 94.5766 -> 94
[10:57:09.920] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.449 minThrLimit = 102.424 minThrNLimit = 129.456 -> result = 102.449 -> 102
[10:57:09.920] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1472 minThrLimit = 90.1328 minThrNLimit = 119.348 -> result = 90.1472 -> 90
[10:57:09.920] <TB0>     INFO: ROC 0 VthrComp = 93
[10:57:09.922] <TB0>     INFO: ROC 1 VthrComp = 103
[10:57:09.922] <TB0>     INFO: ROC 2 VthrComp = 96
[10:57:09.922] <TB0>     INFO: ROC 3 VthrComp = 97
[10:57:09.922] <TB0>     INFO: ROC 4 VthrComp = 92
[10:57:09.922] <TB0>     INFO: ROC 5 VthrComp = 103
[10:57:09.923] <TB0>     INFO: ROC 6 VthrComp = 92
[10:57:09.923] <TB0>     INFO: ROC 7 VthrComp = 94
[10:57:09.924] <TB0>     INFO: ROC 8 VthrComp = 98
[10:57:09.924] <TB0>     INFO: ROC 9 VthrComp = 106
[10:57:09.924] <TB0>     INFO: ROC 10 VthrComp = 87
[10:57:09.924] <TB0>     INFO: ROC 11 VthrComp = 105
[10:57:09.924] <TB0>     INFO: ROC 12 VthrComp = 101
[10:57:09.925] <TB0>     INFO: ROC 13 VthrComp = 94
[10:57:09.925] <TB0>     INFO: ROC 14 VthrComp = 102
[10:57:09.925] <TB0>     INFO: ROC 15 VthrComp = 90
[10:57:09.925] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:57:09.925] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:57:09.943] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:57:09.943] <TB0>     INFO:     run 1 of 1
[10:57:09.943] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:57:10.287] <TB0>     INFO: Expecting 5025280 events.
[10:57:46.478] <TB0>     INFO: 885432 events read in total (35477ms).
[10:58:21.951] <TB0>     INFO: 1768600 events read in total (70950ms).
[10:58:57.512] <TB0>     INFO: 2651104 events read in total (106511ms).
[10:59:32.905] <TB0>     INFO: 3524560 events read in total (141904ms).
[11:00:08.323] <TB0>     INFO: 4394544 events read in total (177322ms).
[11:00:34.038] <TB0>     INFO: 5025280 events read in total (203037ms).
[11:00:34.119] <TB0>     INFO: Test took 204177ms.
[11:00:34.300] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:34.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:00:36.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:00:37.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:00:39.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:00:41.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:00:42.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:00:44.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:00:45.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:00:47.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:00:48.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:00:50.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:00:52.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:00:53.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:00:55.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:00:57.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:00:58.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:00.367] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256331776
[11:01:00.369] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.9336 for pixel 12/75 mean/min/max = 45.111/33.2427/56.9792
[11:01:00.370] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.5614 for pixel 11/78 mean/min/max = 45.4313/32.1758/58.6869
[11:01:00.370] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.4114 for pixel 10/12 mean/min/max = 44.7135/31.8013/57.6257
[11:01:00.371] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.436 for pixel 50/79 mean/min/max = 43.8609/32.2207/55.5011
[11:01:00.371] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5987 for pixel 27/13 mean/min/max = 44.6925/33.6605/55.7245
[11:01:00.371] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1577 for pixel 10/79 mean/min/max = 45.5213/32.8364/58.2061
[11:01:00.372] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.6801 for pixel 14/1 mean/min/max = 45.0837/33.1799/56.9875
[11:01:00.372] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.1069 for pixel 17/79 mean/min/max = 43.9282/33.3106/54.5458
[11:01:00.373] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.923 for pixel 51/79 mean/min/max = 43.5402/31.6725/55.4079
[11:01:00.373] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.3087 for pixel 4/17 mean/min/max = 47.0313/34.7507/59.3119
[11:01:00.373] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.0909 for pixel 51/77 mean/min/max = 43.347/32.1006/54.5933
[11:01:00.374] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.4118 for pixel 51/79 mean/min/max = 47.2642/33.9954/60.533
[11:01:00.374] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 66.1026 for pixel 0/39 mean/min/max = 48.5939/31.0667/66.121
[11:01:00.374] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.8059 for pixel 0/1 mean/min/max = 46.3803/31.8977/60.8628
[11:01:00.375] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.128 for pixel 24/13 mean/min/max = 45.2209/32.1135/58.3282
[11:01:00.375] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.0511 for pixel 36/2 mean/min/max = 44.3776/33.5229/55.2323
[11:01:00.375] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:01:00.508] <TB0>     INFO: Expecting 411648 events.
[11:01:08.414] <TB0>     INFO: 411648 events read in total (7190ms).
[11:01:08.423] <TB0>     INFO: Expecting 411648 events.
[11:01:16.207] <TB0>     INFO: 411648 events read in total (7140ms).
[11:01:16.220] <TB0>     INFO: Expecting 411648 events.
[11:01:24.057] <TB0>     INFO: 411648 events read in total (7184ms).
[11:01:24.069] <TB0>     INFO: Expecting 411648 events.
[11:01:31.598] <TB0>     INFO: 411648 events read in total (6870ms).
[11:01:31.612] <TB0>     INFO: Expecting 411648 events.
[11:01:39.247] <TB0>     INFO: 411648 events read in total (6976ms).
[11:01:39.265] <TB0>     INFO: Expecting 411648 events.
[11:01:46.818] <TB0>     INFO: 411648 events read in total (6904ms).
[11:01:46.837] <TB0>     INFO: Expecting 411648 events.
[11:01:54.485] <TB0>     INFO: 411648 events read in total (6996ms).
[11:01:54.507] <TB0>     INFO: Expecting 411648 events.
[11:02:02.099] <TB0>     INFO: 411648 events read in total (6947ms).
[11:02:02.123] <TB0>     INFO: Expecting 411648 events.
[11:02:09.654] <TB0>     INFO: 411648 events read in total (6883ms).
[11:02:09.681] <TB0>     INFO: Expecting 411648 events.
[11:02:17.303] <TB0>     INFO: 411648 events read in total (6970ms).
[11:02:17.334] <TB0>     INFO: Expecting 411648 events.
[11:02:24.930] <TB0>     INFO: 411648 events read in total (6958ms).
[11:02:24.962] <TB0>     INFO: Expecting 411648 events.
[11:02:32.494] <TB0>     INFO: 411648 events read in total (6893ms).
[11:02:32.529] <TB0>     INFO: Expecting 411648 events.
[11:02:40.130] <TB0>     INFO: 411648 events read in total (6958ms).
[11:02:40.168] <TB0>     INFO: Expecting 411648 events.
[11:02:47.717] <TB0>     INFO: 411648 events read in total (6911ms).
[11:02:47.754] <TB0>     INFO: Expecting 411648 events.
[11:02:55.356] <TB0>     INFO: 411648 events read in total (6964ms).
[11:02:55.399] <TB0>     INFO: Expecting 411648 events.
[11:03:03.007] <TB0>     INFO: 411648 events read in total (6983ms).
[11:03:03.051] <TB0>     INFO: Test took 122676ms.
[11:03:03.559] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0037 < 35 for itrim = 113; old thr = 33.5441 ... break
[11:03:03.585] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.019 < 35 for itrim = 95; old thr = 34.4016 ... break
[11:03:03.629] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0126 < 35 for itrim = 117; old thr = 33.2403 ... break
[11:03:03.670] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1575 < 35 for itrim = 102; old thr = 34.3956 ... break
[11:03:03.722] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1139 < 35 for itrim = 103; old thr = 33.8958 ... break
[11:03:03.754] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1631 < 35 for itrim = 103; old thr = 34.4241 ... break
[11:03:03.798] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.193 < 35 for itrim = 111; old thr = 34.2052 ... break
[11:03:03.839] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2078 < 35 for itrim = 103; old thr = 34.2358 ... break
[11:03:03.866] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1965 < 35 for itrim = 84; old thr = 34.4507 ... break
[11:03:03.908] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3254 < 35 for itrim = 118; old thr = 34.4246 ... break
[11:03:03.950] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1226 < 35 for itrim = 98; old thr = 34.8343 ... break
[11:03:03.975] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0345 < 35 for itrim = 100; old thr = 34.7443 ... break
[11:03:04.001] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5065 < 35 for itrim+1 = 125; old thr = 34.6404 ... break
[11:03:04.026] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4469 < 35 for itrim+1 = 101; old thr = 34.7925 ... break
[11:03:04.064] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2616 < 35 for itrim = 111; old thr = 34.7285 ... break
[11:03:04.115] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1535 < 35 for itrim = 105; old thr = 33.6148 ... break
[11:03:04.193] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:03:04.204] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:03:04.204] <TB0>     INFO:     run 1 of 1
[11:03:04.204] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:03:04.547] <TB0>     INFO: Expecting 5025280 events.
[11:03:40.072] <TB0>     INFO: 872176 events read in total (34810ms).
[11:04:15.286] <TB0>     INFO: 1742304 events read in total (70024ms).
[11:04:50.543] <TB0>     INFO: 2611696 events read in total (105281ms).
[11:05:25.650] <TB0>     INFO: 3471024 events read in total (140388ms).
[11:06:00.898] <TB0>     INFO: 4326720 events read in total (175636ms).
[11:06:29.562] <TB0>     INFO: 5025280 events read in total (204300ms).
[11:06:29.650] <TB0>     INFO: Test took 205447ms.
[11:06:29.842] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:30.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:31.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:33.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:34.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:36.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:38.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:39.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:41.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:42.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:44.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:45.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:47.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:49.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:50.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:52.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:53.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:55.435] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299335680
[11:06:55.437] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.012906 .. 54.560555
[11:06:55.515] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 64 (-1/-1) hits flags = 528 (plus default)
[11:06:55.526] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:06:55.526] <TB0>     INFO:     run 1 of 1
[11:06:55.526] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:55.876] <TB0>     INFO: Expecting 1963520 events.
[11:07:36.464] <TB0>     INFO: 1082696 events read in total (39868ms).
[11:08:08.375] <TB0>     INFO: 1963520 events read in total (71779ms).
[11:08:08.402] <TB0>     INFO: Test took 72877ms.
[11:08:08.450] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:08.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:09.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:10.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:08:11.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:08:12.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:08:13.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:08:14.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:08:15.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:08:16.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:08:18.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:08:19.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:08:20.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:08:21.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:08:22.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:08:23.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:08:24.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:08:25.471] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296083456
[11:08:25.554] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.321138 .. 46.817654
[11:08:25.631] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 56 (-1/-1) hits flags = 528 (plus default)
[11:08:25.642] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:08:25.642] <TB0>     INFO:     run 1 of 1
[11:08:25.642] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:08:25.991] <TB0>     INFO: Expecting 1664000 events.
[11:09:06.131] <TB0>     INFO: 1138800 events read in total (39424ms).
[11:09:24.422] <TB0>     INFO: 1664000 events read in total (57715ms).
[11:09:24.440] <TB0>     INFO: Test took 58798ms.
[11:09:24.475] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:24.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:25.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:26.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:27.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:28.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:29.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:30.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:31.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:32.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:33.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:34.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:35.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:36.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:37.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:38.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:39.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:40.209] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337182720
[11:09:40.296] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.972156 .. 43.332409
[11:09:40.370] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:09:40.381] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:09:40.381] <TB0>     INFO:     run 1 of 1
[11:09:40.381] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:40.725] <TB0>     INFO: Expecting 1431040 events.
[11:10:21.778] <TB0>     INFO: 1139672 events read in total (40338ms).
[11:10:32.137] <TB0>     INFO: 1431040 events read in total (50697ms).
[11:10:32.154] <TB0>     INFO: Test took 51773ms.
[11:10:32.187] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:32.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:33.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:34.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:35.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:36.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:37.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:38.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:38.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:39.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:10:40.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:10:41.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:10:42.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:10:43.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:10:44.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:10:45.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:10:46.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:10:47.577] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339722240
[11:10:47.658] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.572293 .. 43.251739
[11:10:47.733] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:10:47.744] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:10:47.744] <TB0>     INFO:     run 1 of 1
[11:10:47.744] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:10:48.089] <TB0>     INFO: Expecting 1364480 events.
[11:11:30.134] <TB0>     INFO: 1121976 events read in total (41330ms).
[11:11:38.991] <TB0>     INFO: 1364480 events read in total (50187ms).
[11:11:39.011] <TB0>     INFO: Test took 51268ms.
[11:11:39.046] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:11:39.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:11:40.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:11:41.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:11:41.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:11:42.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:11:43.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:11:44.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:11:45.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:11:46.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:11:47.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:11:48.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:11:49.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:11:50.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:11:51.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:11:52.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:11:53.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:11:54.294] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350494720
[11:11:54.376] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:11:54.376] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:11:54.387] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:11:54.387] <TB0>     INFO:     run 1 of 1
[11:11:54.387] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:11:54.730] <TB0>     INFO: Expecting 1364480 events.
[11:12:35.978] <TB0>     INFO: 1075728 events read in total (40533ms).
[11:12:46.700] <TB0>     INFO: 1364480 events read in total (51255ms).
[11:12:46.724] <TB0>     INFO: Test took 52337ms.
[11:12:46.766] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:46.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:12:47.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:12:48.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:12:49.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:12:50.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:12:51.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:12:52.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:12:53.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:12:54.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:12:55.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:12:56.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:12:57.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:12:58.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:12:59.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:13:00.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:13:01.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:13:02.490] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357765120
[11:13:02.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C0.dat
[11:13:02.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C1.dat
[11:13:02.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C2.dat
[11:13:02.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C3.dat
[11:13:02.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C4.dat
[11:13:02.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C5.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C6.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C7.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C8.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C9.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C10.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C11.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C12.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C13.dat
[11:13:02.528] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C14.dat
[11:13:02.529] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C15.dat
[11:13:02.529] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C0.dat
[11:13:02.537] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C1.dat
[11:13:02.544] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C2.dat
[11:13:02.551] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C3.dat
[11:13:02.558] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C4.dat
[11:13:02.565] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C5.dat
[11:13:02.572] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C6.dat
[11:13:02.579] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C7.dat
[11:13:02.586] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C8.dat
[11:13:02.593] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C9.dat
[11:13:02.600] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C10.dat
[11:13:02.607] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C11.dat
[11:13:02.614] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C12.dat
[11:13:02.621] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C13.dat
[11:13:02.627] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C14.dat
[11:13:02.634] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C15.dat
[11:13:02.641] <TB0>     INFO: PixTestTrim::trimTest() done
[11:13:02.641] <TB0>     INFO: vtrim:     113  95 117 102 103 103 111 103  84 118  98 100 125 101 111 105 
[11:13:02.641] <TB0>     INFO: vthrcomp:   93 103  96  97  92 103  92  94  98 106  87 105 101  94 102  90 
[11:13:02.641] <TB0>     INFO: vcal mean:  34.97  34.94  34.96  34.97  35.01  35.01  34.97  34.98  34.96  35.02  34.93  35.01  34.96  34.99  35.06  35.02 
[11:13:02.641] <TB0>     INFO: vcal RMS:    0.98   0.85   0.83   0.80   0.77   0.86   0.78   0.75   0.79   0.79   0.74   0.86   0.91   0.87   0.87   0.75 
[11:13:02.641] <TB0>     INFO: bits mean:   9.75   9.61   9.95   9.53   9.43   9.21   9.33   9.61   9.37   8.28  10.00   8.56   8.95   9.05   9.82   9.75 
[11:13:02.641] <TB0>     INFO: bits RMS:    2.48   2.62   2.58   2.80   2.57   2.80   2.63   2.62   3.05   2.71   2.59   2.66   2.82   2.88   2.60   2.47 
[11:13:02.655] <TB0>     INFO:    ----------------------------------------------------------------------
[11:13:02.655] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:13:02.655] <TB0>     INFO:    ----------------------------------------------------------------------
[11:13:02.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:13:02.657] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:13:02.667] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:13:02.667] <TB0>     INFO:     run 1 of 1
[11:13:02.668] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:13:03.017] <TB0>     INFO: Expecting 4160000 events.
[11:13:48.394] <TB0>     INFO: 1137290 events read in total (44663ms).
[11:14:33.749] <TB0>     INFO: 2263330 events read in total (90018ms).
[11:15:19.013] <TB0>     INFO: 3377990 events read in total (135282ms).
[11:15:50.181] <TB0>     INFO: 4160000 events read in total (166450ms).
[11:15:50.251] <TB0>     INFO: Test took 167584ms.
[11:15:50.376] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:15:50.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:15:52.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:15:54.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:15:56.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:15:58.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:16:00.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:16:01.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:16:03.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:16:05.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:16:07.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:16:09.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:16:11.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:16:13.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:16:15.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:16:17.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:16:18.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:16:20.796] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407838720
[11:16:20.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:16:20.870] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:16:20.870] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[11:16:20.881] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:16:20.881] <TB0>     INFO:     run 1 of 1
[11:16:20.881] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:16:21.223] <TB0>     INFO: Expecting 3827200 events.
[11:17:06.379] <TB0>     INFO: 1139635 events read in total (44441ms).
[11:17:51.907] <TB0>     INFO: 2265710 events read in total (89969ms).
[11:18:37.029] <TB0>     INFO: 3380860 events read in total (135091ms).
[11:18:55.004] <TB0>     INFO: 3827200 events read in total (153066ms).
[11:18:55.058] <TB0>     INFO: Test took 154177ms.
[11:18:55.175] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:55.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:18:57.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:18:59.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:19:01.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:19:03.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:19:05.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:19:06.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:19:08.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:19:10.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:19:12.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:19:14.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:19:16.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:19:18.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:19:19.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:19:21.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:19:23.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:19:25.593] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407879680
[11:19:25.594] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:19:25.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:19:25.667] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[11:19:25.677] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:19:25.677] <TB0>     INFO:     run 1 of 1
[11:19:25.677] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:19:26.020] <TB0>     INFO: Expecting 3536000 events.
[11:20:12.917] <TB0>     INFO: 1188020 events read in total (46182ms).
[11:20:59.613] <TB0>     INFO: 2356900 events read in total (92878ms).
[11:21:46.690] <TB0>     INFO: 3520510 events read in total (139955ms).
[11:21:47.651] <TB0>     INFO: 3536000 events read in total (140916ms).
[11:21:47.694] <TB0>     INFO: Test took 142018ms.
[11:21:47.791] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:47.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:21:49.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:21:51.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:21:53.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:21:55.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:21:56.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:21:58.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:22:00.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:22:02.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:22:03.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:22:05.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:22:07.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:22:09.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:22:11.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:22:12.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:22:14.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:22:16.462] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407879680
[11:22:16.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:22:16.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:22:16.537] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[11:22:16.548] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:22:16.548] <TB0>     INFO:     run 1 of 1
[11:22:16.548] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:22:16.891] <TB0>     INFO: Expecting 3556800 events.
[11:23:03.792] <TB0>     INFO: 1183550 events read in total (46186ms).
[11:23:49.784] <TB0>     INFO: 2348595 events read in total (92178ms).
[11:24:35.696] <TB0>     INFO: 3507115 events read in total (138090ms).
[11:24:38.052] <TB0>     INFO: 3556800 events read in total (140446ms).
[11:24:38.093] <TB0>     INFO: Test took 141545ms.
[11:24:38.188] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:24:38.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:24:40.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:24:41.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:24:43.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:24:45.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:24:47.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:24:48.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:24:50.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:24:52.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:24:54.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:24:55.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:24:57.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:24:59.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:25:01.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:25:03.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:25:04.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:25:06.729] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407879680
[11:25:06.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:25:06.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:25:06.803] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[11:25:06.814] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:25:06.814] <TB0>     INFO:     run 1 of 1
[11:25:06.814] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:25:07.157] <TB0>     INFO: Expecting 3556800 events.
[11:25:54.539] <TB0>     INFO: 1183170 events read in total (46667ms).
[11:26:41.119] <TB0>     INFO: 2348320 events read in total (93247ms).
[11:27:27.556] <TB0>     INFO: 3506330 events read in total (139685ms).
[11:27:29.911] <TB0>     INFO: 3556800 events read in total (142039ms).
[11:27:29.961] <TB0>     INFO: Test took 143148ms.
[11:27:30.060] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:27:30.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:27:31.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:27:33.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:27:35.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:27:37.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:27:38.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:27:40.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:27:42.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:27:44.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:27:45.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:27:47.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:27:49.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:27:50.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:27:52.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:27:54.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:27:56.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:27:57.810] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354013184
[11:27:57.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.52361, thr difference RMS: 1.42467
[11:27:57.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.3338, thr difference RMS: 1.21308
[11:27:57.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.15564, thr difference RMS: 1.49768
[11:27:57.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.76654, thr difference RMS: 1.53093
[11:27:57.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.331, thr difference RMS: 1.30493
[11:27:57.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.83476, thr difference RMS: 1.65721
[11:27:57.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.19714, thr difference RMS: 1.3083
[11:27:57.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.17609, thr difference RMS: 1.33672
[11:27:57.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.00393, thr difference RMS: 1.65508
[11:27:57.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.16975, thr difference RMS: 1.42271
[11:27:57.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.63051, thr difference RMS: 1.26738
[11:27:57.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.8216, thr difference RMS: 1.19075
[11:27:57.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.8108, thr difference RMS: 1.30977
[11:27:57.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.62716, thr difference RMS: 1.74866
[11:27:57.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.58646, thr difference RMS: 1.53801
[11:27:57.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.65594, thr difference RMS: 1.29616
[11:27:57.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.49244, thr difference RMS: 1.43099
[11:27:57.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.4269, thr difference RMS: 1.17848
[11:27:57.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.13475, thr difference RMS: 1.49193
[11:27:57.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.66728, thr difference RMS: 1.53293
[11:27:57.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.32522, thr difference RMS: 1.31346
[11:27:57.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.84949, thr difference RMS: 1.64657
[11:27:57.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.15713, thr difference RMS: 1.30066
[11:27:57.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.11262, thr difference RMS: 1.33529
[11:27:57.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.93308, thr difference RMS: 1.65472
[11:27:57.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.98195, thr difference RMS: 1.40979
[11:27:57.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.54677, thr difference RMS: 1.26495
[11:27:57.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.8962, thr difference RMS: 1.19155
[11:27:57.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.7494, thr difference RMS: 1.30333
[11:27:57.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.62151, thr difference RMS: 1.74014
[11:27:57.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.5442, thr difference RMS: 1.54843
[11:27:57.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.7063, thr difference RMS: 1.2796
[11:27:57.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.59079, thr difference RMS: 1.43157
[11:27:57.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.6477, thr difference RMS: 1.1944
[11:27:57.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.18128, thr difference RMS: 1.4929
[11:27:57.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.61405, thr difference RMS: 1.55118
[11:27:57.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.47261, thr difference RMS: 1.33186
[11:27:57.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.90558, thr difference RMS: 1.63572
[11:27:57.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.18914, thr difference RMS: 1.28608
[11:27:57.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.15191, thr difference RMS: 1.3281
[11:27:57.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.99722, thr difference RMS: 1.6323
[11:27:57.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.90876, thr difference RMS: 1.42233
[11:27:57.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.59712, thr difference RMS: 1.25443
[11:27:57.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.147, thr difference RMS: 1.18141
[11:27:57.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.8275, thr difference RMS: 1.30785
[11:27:57.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.63844, thr difference RMS: 1.76203
[11:27:57.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.59823, thr difference RMS: 1.55175
[11:27:57.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.82186, thr difference RMS: 1.29524
[11:27:57.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.6335, thr difference RMS: 1.40381
[11:27:57.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.8283, thr difference RMS: 1.18922
[11:27:57.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.15303, thr difference RMS: 1.48198
[11:27:57.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.64003, thr difference RMS: 1.51394
[11:27:57.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.55427, thr difference RMS: 1.32191
[11:27:57.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.95935, thr difference RMS: 1.63602
[11:27:57.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.19885, thr difference RMS: 1.28549
[11:27:57.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.15984, thr difference RMS: 1.33316
[11:27:57.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.95722, thr difference RMS: 1.6488
[11:27:57.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.8188, thr difference RMS: 1.38785
[11:27:57.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.67864, thr difference RMS: 1.2441
[11:27:57.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.2688, thr difference RMS: 1.14451
[11:27:57.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.9025, thr difference RMS: 1.30131
[11:27:57.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.66593, thr difference RMS: 1.75214
[11:27:57.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.66963, thr difference RMS: 1.55702
[11:27:57.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.91201, thr difference RMS: 1.28543
[11:27:57.938] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[11:27:57.942] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2032 seconds
[11:27:57.942] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:27:58.664] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:27:58.664] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:27:58.667] <TB0>     INFO: ######################################################################
[11:27:58.667] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[11:27:58.667] <TB0>     INFO: ######################################################################
[11:27:58.667] <TB0>     INFO:    ----------------------------------------------------------------------
[11:27:58.667] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:27:58.667] <TB0>     INFO:    ----------------------------------------------------------------------
[11:27:58.667] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:27:58.677] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:27:58.677] <TB0>     INFO:     run 1 of 1
[11:27:58.678] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:27:59.030] <TB0>     INFO: Expecting 59072000 events.
[11:28:27.823] <TB0>     INFO: 1072600 events read in total (28078ms).
[11:28:56.279] <TB0>     INFO: 2141200 events read in total (56534ms).
[11:29:24.742] <TB0>     INFO: 3210200 events read in total (84997ms).
[11:29:53.295] <TB0>     INFO: 4282200 events read in total (113550ms).
[11:30:21.768] <TB0>     INFO: 5350400 events read in total (142023ms).
[11:30:50.028] <TB0>     INFO: 6419200 events read in total (170283ms).
[11:31:18.491] <TB0>     INFO: 7491400 events read in total (198746ms).
[11:31:46.923] <TB0>     INFO: 8560000 events read in total (227178ms).
[11:32:15.427] <TB0>     INFO: 9628800 events read in total (255682ms).
[11:32:43.842] <TB0>     INFO: 10700600 events read in total (284097ms).
[11:33:12.268] <TB0>     INFO: 11769200 events read in total (312523ms).
[11:33:40.686] <TB0>     INFO: 12839600 events read in total (340941ms).
[11:34:09.128] <TB0>     INFO: 13910600 events read in total (369383ms).
[11:34:37.652] <TB0>     INFO: 14979000 events read in total (397907ms).
[11:35:06.118] <TB0>     INFO: 16049000 events read in total (426373ms).
[11:35:34.614] <TB0>     INFO: 17120000 events read in total (454869ms).
[11:36:02.997] <TB0>     INFO: 18188800 events read in total (483252ms).
[11:36:31.408] <TB0>     INFO: 19259600 events read in total (511663ms).
[11:36:59.951] <TB0>     INFO: 20329400 events read in total (540206ms).
[11:37:28.315] <TB0>     INFO: 21397800 events read in total (568570ms).
[11:37:56.740] <TB0>     INFO: 22468600 events read in total (596995ms).
[11:38:25.317] <TB0>     INFO: 23538800 events read in total (625572ms).
[11:38:53.705] <TB0>     INFO: 24607600 events read in total (653960ms).
[11:39:22.151] <TB0>     INFO: 25679000 events read in total (682406ms).
[11:39:50.595] <TB0>     INFO: 26748800 events read in total (710850ms).
[11:40:19.059] <TB0>     INFO: 27817200 events read in total (739314ms).
[11:40:47.532] <TB0>     INFO: 28890000 events read in total (767787ms).
[11:41:16.057] <TB0>     INFO: 29958400 events read in total (796312ms).
[11:41:44.577] <TB0>     INFO: 31026800 events read in total (824832ms).
[11:42:13.070] <TB0>     INFO: 32098600 events read in total (853325ms).
[11:42:41.507] <TB0>     INFO: 33167200 events read in total (881762ms).
[11:43:09.967] <TB0>     INFO: 34235400 events read in total (910222ms).
[11:43:38.540] <TB0>     INFO: 35307400 events read in total (938795ms).
[11:44:06.995] <TB0>     INFO: 36375800 events read in total (967250ms).
[11:44:35.437] <TB0>     INFO: 37443800 events read in total (995692ms).
[11:45:03.920] <TB0>     INFO: 38513800 events read in total (1024175ms).
[11:45:32.411] <TB0>     INFO: 39584400 events read in total (1052666ms).
[11:46:00.864] <TB0>     INFO: 40652800 events read in total (1081119ms).
[11:46:29.277] <TB0>     INFO: 41723200 events read in total (1109532ms).
[11:46:57.853] <TB0>     INFO: 42793400 events read in total (1138108ms).
[11:47:26.278] <TB0>     INFO: 43861400 events read in total (1166533ms).
[11:47:54.742] <TB0>     INFO: 44929600 events read in total (1194997ms).
[11:48:23.201] <TB0>     INFO: 46001600 events read in total (1223456ms).
[11:48:51.727] <TB0>     INFO: 47070400 events read in total (1251982ms).
[11:49:20.063] <TB0>     INFO: 48138800 events read in total (1280318ms).
[11:49:48.561] <TB0>     INFO: 49210400 events read in total (1308816ms).
[11:50:17.056] <TB0>     INFO: 50278000 events read in total (1337311ms).
[11:50:45.545] <TB0>     INFO: 51346000 events read in total (1365800ms).
[11:51:14.101] <TB0>     INFO: 52416200 events read in total (1394356ms).
[11:51:42.444] <TB0>     INFO: 53485800 events read in total (1422699ms).
[11:52:10.948] <TB0>     INFO: 54553800 events read in total (1451203ms).
[11:52:39.309] <TB0>     INFO: 55622000 events read in total (1479564ms).
[11:53:07.899] <TB0>     INFO: 56694000 events read in total (1508154ms).
[11:53:35.684] <TB0>     INFO: 57762000 events read in total (1535939ms).
[11:54:03.981] <TB0>     INFO: 58830000 events read in total (1564236ms).
[11:54:10.631] <TB0>     INFO: 59072000 events read in total (1570886ms).
[11:54:10.651] <TB0>     INFO: Test took 1571973ms.
[11:54:10.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:10.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:54:10.842] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:12.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:54:12.093] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:13.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:54:13.350] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:14.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:54:14.585] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:15.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:54:15.819] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:17.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:17.032] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:18.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:54:18.266] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:19.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:54:19.495] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:20.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:54:20.722] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:21.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:54:21.972] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:23.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:54:23.214] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:24.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:54:24.459] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:25.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:54:25.718] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:26.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:54:26.984] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:28.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:54:28.236] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:29.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:54:29.424] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:30.622] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497242112
[11:54:30.650] <TB0>     INFO: PixTestScurves::scurves() done 
[11:54:30.650] <TB0>     INFO: Vcal mean:  35.05  35.06  35.03  35.11  35.09  35.06  35.04  35.07  35.07  35.15  35.10  35.10  35.10  35.11  35.18  35.09 
[11:54:30.650] <TB0>     INFO: Vcal RMS:    0.88   0.74   0.68   0.66   0.61   0.73   0.65   0.60   0.67   0.66   0.61   0.73   0.80   0.75   0.74   0.62 
[11:54:30.650] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:54:30.723] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:54:30.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:54:30.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:54:30.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:54:30.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:54:30.723] <TB0>     INFO: ######################################################################
[11:54:30.723] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:54:30.723] <TB0>     INFO: ######################################################################
[11:54:30.726] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:54:31.068] <TB0>     INFO: Expecting 41600 events.
[11:54:35.077] <TB0>     INFO: 41600 events read in total (3287ms).
[11:54:35.078] <TB0>     INFO: Test took 4352ms.
[11:54:35.086] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:35.086] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[11:54:35.086] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:54:35.090] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 75] has eff 0/10
[11:54:35.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 75]
[11:54:35.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[11:54:35.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:54:35.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:54:35.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:54:35.437] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:54:35.780] <TB0>     INFO: Expecting 41600 events.
[11:54:39.844] <TB0>     INFO: 41600 events read in total (3349ms).
[11:54:39.845] <TB0>     INFO: Test took 4408ms.
[11:54:39.853] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:39.853] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[11:54:39.853] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.517
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.256
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.19
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.466
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.858
[11:54:39.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.141
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.729
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.05
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 188
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.934
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.278
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.187
[11:54:39.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.031
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.029
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 174
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.826
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.27
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.565
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 181
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:54:39.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:54:39.953] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:54:40.295] <TB0>     INFO: Expecting 41600 events.
[11:54:44.347] <TB0>     INFO: 41600 events read in total (3338ms).
[11:54:44.348] <TB0>     INFO: Test took 4395ms.
[11:54:44.356] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:44.356] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[11:54:44.356] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:54:44.360] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:54:44.360] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 64minph_roc = 12
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4967
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.2763
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 91
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6499
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 69
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.9491
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 91
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1708
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,42] phvalue 73
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0051
[11:54:44.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 73
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.2511
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 90
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8683
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 87
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8009
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 68
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9575
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1179
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 79
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2783
[11:54:44.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 78
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9307
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 68
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0626
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,50] phvalue 81
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.168
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 72
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.584
[11:54:44.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[11:54:44.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[11:54:44.777] <TB0>     INFO: Expecting 2560 events.
[11:54:45.734] <TB0>     INFO: 2560 events read in total (242ms).
[11:54:45.734] <TB0>     INFO: Test took 1368ms.
[11:54:45.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:45.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 1 1
[11:54:46.242] <TB0>     INFO: Expecting 2560 events.
[11:54:47.201] <TB0>     INFO: 2560 events read in total (244ms).
[11:54:47.201] <TB0>     INFO: Test took 1466ms.
[11:54:47.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:47.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 2 2
[11:54:47.709] <TB0>     INFO: Expecting 2560 events.
[11:54:48.669] <TB0>     INFO: 2560 events read in total (245ms).
[11:54:48.670] <TB0>     INFO: Test took 1468ms.
[11:54:48.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:48.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[11:54:49.177] <TB0>     INFO: Expecting 2560 events.
[11:54:50.133] <TB0>     INFO: 2560 events read in total (242ms).
[11:54:50.134] <TB0>     INFO: Test took 1464ms.
[11:54:50.134] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:50.134] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 42, 4 4
[11:54:50.641] <TB0>     INFO: Expecting 2560 events.
[11:54:51.601] <TB0>     INFO: 2560 events read in total (243ms).
[11:54:51.601] <TB0>     INFO: Test took 1467ms.
[11:54:51.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:51.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[11:54:52.109] <TB0>     INFO: Expecting 2560 events.
[11:54:53.066] <TB0>     INFO: 2560 events read in total (242ms).
[11:54:53.067] <TB0>     INFO: Test took 1465ms.
[11:54:53.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:53.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[11:54:53.575] <TB0>     INFO: Expecting 2560 events.
[11:54:54.534] <TB0>     INFO: 2560 events read in total (244ms).
[11:54:54.535] <TB0>     INFO: Test took 1468ms.
[11:54:54.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:54.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[11:54:55.043] <TB0>     INFO: Expecting 2560 events.
[11:54:56.001] <TB0>     INFO: 2560 events read in total (244ms).
[11:54:56.001] <TB0>     INFO: Test took 1466ms.
[11:54:56.002] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:56.002] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 8 8
[11:54:56.509] <TB0>     INFO: Expecting 2560 events.
[11:54:57.467] <TB0>     INFO: 2560 events read in total (243ms).
[11:54:57.467] <TB0>     INFO: Test took 1465ms.
[11:54:57.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:57.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[11:54:57.975] <TB0>     INFO: Expecting 2560 events.
[11:54:58.933] <TB0>     INFO: 2560 events read in total (243ms).
[11:54:58.933] <TB0>     INFO: Test took 1465ms.
[11:54:58.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:58.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 10 10
[11:54:59.441] <TB0>     INFO: Expecting 2560 events.
[11:55:00.397] <TB0>     INFO: 2560 events read in total (242ms).
[11:55:00.398] <TB0>     INFO: Test took 1465ms.
[11:55:00.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:00.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 11 11
[11:55:00.905] <TB0>     INFO: Expecting 2560 events.
[11:55:01.864] <TB0>     INFO: 2560 events read in total (244ms).
[11:55:01.864] <TB0>     INFO: Test took 1465ms.
[11:55:01.864] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:01.865] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 12 12
[11:55:02.372] <TB0>     INFO: Expecting 2560 events.
[11:55:03.331] <TB0>     INFO: 2560 events read in total (244ms).
[11:55:03.331] <TB0>     INFO: Test took 1466ms.
[11:55:03.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:03.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 50, 13 13
[11:55:03.839] <TB0>     INFO: Expecting 2560 events.
[11:55:04.797] <TB0>     INFO: 2560 events read in total (243ms).
[11:55:04.797] <TB0>     INFO: Test took 1465ms.
[11:55:04.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:04.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 14 14
[11:55:05.304] <TB0>     INFO: Expecting 2560 events.
[11:55:06.264] <TB0>     INFO: 2560 events read in total (245ms).
[11:55:06.265] <TB0>     INFO: Test took 1468ms.
[11:55:06.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:06.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[11:55:06.772] <TB0>     INFO: Expecting 2560 events.
[11:55:07.732] <TB0>     INFO: 2560 events read in total (244ms).
[11:55:07.733] <TB0>     INFO: Test took 1467ms.
[11:55:07.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:07.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[11:55:07.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[11:55:07.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[11:55:07.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[11:55:07.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[11:55:07.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC15
[11:55:07.736] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:55:08.242] <TB0>     INFO: Expecting 655360 events.
[11:55:20.041] <TB0>     INFO: 655360 events read in total (11084ms).
[11:55:20.051] <TB0>     INFO: Expecting 655360 events.
[11:55:31.699] <TB0>     INFO: 655360 events read in total (11080ms).
[11:55:31.716] <TB0>     INFO: Expecting 655360 events.
[11:55:43.355] <TB0>     INFO: 655360 events read in total (11078ms).
[11:55:43.375] <TB0>     INFO: Expecting 655360 events.
[11:55:55.009] <TB0>     INFO: 655360 events read in total (11076ms).
[11:55:55.034] <TB0>     INFO: Expecting 655360 events.
[11:56:06.655] <TB0>     INFO: 655360 events read in total (11072ms).
[11:56:06.683] <TB0>     INFO: Expecting 655360 events.
[11:56:18.322] <TB0>     INFO: 655360 events read in total (11094ms).
[11:56:18.354] <TB0>     INFO: Expecting 655360 events.
[11:56:29.953] <TB0>     INFO: 655360 events read in total (11058ms).
[11:56:29.990] <TB0>     INFO: Expecting 655360 events.
[11:56:41.576] <TB0>     INFO: 655360 events read in total (11050ms).
[11:56:41.616] <TB0>     INFO: Expecting 655360 events.
[11:56:53.302] <TB0>     INFO: 655360 events read in total (11147ms).
[11:56:53.350] <TB0>     INFO: Expecting 655360 events.
[11:57:05.092] <TB0>     INFO: 655360 events read in total (11209ms).
[11:57:05.140] <TB0>     INFO: Expecting 655360 events.
[11:57:16.786] <TB0>     INFO: 655360 events read in total (11116ms).
[11:57:16.841] <TB0>     INFO: Expecting 655360 events.
[11:57:28.524] <TB0>     INFO: 655360 events read in total (11156ms).
[11:57:28.581] <TB0>     INFO: Expecting 655360 events.
[11:57:40.269] <TB0>     INFO: 655360 events read in total (11161ms).
[11:57:40.335] <TB0>     INFO: Expecting 655360 events.
[11:57:52.010] <TB0>     INFO: 655360 events read in total (11148ms).
[11:57:52.081] <TB0>     INFO: Expecting 655360 events.
[11:58:03.784] <TB0>     INFO: 655360 events read in total (11176ms).
[11:58:03.858] <TB0>     INFO: Expecting 655360 events.
[11:58:15.527] <TB0>     INFO: 655360 events read in total (11142ms).
[11:58:15.602] <TB0>     INFO: Test took 187866ms.
[11:58:15.699] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:58:16.004] <TB0>     INFO: Expecting 655360 events.
[11:58:27.789] <TB0>     INFO: 655360 events read in total (11070ms).
[11:58:27.801] <TB0>     INFO: Expecting 655360 events.
[11:58:39.374] <TB0>     INFO: 655360 events read in total (11005ms).
[11:58:39.389] <TB0>     INFO: Expecting 655360 events.
[11:58:51.033] <TB0>     INFO: 655360 events read in total (11070ms).
[11:58:51.053] <TB0>     INFO: Expecting 655360 events.
[11:59:02.680] <TB0>     INFO: 655360 events read in total (11065ms).
[11:59:02.704] <TB0>     INFO: Expecting 655360 events.
[11:59:14.376] <TB0>     INFO: 655360 events read in total (11111ms).
[11:59:14.403] <TB0>     INFO: Expecting 655360 events.
[11:59:25.936] <TB0>     INFO: 655360 events read in total (10978ms).
[11:59:25.968] <TB0>     INFO: Expecting 655360 events.
[11:59:37.575] <TB0>     INFO: 655360 events read in total (11045ms).
[11:59:37.611] <TB0>     INFO: Expecting 655360 events.
[11:59:49.240] <TB0>     INFO: 655360 events read in total (11087ms).
[11:59:49.281] <TB0>     INFO: Expecting 655360 events.
[12:00:00.987] <TB0>     INFO: 655360 events read in total (11168ms).
[12:00:01.032] <TB0>     INFO: Expecting 655360 events.
[12:00:12.702] <TB0>     INFO: 655360 events read in total (11138ms).
[12:00:12.750] <TB0>     INFO: Expecting 655360 events.
[12:00:24.402] <TB0>     INFO: 655360 events read in total (11122ms).
[12:00:24.457] <TB0>     INFO: Expecting 655360 events.
[12:00:36.130] <TB0>     INFO: 655360 events read in total (11146ms).
[12:00:36.188] <TB0>     INFO: Expecting 655360 events.
[12:00:47.886] <TB0>     INFO: 655360 events read in total (11172ms).
[12:00:47.951] <TB0>     INFO: Expecting 655360 events.
[12:00:59.614] <TB0>     INFO: 655360 events read in total (11136ms).
[12:00:59.679] <TB0>     INFO: Expecting 655360 events.
[12:01:11.373] <TB0>     INFO: 655360 events read in total (11167ms).
[12:01:11.445] <TB0>     INFO: Expecting 655360 events.
[12:01:23.091] <TB0>     INFO: 655360 events read in total (11119ms).
[12:01:23.168] <TB0>     INFO: Test took 187469ms.
[12:01:23.342] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.343] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:01:23.343] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.343] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:01:23.343] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.344] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:01:23.344] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.344] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:01:23.344] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:01:23.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:01:23.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:01:23.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:01:23.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:01:23.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.347] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:01:23.347] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.347] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:01:23.347] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:01:23.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:01:23.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:01:23.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:01:23.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:01:23.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:01:23.349] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.356] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:01:23.363] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:01:23.370] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:01:23.376] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.383] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.390] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.397] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.403] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.410] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.417] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.424] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.431] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.437] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.444] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.451] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.458] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.465] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.471] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:01:23.478] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:01:23.507] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C0.dat
[12:01:23.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C1.dat
[12:01:23.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C2.dat
[12:01:23.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C3.dat
[12:01:23.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C4.dat
[12:01:23.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C5.dat
[12:01:23.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C6.dat
[12:01:23.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C7.dat
[12:01:23.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C8.dat
[12:01:23.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C9.dat
[12:01:23.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C10.dat
[12:01:23.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C11.dat
[12:01:23.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C12.dat
[12:01:23.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C13.dat
[12:01:23.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C14.dat
[12:01:23.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C15.dat
[12:01:23.858] <TB0>     INFO: Expecting 41600 events.
[12:01:27.700] <TB0>     INFO: 41600 events read in total (3127ms).
[12:01:27.700] <TB0>     INFO: Test took 4186ms.
[12:01:28.352] <TB0>     INFO: Expecting 41600 events.
[12:01:32.196] <TB0>     INFO: 41600 events read in total (3129ms).
[12:01:32.196] <TB0>     INFO: Test took 4189ms.
[12:01:32.852] <TB0>     INFO: Expecting 41600 events.
[12:01:36.686] <TB0>     INFO: 41600 events read in total (3119ms).
[12:01:36.687] <TB0>     INFO: Test took 4185ms.
[12:01:36.993] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:37.125] <TB0>     INFO: Expecting 2560 events.
[12:01:38.085] <TB0>     INFO: 2560 events read in total (245ms).
[12:01:38.085] <TB0>     INFO: Test took 1092ms.
[12:01:38.087] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:38.593] <TB0>     INFO: Expecting 2560 events.
[12:01:39.549] <TB0>     INFO: 2560 events read in total (241ms).
[12:01:39.549] <TB0>     INFO: Test took 1462ms.
[12:01:39.551] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:40.058] <TB0>     INFO: Expecting 2560 events.
[12:01:41.015] <TB0>     INFO: 2560 events read in total (242ms).
[12:01:41.015] <TB0>     INFO: Test took 1464ms.
[12:01:41.018] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:41.524] <TB0>     INFO: Expecting 2560 events.
[12:01:42.484] <TB0>     INFO: 2560 events read in total (245ms).
[12:01:42.484] <TB0>     INFO: Test took 1466ms.
[12:01:42.486] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:42.993] <TB0>     INFO: Expecting 2560 events.
[12:01:43.952] <TB0>     INFO: 2560 events read in total (244ms).
[12:01:43.953] <TB0>     INFO: Test took 1467ms.
[12:01:43.954] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:44.460] <TB0>     INFO: Expecting 2560 events.
[12:01:45.419] <TB0>     INFO: 2560 events read in total (244ms).
[12:01:45.420] <TB0>     INFO: Test took 1466ms.
[12:01:45.422] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:45.929] <TB0>     INFO: Expecting 2560 events.
[12:01:46.888] <TB0>     INFO: 2560 events read in total (244ms).
[12:01:46.889] <TB0>     INFO: Test took 1467ms.
[12:01:46.890] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:47.398] <TB0>     INFO: Expecting 2560 events.
[12:01:48.357] <TB0>     INFO: 2560 events read in total (244ms).
[12:01:48.357] <TB0>     INFO: Test took 1467ms.
[12:01:48.359] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:48.865] <TB0>     INFO: Expecting 2560 events.
[12:01:49.823] <TB0>     INFO: 2560 events read in total (243ms).
[12:01:49.824] <TB0>     INFO: Test took 1465ms.
[12:01:49.826] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:50.332] <TB0>     INFO: Expecting 2560 events.
[12:01:51.291] <TB0>     INFO: 2560 events read in total (244ms).
[12:01:51.292] <TB0>     INFO: Test took 1466ms.
[12:01:51.294] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:51.801] <TB0>     INFO: Expecting 2560 events.
[12:01:52.761] <TB0>     INFO: 2560 events read in total (246ms).
[12:01:52.761] <TB0>     INFO: Test took 1467ms.
[12:01:52.764] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:53.270] <TB0>     INFO: Expecting 2560 events.
[12:01:54.228] <TB0>     INFO: 2560 events read in total (243ms).
[12:01:54.228] <TB0>     INFO: Test took 1464ms.
[12:01:54.231] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:54.737] <TB0>     INFO: Expecting 2560 events.
[12:01:55.694] <TB0>     INFO: 2560 events read in total (242ms).
[12:01:55.695] <TB0>     INFO: Test took 1464ms.
[12:01:55.697] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:56.203] <TB0>     INFO: Expecting 2560 events.
[12:01:57.162] <TB0>     INFO: 2560 events read in total (244ms).
[12:01:57.162] <TB0>     INFO: Test took 1465ms.
[12:01:57.164] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:57.671] <TB0>     INFO: Expecting 2560 events.
[12:01:58.628] <TB0>     INFO: 2560 events read in total (242ms).
[12:01:58.628] <TB0>     INFO: Test took 1464ms.
[12:01:58.630] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:59.137] <TB0>     INFO: Expecting 2560 events.
[12:02:00.097] <TB0>     INFO: 2560 events read in total (245ms).
[12:02:00.097] <TB0>     INFO: Test took 1468ms.
[12:02:00.098] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:00.606] <TB0>     INFO: Expecting 2560 events.
[12:02:01.565] <TB0>     INFO: 2560 events read in total (244ms).
[12:02:01.565] <TB0>     INFO: Test took 1467ms.
[12:02:01.567] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:02.074] <TB0>     INFO: Expecting 2560 events.
[12:02:03.031] <TB0>     INFO: 2560 events read in total (242ms).
[12:02:03.031] <TB0>     INFO: Test took 1464ms.
[12:02:03.033] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:03.539] <TB0>     INFO: Expecting 2560 events.
[12:02:04.496] <TB0>     INFO: 2560 events read in total (242ms).
[12:02:04.496] <TB0>     INFO: Test took 1463ms.
[12:02:04.499] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:05.005] <TB0>     INFO: Expecting 2560 events.
[12:02:05.962] <TB0>     INFO: 2560 events read in total (243ms).
[12:02:05.962] <TB0>     INFO: Test took 1463ms.
[12:02:05.964] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:06.471] <TB0>     INFO: Expecting 2560 events.
[12:02:07.428] <TB0>     INFO: 2560 events read in total (242ms).
[12:02:07.428] <TB0>     INFO: Test took 1464ms.
[12:02:07.430] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:07.937] <TB0>     INFO: Expecting 2560 events.
[12:02:08.894] <TB0>     INFO: 2560 events read in total (242ms).
[12:02:08.894] <TB0>     INFO: Test took 1464ms.
[12:02:08.896] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:09.402] <TB0>     INFO: Expecting 2560 events.
[12:02:10.361] <TB0>     INFO: 2560 events read in total (244ms).
[12:02:10.362] <TB0>     INFO: Test took 1466ms.
[12:02:10.365] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:10.870] <TB0>     INFO: Expecting 2560 events.
[12:02:11.830] <TB0>     INFO: 2560 events read in total (245ms).
[12:02:11.830] <TB0>     INFO: Test took 1465ms.
[12:02:11.832] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:12.338] <TB0>     INFO: Expecting 2560 events.
[12:02:13.299] <TB0>     INFO: 2560 events read in total (246ms).
[12:02:13.299] <TB0>     INFO: Test took 1467ms.
[12:02:13.302] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:13.808] <TB0>     INFO: Expecting 2560 events.
[12:02:14.767] <TB0>     INFO: 2560 events read in total (244ms).
[12:02:14.768] <TB0>     INFO: Test took 1467ms.
[12:02:14.770] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:15.276] <TB0>     INFO: Expecting 2560 events.
[12:02:16.236] <TB0>     INFO: 2560 events read in total (245ms).
[12:02:16.236] <TB0>     INFO: Test took 1466ms.
[12:02:16.238] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:16.744] <TB0>     INFO: Expecting 2560 events.
[12:02:17.702] <TB0>     INFO: 2560 events read in total (243ms).
[12:02:17.702] <TB0>     INFO: Test took 1464ms.
[12:02:17.704] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:18.211] <TB0>     INFO: Expecting 2560 events.
[12:02:19.168] <TB0>     INFO: 2560 events read in total (242ms).
[12:02:19.168] <TB0>     INFO: Test took 1464ms.
[12:02:19.171] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:19.677] <TB0>     INFO: Expecting 2560 events.
[12:02:20.635] <TB0>     INFO: 2560 events read in total (243ms).
[12:02:20.635] <TB0>     INFO: Test took 1464ms.
[12:02:20.637] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:21.144] <TB0>     INFO: Expecting 2560 events.
[12:02:22.102] <TB0>     INFO: 2560 events read in total (243ms).
[12:02:22.103] <TB0>     INFO: Test took 1466ms.
[12:02:22.105] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:22.612] <TB0>     INFO: Expecting 2560 events.
[12:02:23.572] <TB0>     INFO: 2560 events read in total (245ms).
[12:02:23.573] <TB0>     INFO: Test took 1469ms.
[12:02:24.598] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[12:02:24.598] <TB0>     INFO: PH scale (per ROC):    79  65  79  79  80  78  84  84  80  74  79  75  69  64  76  84
[12:02:24.598] <TB0>     INFO: PH offset (per ROC):  176 166 176 160 173 175 157 159 177 178 169 174 182 174 176 167
[12:02:24.771] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:02:24.774] <TB0>     INFO: ######################################################################
[12:02:24.774] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:02:24.774] <TB0>     INFO: ######################################################################
[12:02:24.774] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:02:24.786] <TB0>     INFO: scanning low vcal = 10
[12:02:25.131] <TB0>     INFO: Expecting 41600 events.
[12:02:28.850] <TB0>     INFO: 41600 events read in total (3004ms).
[12:02:28.851] <TB0>     INFO: Test took 4065ms.
[12:02:28.852] <TB0>     INFO: scanning low vcal = 20
[12:02:29.358] <TB0>     INFO: Expecting 41600 events.
[12:02:33.083] <TB0>     INFO: 41600 events read in total (3010ms).
[12:02:33.083] <TB0>     INFO: Test took 4230ms.
[12:02:33.085] <TB0>     INFO: scanning low vcal = 30
[12:02:33.592] <TB0>     INFO: Expecting 41600 events.
[12:02:37.323] <TB0>     INFO: 41600 events read in total (3016ms).
[12:02:37.324] <TB0>     INFO: Test took 4239ms.
[12:02:37.326] <TB0>     INFO: scanning low vcal = 40
[12:02:37.827] <TB0>     INFO: Expecting 41600 events.
[12:02:42.072] <TB0>     INFO: 41600 events read in total (3530ms).
[12:02:42.072] <TB0>     INFO: Test took 4746ms.
[12:02:42.075] <TB0>     INFO: scanning low vcal = 50
[12:02:42.494] <TB0>     INFO: Expecting 41600 events.
[12:02:46.741] <TB0>     INFO: 41600 events read in total (3532ms).
[12:02:46.742] <TB0>     INFO: Test took 4667ms.
[12:02:46.747] <TB0>     INFO: scanning low vcal = 60
[12:02:47.164] <TB0>     INFO: Expecting 41600 events.
[12:02:51.411] <TB0>     INFO: 41600 events read in total (3532ms).
[12:02:51.411] <TB0>     INFO: Test took 4664ms.
[12:02:51.414] <TB0>     INFO: scanning low vcal = 70
[12:02:51.837] <TB0>     INFO: Expecting 41600 events.
[12:02:56.084] <TB0>     INFO: 41600 events read in total (3532ms).
[12:02:56.085] <TB0>     INFO: Test took 4671ms.
[12:02:56.088] <TB0>     INFO: scanning low vcal = 80
[12:02:56.508] <TB0>     INFO: Expecting 41600 events.
[12:03:00.763] <TB0>     INFO: 41600 events read in total (3540ms).
[12:03:00.764] <TB0>     INFO: Test took 4676ms.
[12:03:00.767] <TB0>     INFO: scanning low vcal = 90
[12:03:01.187] <TB0>     INFO: Expecting 41600 events.
[12:03:05.441] <TB0>     INFO: 41600 events read in total (3539ms).
[12:03:05.442] <TB0>     INFO: Test took 4675ms.
[12:03:05.445] <TB0>     INFO: scanning low vcal = 100
[12:03:05.862] <TB0>     INFO: Expecting 41600 events.
[12:03:10.236] <TB0>     INFO: 41600 events read in total (3659ms).
[12:03:10.237] <TB0>     INFO: Test took 4791ms.
[12:03:10.239] <TB0>     INFO: scanning low vcal = 110
[12:03:10.663] <TB0>     INFO: Expecting 41600 events.
[12:03:14.902] <TB0>     INFO: 41600 events read in total (3524ms).
[12:03:14.902] <TB0>     INFO: Test took 4663ms.
[12:03:14.905] <TB0>     INFO: scanning low vcal = 120
[12:03:15.324] <TB0>     INFO: Expecting 41600 events.
[12:03:19.565] <TB0>     INFO: 41600 events read in total (3526ms).
[12:03:19.565] <TB0>     INFO: Test took 4660ms.
[12:03:19.568] <TB0>     INFO: scanning low vcal = 130
[12:03:19.991] <TB0>     INFO: Expecting 41600 events.
[12:03:24.234] <TB0>     INFO: 41600 events read in total (3529ms).
[12:03:24.235] <TB0>     INFO: Test took 4667ms.
[12:03:24.237] <TB0>     INFO: scanning low vcal = 140
[12:03:24.660] <TB0>     INFO: Expecting 41600 events.
[12:03:28.901] <TB0>     INFO: 41600 events read in total (3526ms).
[12:03:28.901] <TB0>     INFO: Test took 4664ms.
[12:03:28.905] <TB0>     INFO: scanning low vcal = 150
[12:03:29.325] <TB0>     INFO: Expecting 41600 events.
[12:03:33.550] <TB0>     INFO: 41600 events read in total (3510ms).
[12:03:33.551] <TB0>     INFO: Test took 4646ms.
[12:03:33.554] <TB0>     INFO: scanning low vcal = 160
[12:03:33.978] <TB0>     INFO: Expecting 41600 events.
[12:03:38.204] <TB0>     INFO: 41600 events read in total (3511ms).
[12:03:38.205] <TB0>     INFO: Test took 4651ms.
[12:03:38.209] <TB0>     INFO: scanning low vcal = 170
[12:03:38.633] <TB0>     INFO: Expecting 41600 events.
[12:03:42.865] <TB0>     INFO: 41600 events read in total (3518ms).
[12:03:42.866] <TB0>     INFO: Test took 4657ms.
[12:03:42.870] <TB0>     INFO: scanning low vcal = 180
[12:03:43.290] <TB0>     INFO: Expecting 41600 events.
[12:03:47.517] <TB0>     INFO: 41600 events read in total (3512ms).
[12:03:47.518] <TB0>     INFO: Test took 4647ms.
[12:03:47.521] <TB0>     INFO: scanning low vcal = 190
[12:03:47.945] <TB0>     INFO: Expecting 41600 events.
[12:03:52.212] <TB0>     INFO: 41600 events read in total (3552ms).
[12:03:52.213] <TB0>     INFO: Test took 4692ms.
[12:03:52.216] <TB0>     INFO: scanning low vcal = 200
[12:03:52.629] <TB0>     INFO: Expecting 41600 events.
[12:03:56.918] <TB0>     INFO: 41600 events read in total (3574ms).
[12:03:56.920] <TB0>     INFO: Test took 4704ms.
[12:03:56.924] <TB0>     INFO: scanning low vcal = 210
[12:03:57.340] <TB0>     INFO: Expecting 41600 events.
[12:04:01.616] <TB0>     INFO: 41600 events read in total (3561ms).
[12:04:01.617] <TB0>     INFO: Test took 4693ms.
[12:04:01.620] <TB0>     INFO: scanning low vcal = 220
[12:04:02.029] <TB0>     INFO: Expecting 41600 events.
[12:04:06.319] <TB0>     INFO: 41600 events read in total (3574ms).
[12:04:06.320] <TB0>     INFO: Test took 4700ms.
[12:04:06.324] <TB0>     INFO: scanning low vcal = 230
[12:04:06.742] <TB0>     INFO: Expecting 41600 events.
[12:04:10.964] <TB0>     INFO: 41600 events read in total (3507ms).
[12:04:10.965] <TB0>     INFO: Test took 4640ms.
[12:04:10.968] <TB0>     INFO: scanning low vcal = 240
[12:04:11.393] <TB0>     INFO: Expecting 41600 events.
[12:04:15.617] <TB0>     INFO: 41600 events read in total (3509ms).
[12:04:15.618] <TB0>     INFO: Test took 4650ms.
[12:04:15.622] <TB0>     INFO: scanning low vcal = 250
[12:04:16.043] <TB0>     INFO: Expecting 41600 events.
[12:04:20.263] <TB0>     INFO: 41600 events read in total (3505ms).
[12:04:20.264] <TB0>     INFO: Test took 4642ms.
[12:04:20.268] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:04:20.692] <TB0>     INFO: Expecting 41600 events.
[12:04:24.918] <TB0>     INFO: 41600 events read in total (3511ms).
[12:04:24.919] <TB0>     INFO: Test took 4651ms.
[12:04:24.922] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:04:25.346] <TB0>     INFO: Expecting 41600 events.
[12:04:29.594] <TB0>     INFO: 41600 events read in total (3533ms).
[12:04:29.595] <TB0>     INFO: Test took 4672ms.
[12:04:29.599] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:04:30.017] <TB0>     INFO: Expecting 41600 events.
[12:04:34.263] <TB0>     INFO: 41600 events read in total (3531ms).
[12:04:34.263] <TB0>     INFO: Test took 4664ms.
[12:04:34.266] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:04:34.687] <TB0>     INFO: Expecting 41600 events.
[12:04:38.926] <TB0>     INFO: 41600 events read in total (3524ms).
[12:04:38.927] <TB0>     INFO: Test took 4661ms.
[12:04:38.930] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:04:39.348] <TB0>     INFO: Expecting 41600 events.
[12:04:43.585] <TB0>     INFO: 41600 events read in total (3522ms).
[12:04:43.586] <TB0>     INFO: Test took 4656ms.
[12:04:44.126] <TB0>     INFO: PixTestGainPedestal::measure() done 
[12:04:44.129] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:04:44.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:04:44.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:04:44.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:04:44.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:04:44.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:04:44.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:04:44.131] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:04:44.131] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:04:44.131] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:04:44.131] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:04:44.131] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:04:44.132] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:04:44.132] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:04:44.133] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:04:44.133] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:05:23.635] <TB0>     INFO: PixTestGainPedestal::fit() done
[12:05:23.635] <TB0>     INFO: non-linearity mean:  0.960 0.961 0.964 0.957 0.950 0.957 0.962 0.961 0.962 0.954 0.951 0.968 0.957 0.954 0.961 0.958
[12:05:23.635] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.004 0.005 0.008 0.007 0.005 0.005 0.006 0.006 0.006 0.005 0.006 0.007 0.008 0.006
[12:05:23.635] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:05:23.657] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:05:23.679] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:05:23.702] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:05:23.724] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:05:23.746] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:05:23.768] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:05:23.791] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:05:23.813] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:05:23.835] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:05:23.857] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:05:23.879] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:05:23.901] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:05:23.924] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:05:23.946] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:05:23.968] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-30_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:05:23.990] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[12:05:23.990] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:05:23.997] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:05:23.998] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:05:24.000] <TB0>     INFO: ######################################################################
[12:05:24.000] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:05:24.000] <TB0>     INFO: ######################################################################
[12:05:24.003] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:05:24.014] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:05:24.014] <TB0>     INFO:     run 1 of 1
[12:05:24.014] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:05:24.355] <TB0>     INFO: Expecting 3120000 events.
[12:06:13.203] <TB0>     INFO: 1226080 events read in total (48133ms).
[12:06:59.646] <TB0>     INFO: 2448005 events read in total (94577ms).
[12:07:26.363] <TB0>     INFO: 3120000 events read in total (121293ms).
[12:07:26.405] <TB0>     INFO: Test took 122391ms.
[12:07:26.491] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:07:26.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:07:28.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:07:29.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:07:31.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:07:32.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:07:34.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:07:35.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:07:37.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:07:38.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:07:40.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:07:41.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:07:43.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:07:44.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:07:46.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:07:47.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:07:48.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:07:50.446] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355270656
[12:07:50.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:07:50.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2703, RMS = 1.70307
[12:07:50.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:07:50.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:07:50.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9174, RMS = 2.43287
[12:07:50.478] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:07:50.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:07:50.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7134, RMS = 1.27295
[12:07:50.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:07:50.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:07:50.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2734, RMS = 1.49089
[12:07:50.479] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:07:50.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:07:50.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5044, RMS = 1.22893
[12:07:50.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:07:50.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:07:50.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7979, RMS = 2.12291
[12:07:50.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:07:50.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:07:50.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0715, RMS = 1.55039
[12:07:50.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:07:50.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:07:50.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1254, RMS = 2.1822
[12:07:50.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:07:50.483] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:07:50.483] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.732, RMS = 1.46628
[12:07:50.483] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:07:50.483] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:07:50.483] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5909, RMS = 2.47246
[12:07:50.483] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:07:50.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:07:50.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.989, RMS = 1.69522
[12:07:50.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:07:50.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:07:50.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5658, RMS = 1.81023
[12:07:50.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[12:07:50.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:07:50.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1657, RMS = 1.71004
[12:07:50.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:07:50.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:07:50.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3335, RMS = 2.43807
[12:07:50.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:07:50.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:07:50.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9666, RMS = 1.17869
[12:07:50.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:07:50.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:07:50.486] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0721, RMS = 1.59522
[12:07:50.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:07:50.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:07:50.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3485, RMS = 1.39961
[12:07:50.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:07:50.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:07:50.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0342, RMS = 1.41298
[12:07:50.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:07:50.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:07:50.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5888, RMS = 2.06389
[12:07:50.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:07:50.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:07:50.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9497, RMS = 1.34221
[12:07:50.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:07:50.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:07:50.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0031, RMS = 2.03148
[12:07:50.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:07:50.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:07:50.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.5262, RMS = 1.94948
[12:07:50.490] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[12:07:50.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:07:50.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0334, RMS = 1.90743
[12:07:50.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:07:50.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:07:50.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4818, RMS = 1.29338
[12:07:50.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:07:50.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:07:50.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0697, RMS = 1.94062
[12:07:50.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[12:07:50.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:07:50.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6583, RMS = 1.82401
[12:07:50.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:07:50.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:07:50.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7611, RMS = 0.962808
[12:07:50.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:07:50.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:07:50.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1733, RMS = 1.96772
[12:07:50.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:07:50.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:07:50.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4182, RMS = 1.65068
[12:07:50.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:07:50.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:07:50.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9586, RMS = 1.45395
[12:07:50.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:07:50.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:07:50.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5355, RMS = 1.43949
[12:07:50.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:07:50.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:07:50.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.406, RMS = 1.67535
[12:07:50.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:07:50.499] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[12:07:50.499] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    1    1    0    0
[12:07:50.499] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:07:50.598] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:07:50.598] <TB0>     INFO: enter test to run
[12:07:50.598] <TB0>     INFO:   test:  no parameter change
[12:07:50.599] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[12:07:50.599] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459.8mA
[12:07:50.599] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[12:07:50.599] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:07:51.064] <TB0>    QUIET: Connection to board 133 closed.
[12:07:51.065] <TB0>     INFO: pXar: this is the end, my friend
[12:07:51.066] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
