$date
	Mon Oct 20 23:25:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder $end
$var wire 5 ! d_o_addr_rd [4:0] $end
$var wire 5 " d_o_addr_rs [4:0] $end
$var wire 5 # d_o_addr_rt [4:0] $end
$var wire 1 $ d_o_alu_src $end
$var wire 1 % d_o_ce $end
$var wire 6 & d_o_funct [5:0] $end
$var wire 16 ' d_o_imm [15:0] $end
$var wire 26 ( d_o_jump_addr [25:0] $end
$var wire 1 ) d_o_memtoreg $end
$var wire 1 * d_o_memwrite $end
$var wire 6 + d_o_opcode [5:0] $end
$var wire 1 , d_o_reg_wr $end
$var reg 1 - d_i_ce $end
$var reg 32 . d_i_data_rd [31:0] $end
$var reg 32 / d_i_instr [31:0] $end
$scope module dut $end
$var wire 1 0 d_i_ce $end
$var wire 32 1 d_i_instr [31:0] $end
$var wire 6 2 d_i_opcode [5:0] $end
$var wire 6 3 funct [5:0] $end
$var wire 16 4 imm [15:0] $end
$var wire 26 5 jump_address [25:0] $end
$var wire 1 6 op_addi $end
$var wire 1 7 op_addiu $end
$var wire 1 8 op_andi $end
$var wire 1 9 op_beq $end
$var wire 1 : op_bne $end
$var wire 1 ; op_jal $end
$var wire 1 < op_load $end
$var wire 1 = op_ori $end
$var wire 1 > op_rtype $end
$var wire 1 ? op_slti $end
$var wire 1 @ op_sltiu $end
$var wire 1 A op_store $end
$var wire 6 B opcode [5:0] $end
$var wire 5 C rd [4:0] $end
$var wire 5 D rs [4:0] $end
$var wire 5 E rt [4:0] $end
$var reg 5 F d_o_addr_rd [4:0] $end
$var reg 5 G d_o_addr_rs [4:0] $end
$var reg 5 H d_o_addr_rt [4:0] $end
$var reg 1 I d_o_alu_src $end
$var reg 1 J d_o_ce $end
$var reg 6 K d_o_funct [5:0] $end
$var reg 16 L d_o_imm [15:0] $end
$var reg 1 M d_o_jump $end
$var reg 26 N d_o_jump_addr [25:0] $end
$var reg 1 O d_o_memtoreg $end
$var reg 1 P d_o_memwrite $end
$var reg 6 Q d_o_opcode [5:0] $end
$var reg 1 R d_o_reg_wr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0R
b0 Q
0P
0O
b0 N
0M
b0 L
b0 K
0J
0I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
0A
0@
0?
1>
0=
0<
0;
0:
09
08
07
06
b0 5
b0 4
b0 3
b0 2
b0 1
00
b0 /
b0 .
0-
0,
b0 +
0*
0)
b0 (
b0 '
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#10000
1R
1,
1J
1%
1-
10
#20000
b100 L
b100 '
b100 Q
b100 +
b10 H
b10 #
b1 G
b1 "
0R
0,
1J
1%
0>
19
b100 2
b1 D
b10 E
b100 B
b100 3
b100 4
b1000100000000000000100 5
b10000001000100000000000000100 /
b10000001000100000000000000100 1
#30000
1R
1,
1M
b10000000000000000000000 N
b10000000000000000000000 (
1J
1%
b0 L
b0 '
b11 Q
b11 +
b0 H
b0 #
b0 G
b0 "
09
1;
b11 2
b10 D
b0 E
b11 B
b0 3
b0 4
b10000000000000000000000 5
b1100010000000000000000000000 /
b1100010000000000000000000000 1
