#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bd216f6760 .scope module, "MEM" "MEM" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "PCM_i";
    .port_info 3 /INPUT 16 "alu_outM_i";
    .port_info 4 /INPUT 16 "WriteDataM_i";
    .port_info 5 /INPUT 8 "imm8M_i";
    .port_info 6 /INPUT 4 "rsM_i";
    .port_info 7 /INPUT 4 "WriteRegM_i";
    .port_info 8 /INPUT 1 "stall_MEM_WB_i";
    .port_info 9 /INPUT 1 "MemSrc_i";
    .port_info 10 /INPUT 1 "RegWriteM_i";
    .port_info 11 /INPUT 1 "BranchM_i";
    .port_info 12 /INPUT 1 "MemReadM_i";
    .port_info 13 /INPUT 1 "MemWriteM_i";
    .port_info 14 /INPUT 1 "MemToRegM_i";
    .port_info 15 /INPUT 1 "MovM_i";
    .port_info 16 /INPUT 16 "ResultW_i";
    .port_info 17 /OUTPUT 8 "branchAddr_o";
    .port_info 18 /OUTPUT 16 "WBResultM_w";
    .port_info 19 /OUTPUT 16 "WBResultM_o";
    .port_info 20 /OUTPUT 4 "WriteRegM_o";
    .port_info 21 /OUTPUT 1 "RegWriteM_o";
    .port_info 22 /OUTPUT 1 "MemToRegM_o";
    .port_info 23 /OUTPUT 1 "MemReadM_o";
    .port_info 24 /OUTPUT 1 "dm_rd";
    .port_info 25 /OUTPUT 1 "dm_wr";
    .port_info 26 /OUTPUT 8 "MemAddr_o";
    .port_info 27 /OUTPUT 16 "WriteDataM_o";
    .port_info 28 /OUTPUT 1 "PC_src_o";
P_000001bd216f68f0 .param/l "ADDR_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_000001bd216f6928 .param/l "CV_WIDTH" 0 2 5, +C4<00000000000000000000000000001011>;
P_000001bd216f6960 .param/l "DATA_WIDTH" 0 2 1, +C4<00000000000000000000000000010000>;
P_000001bd216f6998 .param/l "IMM8_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_000001bd216f69d0 .param/l "OP_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_000001bd216f6a08 .param/l "REG_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
o000001bd21751fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bd2174c920 .functor AND 1, L_000001bd21743400, o000001bd21751fd8, C4<1>, C4<1>;
o000001bd21752128 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bd2174c450 .functor BUFZ 1, o000001bd21752128, C4<0>, C4<0>, C4<0>;
o000001bd21752038 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bd2174c4c0 .functor BUFZ 1, o000001bd21752038, C4<0>, C4<0>, C4<0>;
o000001bd217525a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001bd2174c680 .functor BUFZ 8, o000001bd217525a8, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bd216f6d90_0 .net "BranchM_i", 0 0, o000001bd21751fd8;  0 drivers
v000001bd216f6c00_0 .net "MemAddr_o", 7 0, L_000001bd2174c680;  1 drivers
v000001bd217a2c50_0 .net "MemReadM_i", 0 0, o000001bd21752038;  0 drivers
v000001bd217a2cf0_0 .var "MemReadM_o", 0 0;
o000001bd21752098 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd217a2d90_0 .net "MemSrc_i", 0 0, o000001bd21752098;  0 drivers
o000001bd217520c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd217a2e30_0 .net "MemToRegM_i", 0 0, o000001bd217520c8;  0 drivers
v000001bd217a2ed0_0 .var "MemToRegM_o", 0 0;
v000001bd217a2f70_0 .net "MemWriteM_i", 0 0, o000001bd21752128;  0 drivers
o000001bd21752158 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd217a3010_0 .net "MovM_i", 0 0, o000001bd21752158;  0 drivers
o000001bd21752188 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bd217a30b0_0 .net "PCM_i", 7 0, o000001bd21752188;  0 drivers
v000001bd217425d0_0 .net "PC_src_o", 0 0, L_000001bd2174c920;  1 drivers
o000001bd217521e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd217423f0_0 .net "RegWriteM_i", 0 0, o000001bd217521e8;  0 drivers
v000001bd21742530_0 .var "RegWriteM_o", 0 0;
o000001bd21752248 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001bd21741a90_0 .net "ResultW_i", 15 0, o000001bd21752248;  0 drivers
v000001bd21742670_0 .var "WBResultM_o", 15 0;
v000001bd21742490_0 .net "WBResultM_w", 15 0, L_000001bd21742a00;  1 drivers
o000001bd217522d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001bd21741810_0 .net "WriteDataM_i", 15 0, o000001bd217522d8;  0 drivers
v000001bd21741950_0 .net "WriteDataM_o", 15 0, L_000001bd21742dc0;  1 drivers
o000001bd21752338 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001bd217422b0_0 .net "WriteRegM_i", 3 0, o000001bd21752338;  0 drivers
v000001bd21742350_0 .var "WriteRegM_o", 3 0;
v000001bd217420d0_0 .net *"_ivl_0", 31 0, L_000001bd217428c0;  1 drivers
v000001bd21741db0_0 .net *"_ivl_21", 0 0, L_000001bd21743cc0;  1 drivers
v000001bd21742710_0 .net *"_ivl_22", 7 0, L_000001bd21743fe0;  1 drivers
L_000001bd217a3478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bd21741d10_0 .net *"_ivl_3", 15 0, L_000001bd217a3478;  1 drivers
L_000001bd217a34c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bd217419f0_0 .net/2u *"_ivl_4", 31 0, L_000001bd217a34c0;  1 drivers
v000001bd21741ef0_0 .net *"_ivl_6", 0 0, L_000001bd21743400;  1 drivers
o000001bd217524b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001bd21741b30_0 .net "alu_outM_i", 15 0, o000001bd217524b8;  0 drivers
v000001bd21741bd0_0 .net "branchAddr_o", 7 0, L_000001bd21742960;  1 drivers
o000001bd21752518 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd21741c70_0 .net "clk", 0 0, o000001bd21752518;  0 drivers
v000001bd217418b0_0 .net "dm_rd", 0 0, L_000001bd2174c4c0;  1 drivers
v000001bd21741e50_0 .net "dm_wr", 0 0, L_000001bd2174c450;  1 drivers
v000001bd21741f90_0 .net "imm8M_i", 7 0, o000001bd217525a8;  0 drivers
o000001bd217525d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001bd21742030_0 .net "rsM_i", 3 0, o000001bd217525d8;  0 drivers
o000001bd21752608 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd21742210_0 .net "rst", 0 0, o000001bd21752608;  0 drivers
v000001bd21742170_0 .net "sign_extended_val", 15 0, L_000001bd21744120;  1 drivers
o000001bd21752668 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd21743f40_0 .net "stall_MEM_WB_i", 0 0, o000001bd21752668;  0 drivers
E_000001bd21739010 .event posedge, v000001bd21741c70_0;
L_000001bd217428c0 .concat [ 16 16 0 0], L_000001bd21742dc0, L_000001bd217a3478;
L_000001bd21743400 .cmp/eq 32, L_000001bd217428c0, L_000001bd217a34c0;
L_000001bd21742960 .arith/sum 8, o000001bd21752188, o000001bd217525a8;
L_000001bd21742dc0 .functor MUXZ 16, o000001bd217522d8, o000001bd21752248, o000001bd21752098, C4<>;
L_000001bd21743cc0 .part o000001bd217525a8, 7, 1;
LS_000001bd21743fe0_0_0 .concat [ 1 1 1 1], L_000001bd21743cc0, L_000001bd21743cc0, L_000001bd21743cc0, L_000001bd21743cc0;
LS_000001bd21743fe0_0_4 .concat [ 1 1 1 1], L_000001bd21743cc0, L_000001bd21743cc0, L_000001bd21743cc0, L_000001bd21743cc0;
L_000001bd21743fe0 .concat [ 4 4 0 0], LS_000001bd21743fe0_0_0, LS_000001bd21743fe0_0_4;
L_000001bd21744120 .concat [ 8 8 0 0], o000001bd217525a8, L_000001bd21743fe0;
L_000001bd21742a00 .functor MUXZ 16, o000001bd217524b8, L_000001bd21744120, o000001bd21752158, C4<>;
    .scope S_000001bd216f6760;
T_0 ;
    %wait E_000001bd21739010;
    %load/vec4 v000001bd21742210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd21742530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd217a2ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bd21742670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd21742350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd217a2cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bd21743f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bd21742530_0;
    %assign/vec4 v000001bd21742530_0, 0;
    %load/vec4 v000001bd217a2ed0_0;
    %assign/vec4 v000001bd217a2ed0_0, 0;
    %load/vec4 v000001bd21742670_0;
    %assign/vec4 v000001bd21742670_0, 0;
    %load/vec4 v000001bd21742350_0;
    %assign/vec4 v000001bd21742350_0, 0;
    %load/vec4 v000001bd217a2cf0_0;
    %assign/vec4 v000001bd217a2cf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001bd217423f0_0;
    %assign/vec4 v000001bd21742530_0, 0;
    %load/vec4 v000001bd217a2e30_0;
    %assign/vec4 v000001bd217a2ed0_0, 0;
    %load/vec4 v000001bd21742490_0;
    %assign/vec4 v000001bd21742670_0, 0;
    %load/vec4 v000001bd217422b0_0;
    %assign/vec4 v000001bd21742350_0, 0;
    %load/vec4 v000001bd217a2c50_0;
    %assign/vec4 v000001bd217a2cf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MEM.v";
