<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FulladderSelec.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FulladderSelec.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FulladderSelec.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="finalFullAdder1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="finalFullAdder1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="finalFullAdder1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="finalFulladder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="finalFulladder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="finalFulladder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="finalFulladder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="finalFulladder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="finalFulladder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="finalFulladder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="finalFulladder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="finalFulladder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="finalFulladder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="finalFulladder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="finalFulladder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="finalFulladder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="finalFulladder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="finalFulladder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="finalFulladder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="finalFulladder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="finalFulladder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="finalFulladder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="finalFulladder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="finalFulladder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="finalFulladder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="finalFulladder_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="finalFulladder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="finalFulladder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="finalFulladder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="finalFulladder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalFulladder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalFulladder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="finalFulladder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="finalFulladder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalFulladder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="finalFulladder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="finalFulladder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="finalFulladder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalFulladder_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="finalfulladder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="finalfulladder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="finalfulladder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/finalFulladder_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/finalFulladder_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testfinaladderrr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testfinalfudllladdd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testfinalfudllladdd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testfinalfudllladdd_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testfinalfull_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testfinalfull_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testtakbit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testtakbit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1730807839" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1730807839">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1730811924" xil_pn:in_ck="684949290843421015" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1730811924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FulladderSelec.v"/>
      <outfile xil_pn:name="finalFulladder.v"/>
      <outfile xil_pn:name="testfinaladderrr.v"/>
      <outfile xil_pn:name="testfinalfudllladdd.v"/>
      <outfile xil_pn:name="testtakbit.v"/>
    </transform>
    <transform xil_pn:end_ts="1730810244" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-932254800017750991" xil_pn:start_ts="1730810244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730810244" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8351014648840387095" xil_pn:start_ts="1730810244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807839" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2236563121140944299" xil_pn:start_ts="1730807839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730811924" xil_pn:in_ck="684949290843421015" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1730811924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FulladderSelec.v"/>
      <outfile xil_pn:name="finalFulladder.v"/>
      <outfile xil_pn:name="testfinaladderrr.v"/>
      <outfile xil_pn:name="testfinalfudllladdd.v"/>
      <outfile xil_pn:name="testtakbit.v"/>
    </transform>
    <transform xil_pn:end_ts="1730811926" xil_pn:in_ck="684949290843421015" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2302546248207694110" xil_pn:start_ts="1730811924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testfinalfudllladdd_beh.prj"/>
      <outfile xil_pn:name="testfinalfudllladdd_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1730811926" xil_pn:in_ck="321795628694424524" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3141480069221625855" xil_pn:start_ts="1730811926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testfinalfudllladdd_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8563525547836611476" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2236563121140944299" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6481428444511885236" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730807508" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9009916830572470197" xil_pn:start_ts="1730807508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730810358" xil_pn:in_ck="-6437886609313899004" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="2808407365217186623" xil_pn:start_ts="1730810352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="finalFullAdder1.prj"/>
      <outfile xil_pn:name="finalFulladder.lso"/>
      <outfile xil_pn:name="finalFulladder.ngc"/>
      <outfile xil_pn:name="finalFulladder.ngr"/>
      <outfile xil_pn:name="finalFulladder.prj"/>
      <outfile xil_pn:name="finalFulladder.stx"/>
      <outfile xil_pn:name="finalFulladder.syr"/>
      <outfile xil_pn:name="finalFulladder.xst"/>
      <outfile xil_pn:name="finalFulladder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1730811198" xil_pn:in_ck="-5127566339944788439" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3379562810336354911" xil_pn:start_ts="1730811197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730811202" xil_pn:in_ck="-2214789126354163252" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-862501509797630071" xil_pn:start_ts="1730811198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="finalFulladder.bld"/>
      <outfile xil_pn:name="finalFulladder.ngd"/>
      <outfile xil_pn:name="finalFulladder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1730811205" xil_pn:in_ck="965986844835418125" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1730811202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="finalFulladder.pcf"/>
      <outfile xil_pn:name="finalFulladder_map.map"/>
      <outfile xil_pn:name="finalFulladder_map.mrp"/>
      <outfile xil_pn:name="finalFulladder_map.ncd"/>
      <outfile xil_pn:name="finalFulladder_map.ngm"/>
      <outfile xil_pn:name="finalFulladder_map.xrpt"/>
      <outfile xil_pn:name="finalFulladder_summary.xml"/>
      <outfile xil_pn:name="finalFulladder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1730811211" xil_pn:in_ck="1926121521641557222" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1730811205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="finalFulladder.ncd"/>
      <outfile xil_pn:name="finalFulladder.pad"/>
      <outfile xil_pn:name="finalFulladder.par"/>
      <outfile xil_pn:name="finalFulladder.ptwx"/>
      <outfile xil_pn:name="finalFulladder.unroutes"/>
      <outfile xil_pn:name="finalFulladder.xpi"/>
      <outfile xil_pn:name="finalFulladder_pad.csv"/>
      <outfile xil_pn:name="finalFulladder_pad.txt"/>
      <outfile xil_pn:name="finalFulladder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1730811214" xil_pn:in_ck="-5127566339944796064" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="4026351017656627060" xil_pn:start_ts="1730811211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="finalFulladder.ut"/>
      <outfile xil_pn:name="finalfulladder.bgn"/>
      <outfile xil_pn:name="finalfulladder.bit"/>
      <outfile xil_pn:name="finalfulladder.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1730812208" xil_pn:in_ck="-7095334082577945014" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1730812208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1730811211" xil_pn:in_ck="5378672343130363529" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1730811208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="finalFulladder.twr"/>
      <outfile xil_pn:name="finalFulladder.twx"/>
    </transform>
    <transform xil_pn:end_ts="1730808326" xil_pn:in_ck="-5127566339944795933" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2879857763565072593" xil_pn:start_ts="1730808324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/finalFulladder_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/finalFulladder_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
