;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV -17, <-20
	MOV -1, <-20
	CMP -1, <-20
	CMP -1, <-20
	SPL <121, 101
	MOV -1, <-20
	SUB 12, 10
	SUB 12, 10
	SUB @121, 103
	SUB @121, 103
	SUB 100, -108
	JMZ -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	DJN @-1, @-20
	MOV -17, <-20
	SUB @121, 143
	SUB @121, 106
	SPL 12, #10
	SUB #12, @200
	SUB #12, @200
	ADD 210, 32
	SPL <121, 106
	SPL <127, #106
	MOV -1, <-20
	ADD 30, 9
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @200
	SUB 1, <-1
	SUB @600, @2
	SPL 0, <402
	SLT 121, 0
	SPL 0, <402
	ADD 30, 9
	SLT 121, 0
	SPL 0, <402
	MOV -17, <-20
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	MOV -17, <-20
	SUB 12, @10
	MOV -1, <-20
	DJN -1, @-20
	JMZ -1, @-20
	JMN 0, <402
	SLT 10, 402
	DJN -1, @-20
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @124, 500
	SUB 0, @2
	SUB 12, @10
	SPL 0, #2
	SUB -4, <-420
	SPL 0, #2
	SUB @121, 106
	JMN -7, @-420
	SUB #1, <-51
	DJN 100, <8
	DJN 100, <8
	ADD 207, <120
	CMP @124, 500
	MOV @7, <80
	SUB @127, 106
	JMP -7, @-20
	SLT 210, 60
	SUB 12, @10
	SUB 12, @10
	CMP #12, @201
	SUB 12, @10
	SLT <20, @12
	JMZ 210, 60
	SUB #72, @201
	ADD 210, 60
	SUB #72, @201
	SUB #72, 201
	CMP @0, @2
	CMP @0, @2
	SUB 1, 901
	SUB 1, 901
	CMP @0, @2
	CMP @889, @2
	CMP @0, @2
	ADD 210, 60
	SUB @127, 106
	SUB @127, 106
	SLT 32, @10
	SLT 32, @10
	CMP -207, <-120
	CMP -207, <-120
	SUB @-1, <-21
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
