
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003372                       # Number of seconds simulated
sim_ticks                                  3372093018                       # Number of ticks simulated
final_tick                               574875016137                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314380                       # Simulator instruction rate (inst/s)
host_op_rate                                   404339                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 246643                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954472                       # Number of bytes of host memory used
host_seconds                                 13671.95                       # Real time elapsed on the host
sim_insts                                  4298195230                       # Number of instructions simulated
sim_ops                                    5528104243                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       157696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               361856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       150144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            150144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1070                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1232                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2827                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1173                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1173                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       569379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40615724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       493462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46765021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       607338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6642759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       493462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11121876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107309021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       569379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       493462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       607338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       493462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2163641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44525462                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44525462                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44525462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       569379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40615724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       493462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46765021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       607338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6642759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       493462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11121876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151834483                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872674                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185859                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416717                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374244                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207855                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5796                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3386605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15976872                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872674                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582099                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908614                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        397024                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669693                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7796326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4505360     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164157      2.11%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298370      3.83%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281239      3.61%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456618      5.86%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          477202      6.12%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114184      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85061      1.09%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414135     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7796326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355241                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975733                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494884                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       385003                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182540                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12885                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721004                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313696                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17882855                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721004                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643399                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         142264                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045227                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       200368                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17399074                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69008                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23114722                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79214986                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79214986                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913015                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8201702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2052                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           542241                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9961                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       227662                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16444865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839339                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18686                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5021232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13768491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7796326                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838753                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2731863     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1438235     18.45%     53.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1273577     16.34%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771836      9.90%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803160     10.30%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472744      6.06%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210697      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55812      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38402      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7796326                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54703     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17795     21.57%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10014     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10862021     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109457      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374085     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492776      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839339                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711401                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82512                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005962                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35576202                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21468152                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921851                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34123                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781704                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143294                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721004                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          86852                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5448                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16446869                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666655                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582235                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109956                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208183                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574271                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278627                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265068                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2759437                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048348                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480810                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678622                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392686                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377048                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217374                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20104797                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.654233                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408727                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371777                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075178                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7075322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607245                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3279110     46.35%     46.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493397     21.11%     67.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833050     11.77%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283429      4.01%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273744      3.87%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115395      1.63%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299205      4.23%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89124      1.26%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408868      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7075322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371777                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931215                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408868                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23113409                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33615515                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 290229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808655                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808655                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.236621                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.236621                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62763575                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548707                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18398816                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2856227                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2321806                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196230                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1169632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1108755                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299900                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8417                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2857853                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15823119                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2856227                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1408655                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3477778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051398                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        671410                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1399479                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7857897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4380119     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304579      3.88%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246357      3.14%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          597680      7.61%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          163094      2.08%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208146      2.65%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151764      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84512      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1721646     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7857897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353207                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.956719                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2990851                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       655027                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3342198                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23235                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        846581                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       486953                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18916665                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9391                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        846581                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3211450                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       196877                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3139662                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329897                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18244317                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2812                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135984                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          243                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25532723                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85155121                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85155121                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15599402                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9933321                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3819                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2183                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           910408                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1706470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       866799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13997                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       274874                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17242436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13667840                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28580                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5992437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18329297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7857897                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2794052     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1670166     21.25%     56.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1092879     13.91%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       809469     10.30%     81.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       696180      8.86%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       361562      4.60%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309805      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58123      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65661      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7857897                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79997     70.75%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16868     14.92%     85.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16196     14.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11389496     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193831      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1511      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1354986      9.91%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728016      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13667840                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.690193                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113062                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008272                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35335219                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23238610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13317331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13780902                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51235                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       679813                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224796                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        846581                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61619                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7620                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17246110                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1706470                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       866799                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2161                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227504                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13449562                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1272622                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218278                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1981031                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1898191                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            708409                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.663200                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13326383                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13317331                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8676051                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24505578                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.646849                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9138450                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11222861                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6023328                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196248                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7011316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.600678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.132319                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2784422     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1918111     27.36%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778932     11.11%     78.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       438292      6.25%     84.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358042      5.11%     89.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144645      2.06%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173724      2.48%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86911      1.24%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328237      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7011316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9138450                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11222861                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1668660                       # Number of memory references committed
system.switch_cpus1.commit.loads              1026657                       # Number of loads committed
system.switch_cpus1.commit.membars               1512                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1612504                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10112204                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228469                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328237                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23929268                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35339581                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 228658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9138450                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11222861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9138450                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884893                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.130079                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130079                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60492879                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18403613                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17450217                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3024                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3049223                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2490174                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       204495                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1265538                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1198022                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          313047                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8966                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3149681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16556352                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3049223                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1511069                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3586870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1063762                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        465577                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1533543                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        79234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8059734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4472864     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          293417      3.64%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          442294      5.49%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          304980      3.78%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          213852      2.65%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          207728      2.58%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          125371      1.56%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          269467      3.34%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1729761     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8059734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377073                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047392                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3240976                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       487847                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3423068                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50441                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        857389                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       510971                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19812922                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        857389                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3424250                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47450                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       176485                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3286590                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       267559                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19215176                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        111434                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26965392                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89420369                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89420369                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16563658                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10401683                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3422                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1650                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           801394                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1758607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       897032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10780                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       264361                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17902081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14287731                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28542                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5985149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18308104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8059734                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772730                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917421                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2886474     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1615006     20.04%     55.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160223     14.40%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       771932      9.58%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       779712      9.67%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       374633      4.65%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       333297      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62968      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75489      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8059734                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77808     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15422     14.10%     85.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16181     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11952624     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       180323      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1645      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1403246      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       749893      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14287731                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766850                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             109411                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36773147                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23890563                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13891830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14397142                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45367                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       682310                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       212525                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        857389                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24412                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4709                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17905377                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64888                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1758607                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       897032                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1650                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123461                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       235799                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14025183                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1312250                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262546                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2044195                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1993770                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            731945                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734383                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13897897                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13891830                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8997127                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25554936                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717892                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352070                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9630297                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11870827                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6034531                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       205943                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7202344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648189                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2758262     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2061998     28.63%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       779335     10.82%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       436962      6.07%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       367124      5.10%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165134      2.29%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       157727      2.19%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107671      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       368131      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7202344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9630297                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11870827                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1760799                       # Number of memory references committed
system.switch_cpus2.commit.loads              1076296                       # Number of loads committed
system.switch_cpus2.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1722271                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10686892                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245550                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       368131                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24739571                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36668744                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9630297                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11870827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9630297                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839699                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839699                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190902                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190902                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62989737                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19325386                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18221173                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3288                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2961395                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2409420                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198891                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1224331                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1160863                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          300933                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8779                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3266815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16170591                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2961395                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1461796                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3392755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1021485                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        484060                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1596036                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        79022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7962911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4570156     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          181512      2.28%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          236221      2.97%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          357369      4.49%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          350275      4.40%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          264652      3.32%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154013      1.93%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          237171      2.98%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1611542     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7962911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366212                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999688                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3376565                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       474515                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3266755                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25997                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        819077                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       501232                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19331553                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        819077                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3555607                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          95036                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       118338                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3109580                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       265271                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18761991                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           79                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114127                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26142373                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87363963                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87363963                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16189574                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9952709                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3944                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2222                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           762977                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1742150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       918482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17731                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       275626                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17434040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14012789                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26540                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5712010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17383442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7962911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898478                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2764436     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1749551     21.97%     56.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1124510     14.12%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       773869      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       725644      9.11%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       385311      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       284262      3.57%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84716      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70612      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7962911                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68428     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14393     14.46%     83.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16695     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11660692     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197781      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1581      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1382427      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       770308      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14012789                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732850                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              99516                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36114543                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23149885                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13614260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14112305                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47777                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       673879                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233860                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        819077                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54510                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9334                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17437798                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1742150                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       918482                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2176                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       234055                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13739579                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1300141                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       273208                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2052181                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1923960                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            752040                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699065                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13617924                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13614260                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8741661                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24558360                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683567                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.355955                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9481469                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11653281                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5784502                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201937                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7143834                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154633                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2749017     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2056095     28.78%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       757747     10.61%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       433148      6.06%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360877      5.05%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       173848      2.43%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179826      2.52%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75664      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       357612      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7143834                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9481469                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11653281                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1752893                       # Number of memory references committed
system.switch_cpus3.commit.loads              1068271                       # Number of loads committed
system.switch_cpus3.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1671505                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10503723                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237792                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       357612                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24224005                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35695170                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 123644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9481469                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11653281                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9481469                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852880                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852880                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172498                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172498                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61820991                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18803991                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17859708                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3164                       # number of misc regfile writes
system.l20.replacements                          1085                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255052                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33853                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534103                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5518.716460                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.906316                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   553.097412                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26679.279813                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168418                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016879                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814187                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3983                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3983                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1475                       # number of Writeback hits
system.l20.Writeback_hits::total                 1475                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3983                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3983                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3983                       # number of overall hits
system.l20.overall_hits::total                   3983                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1070                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1085                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1070                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1085                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1070                       # number of overall misses
system.l20.overall_misses::total                 1085                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2436767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    171282169                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      173718936                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2436767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    171282169                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       173718936                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2436767                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    171282169                       # number of overall miss cycles
system.l20.overall_miss_latency::total      173718936                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5053                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5068                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1475                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1475                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5053                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5068                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5053                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5068                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211755                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.214088                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211755                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.214088                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211755                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.214088                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 162451.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160076.793458                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160109.618433                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 162451.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160076.793458                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160109.618433                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 162451.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160076.793458                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160109.618433                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 306                       # number of writebacks
system.l20.writebacks::total                      306                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1070                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1085                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1070                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1085                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1070                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1085                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2264979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    159082183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    161347162                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2264979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    159082183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    161347162                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2264979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    159082183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    161347162                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211755                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.214088                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211755                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.214088                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211755                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.214088                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150998.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148674.937383                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148707.061751                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150998.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148674.937383                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148707.061751                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150998.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148674.937383                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148707.061751                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1245                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          900558                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34013                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.476876                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6554.348445                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.969074                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   636.272046                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                   71                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25493.410436                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.200023                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.019417                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002167                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.777997                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5478                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5478                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2165                       # number of Writeback hits
system.l21.Writeback_hits::total                 2165                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5478                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5478                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5478                       # number of overall hits
system.l21.overall_hits::total                   5478                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1232                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1245                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1232                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1245                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1232                       # number of overall misses
system.l21.overall_misses::total                 1245                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2261079                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    216669781                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      218930860                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2261079                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    216669781                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       218930860                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2261079                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    216669781                       # number of overall miss cycles
system.l21.overall_miss_latency::total      218930860                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6710                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6723                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2165                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2165                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6710                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6723                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6710                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6723                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.183607                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.185185                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.183607                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.185185                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.183607                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.185185                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 173929.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 175868.328734                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 175848.080321                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 173929.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 175868.328734                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 175848.080321                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 173929.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 175868.328734                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 175848.080321                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 445                       # number of writebacks
system.l21.writebacks::total                      445                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1232                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1245                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1232                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1245                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1232                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1245                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2112230                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    202441656                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    204553886                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2112230                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    202441656                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    204553886                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2112230                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    202441656                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    204553886                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.183607                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.185185                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.183607                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.185185                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.183607                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.185185                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162479.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164319.525974                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164300.310040                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 162479.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164319.525974                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164300.310040                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 162479.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164319.525974                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164300.310040                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           191                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          390021                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32959                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.833520                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9115.182958                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.315925                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    86.485811                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           156.702393                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         23394.312912                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.278173                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000467                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.002639                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004782                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.713938                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3021                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3021                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1039                       # number of Writeback hits
system.l22.Writeback_hits::total                 1039                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3021                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3021                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3021                       # number of overall hits
system.l22.overall_hits::total                   3021                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          175                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  191                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          175                       # number of demand (read+write) misses
system.l22.demand_misses::total                   191                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          175                       # number of overall misses
system.l22.overall_misses::total                  191                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2595863                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     30504294                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       33100157                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2595863                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     30504294                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        33100157                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2595863                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     30504294                       # number of overall miss cycles
system.l22.overall_miss_latency::total       33100157                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3196                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3212                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1039                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1039                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3196                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3212                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3196                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3212                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054756                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.059465                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054756                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.059465                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054756                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.059465                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 162241.437500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 174310.251429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 173299.251309                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 162241.437500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 174310.251429                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 173299.251309                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 162241.437500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 174310.251429                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 173299.251309                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 177                       # number of writebacks
system.l22.writebacks::total                      177                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          175                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             191                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          175                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              191                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          175                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             191                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2413629                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     28507284                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     30920913                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2413629                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     28507284                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     30920913                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2413629                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     28507284                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     30920913                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054756                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.059465                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054756                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.059465                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054756                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.059465                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150851.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 162898.765714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 161889.596859                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150851.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 162898.765714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 161889.596859                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150851.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 162898.765714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 161889.596859                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           306                       # number of replacements
system.l23.tagsinuse                     32767.933826                       # Cycle average of tags in use
system.l23.total_refs                          733714                       # Total number of references to valid blocks.
system.l23.sampled_refs                         33074                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.184012                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13029.822803                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966448                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   155.202093                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    5                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         19564.942483                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397639                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.004736                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000153                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.597075                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4648                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4648                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2662                       # number of Writeback hits
system.l23.Writeback_hits::total                 2662                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4648                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4648                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4648                       # number of overall hits
system.l23.overall_hits::total                   4648                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          293                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          293                       # number of demand (read+write) misses
system.l23.demand_misses::total                   306                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          293                       # number of overall misses
system.l23.overall_misses::total                  306                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1843918                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     44715783                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       46559701                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1843918                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     44715783                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        46559701                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1843918                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     44715783                       # number of overall miss cycles
system.l23.overall_miss_latency::total       46559701                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4941                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4954                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2662                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2662                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4941                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4954                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4941                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4954                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.059300                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.061768                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.059300                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.061768                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.059300                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.061768                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 141839.846154                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152613.593857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152155.885621                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 141839.846154                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152613.593857                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152155.885621                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 141839.846154                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152613.593857                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152155.885621                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 245                       # number of writebacks
system.l23.writebacks::total                      245                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          293                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1696167                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     41368121                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     43064288                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1696167                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     41368121                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     43064288                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1696167                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     41368121                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     43064288                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.059300                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.061768                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.059300                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.061768                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.059300                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.061768                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 130474.384615                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141188.126280                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140732.967320                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 130474.384615                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141188.126280                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140732.967320                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 130474.384615                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141188.126280                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140732.967320                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.906265                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701789                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848158.282288                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.906265                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023888                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868440                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669675                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669675                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669675                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669675                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3126515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3126515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3126515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3126515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3126515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3126515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669693                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 173695.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 173695.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 173695.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 173695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 173695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 173695.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2452044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2452044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2452044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2452044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2452044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2452044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163469.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163469.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5053                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936298                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5309                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42180.504426                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.913689                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.086311                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067942                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504882                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504882                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504882                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504882                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14647                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14647                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14647                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14647                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14647                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1180713622                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1180713622                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1180713622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1180713622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1180713622                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1180713622                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519529                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519529                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519529                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007033                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007033                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80611.293917                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80611.293917                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80611.293917                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80611.293917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80611.293917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80611.293917                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1475                       # number of writebacks
system.cpu0.dcache.writebacks::total             1475                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9594                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9594                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9594                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9594                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5053                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5053                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5053                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5053                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    199311116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    199311116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    199311116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    199311116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    199311116                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    199311116                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39444.115575                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39444.115575                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39444.115575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39444.115575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39444.115575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39444.115575                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969026                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088372874                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194300.149194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969026                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1399460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1399460                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1399460                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1399460                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1399460                       # number of overall hits
system.cpu1.icache.overall_hits::total        1399460                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2908557                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2908557                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2908557                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2908557                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2908557                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2908557                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1399479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1399479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1399479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1399479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1399479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1399479                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153081.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153081.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153081.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153081.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153081.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153081.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2285749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2285749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2285749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2285749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2285749                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2285749                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175826.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175826.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6710                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809936                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6966                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25525.399943                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.186949                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.813051                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867918                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132082                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966697                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966697                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2063                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2063                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1512                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1605677                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1605677                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1605677                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1605677                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14344                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14344                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14344                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14344                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14344                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    808664832                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    808664832                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    808664832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    808664832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    808664832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    808664832                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1620021                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1620021                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1620021                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1620021                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014621                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014621                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008854                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008854                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56376.522030                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56376.522030                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56376.522030                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56376.522030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56376.522030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56376.522030                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2165                       # number of writebacks
system.cpu1.dcache.writebacks::total             2165                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7634                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7634                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7634                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6710                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6710                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6710                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6710                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6710                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6710                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    262088956                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    262088956                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    262088956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    262088956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    262088956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    262088956                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004142                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004142                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004142                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004142                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39059.456930                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39059.456930                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39059.456930                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39059.456930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39059.456930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39059.456930                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.315871                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089474808                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358170.580087                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.315871                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024545                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739288                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1533521                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1533521                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1533521                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1533521                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1533521                       # number of overall hits
system.cpu2.icache.overall_hits::total        1533521                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3875954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3875954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3875954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3875954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3875954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3875954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1533543                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1533543                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1533543                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1533543                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1533543                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1533543                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 176179.727273                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 176179.727273                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 176179.727273                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 176179.727273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 176179.727273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 176179.727273                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2612048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2612048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2612048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2612048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2612048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2612048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       163253                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       163253                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       163253                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       163253                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       163253                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       163253                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3196                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161268644                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3452                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46717.451912                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.188156                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.811844                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832766                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167234                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       998469                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         998469                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       681214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        681214                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1648                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1648                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1644                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1644                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1679683                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1679683                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1679683                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1679683                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6443                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6443                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6443                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6443                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6443                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6443                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    188490799                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    188490799                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    188490799                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    188490799                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    188490799                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    188490799                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1004912                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1004912                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       681214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       681214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1686126                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1686126                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1686126                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1686126                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006412                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006412                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003821                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29255.129443                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29255.129443                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29255.129443                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29255.129443                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29255.129443                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29255.129443                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu2.dcache.writebacks::total             1039                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3247                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3247                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3247                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3247                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3247                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3247                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3196                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3196                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3196                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3196                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     55106436                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     55106436                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     55106436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     55106436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     55106436                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     55106436                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003180                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003180                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17242.314143                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17242.314143                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17242.314143                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17242.314143                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17242.314143                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17242.314143                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966404                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086649212                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190825.024194                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966404                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1596017                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1596017                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1596017                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1596017                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1596017                       # number of overall hits
system.cpu3.icache.overall_hits::total        1596017                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2867681                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2867681                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2867681                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2867681                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2867681                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2867681                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1596036                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1596036                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1596036                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1596036                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1596036                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1596036                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 150930.578947                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 150930.578947                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 150930.578947                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 150930.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 150930.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 150930.578947                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1856918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1856918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1856918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1856918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1856918                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1856918                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142839.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 142839.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4941                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170754247                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5197                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32856.310756                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.484340                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.515660                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884704                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115296                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988845                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988845                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       680965                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        680965                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1676                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1676                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1582                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1582                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1669810                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1669810                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1669810                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1669810                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12969                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12969                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12969                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12969                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    386873509                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    386873509                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59718340                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59718340                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    446591849                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    446591849                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    446591849                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    446591849                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1001407                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1001407                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       681372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       681372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1682779                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1682779                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1682779                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1682779                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012544                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012544                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000597                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000597                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007707                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007707                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007707                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007707                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30797.126970                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30797.126970                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 146728.108108                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 146728.108108                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34435.334182                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34435.334182                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34435.334182                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34435.334182                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         6385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets         6385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2662                       # number of writebacks
system.cpu3.dcache.writebacks::total             2662                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7621                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7621                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8028                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8028                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4941                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4941                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4941                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4941                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     83023476                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     83023476                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     83023476                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     83023476                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     83023476                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     83023476                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004934                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004934                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16802.970249                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16802.970249                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16802.970249                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16802.970249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16802.970249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16802.970249                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
