;redcode
;assert 1
	SPL 0, <-402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-761, 105
	CMP @-761, 105
	MOV #71, @20
	SUB @-7, @-2
	JMP -1, @-60
	MOV #81, @20
	ADD -1, <-20
	SLT -130, 9
	ADD 117, 160
	JMP @71, #20
	JMP @71, #20
	SUB @-7, @-2
	SPL 0, <-702
	SUB #9, 400
	SPL 306, <-702
	CMP @11, <16
	ADD -1, <-20
	ADD 117, 160
	SUB @11, @16
	JMP @71, #20
	ADD 117, 161
	ADD 118, 160
	ADD 118, 160
	SUB @121, 106
	JMP -1, @-60
	CMP @121, 106
	SUB @121, 106
	SUB @127, 106
	SLT 90, 1
	SUB #9, 400
	SLT -130, 9
	ADD 130, 9
	SUB @127, 106
	ADD 130, 9
	CMP @11, <16
	SUB @121, 106
	SUB 9, 10
	SUB @121, 106
	SPL 0, <-2
	SUB @11, @16
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
