@ARTICLE{ARTICLE:1,
    AUTHOR="John Doe",
    TITLE="Title",
    JOURNAL="Journal",
    YEAR="2017",
}

@booklet{designRISCV,
	AUTHOR="Andrew Waterman",
	TITLE="Design of the RISC-V Instruction Set Architecture",
	howpublished="A dissertation submitted at Electrical Engineering and Computer Sciences, University of California at Berkeley",
	month= jan,
	year=2016
}

@misc{femtoRISCV,
	title	=	"femto_RISCV",
	author	=	"mashrafhemdan1",
	howpublished	=	"\url{https://github.com/mashrafhemdan1/femto_RISCV}",
	year		=	2021,
	note		=	"Accessed: 2023-04-18"	
}

@misc{I2cDesign,
	title	=	"I2C Master (VHDL)",
	author	=	"Scott_1767",
	howpublished	=	"\url{https://forum.digikey.com/t/i2c-master-vhdl/12797}",
	year		=	2021,
	note		=	"Accessed: 2023-04-18"	
}

@misc{I2cSlave1,
	title		=	"FPGA-I2C-Slave",
	author		=	"murattcan",
	howpublished	=	"\url{https://github.com/murattcan/FPGA-I2C-Slave}",
	year			=	2019,
	note			= 	"Accessed: 2023-04-19"
}

@misc{spiDesign,
	title		=	"spi-master",
	author		=	"nandland",
	howpublished	=	"\url{https://github.com/nandland/spi-master/tree/master/VHDL/}",
	year			=	2019,
	note			=	"Accessed: 2023-04-21"
}

@mastersthesis{risc_v_processor,
	author		=	"Suseela Budi and Pradeep Gupta and Kuruvilla Varghese and Amrutur Bharadwaj",
	title		= 	"A RISC-V ISA Compatible Processor IP for SoC",
	school		=	"Indian Institute of Science (IISc),
	year			=	2020,
	month		=	jul,
	address		=	"Bangalore, India"
}

@techreport{instruction_sets_should_be_free,
	title		=	"Instruction Sets Should Be Free: The Case For RISC-V",
	author		=	"Krste Asanovic and David A. Patterson",
	institution	=	"Electrical Engineering and Computer Sciences, University of California at Berkeley",
	address		=	"Berkely, California",
	number		=	"UCB/EECS-2014-146",
	year			=	2014,
	month		=	aug
}

@techreport{z-scale,
	title		=	"Z-scale: Tiny 32-bit risc-v systems with updates to the rocket chip generator",
	author		=	"Yunsup Lee and Albert Ou and Albert Magyar",
	institution	=	"The International House",
	address		=	"Berkely, California",
	year			=	2015,
	month		=	jun
}

@misc{chisel,
	title		=	"Chisel",
	howpublished	=	"\url{https://www.chisel-lang.org/}",
	year			=	2015
}

@misc{vscale,
	title		=	"Verilog version of z-scale, vscale",
	howpublished	= 	"\url{https://github.com/LGTMCU/vscale/tree/master/src}",
	year			=	2016
}

@article{risc-v-axi4,
	title		=	"A 32-bit RISC-V AXI4-lite bus based Microcontroller with 10-bit SAR ADC",
	author		=	"Ckristian Duran and others",
	journal		=	"VII Latin American Symposium on Circuits and Systems (LASCAS)",
	year			=	2016
}

@misc{spiSlave1,
	title		=	"SPI Slave (VHDL)",
	author		=	"Scott_1767",
	howpublished	=	"\url{https://forum.digikey.com/t/spi-slave-vhdl/12721}",
	year			=	2021,
	note			=	"Accessed: 2023-04-22"
}

@misc{whyUart,
	title		=	"UART: A Hardware Communication Protocol Understanding Universal Asynchronous Receiver/Transmitter",
	author		=	"Eric Pena and Mary Grace Legaspi",
	howpublished	=	"\url{https://www.analog.com/en/analog-dialogue/articles/uart-a-hardware-communication-protocol.html#:~:text=The%20UART%20port%20provides%20a,half%20or%20two%20stop%20bits.}",
	year			=	2020,
	note			=	"Accessed: 2023-05-19"
}

@misc{whyI2c,
	title		=	"I2C",
	author		=	"sparkfun and SFUPTOWNMAKER",
	howpublished	=	"\url{https://learn.sparkfun.com/tutorials/i2c/all}",
	year			=	2015,
	note			=	"Accessed: 2023-05-19"
}

@misc{whyspi,
	title		=	"Serial Peripheral Interface (SPI)",
	author		=	"sparkfun and MIKEGRUSIN",
	howpublished	=	"\url{https://learn.sparkfun.com/tutorials/serial-peripheral-interface-spi/all}",
	year			=	2018,
	note			=	"Accessed: 2023-05-27"
}


@INPROCEEDINGS{32bitcore,
  author={Phangestu, Aaron Elson and Mujiono, Ir. Totok and Kom, M.I. and Ahmad Zaini, St},
  booktitle={2022 International Seminar on Intelligent Technology and Its Applications (ISITIA)}, 
  title={Five-Stage Pipelined 32-Bit RISC-V Base Integer Instruction Set Architecture Soft Microprocessor Core in VHDL}, 
  year={2022},
  volume={},
  number={},
  pages={304-309},
  doi={10.1109/ISITIA56226.2022.9855292}}





@booklet{riscvISA,
	AUTHOR="Andrew Waterman and Krste Asanovic and SiFic Inc.",
	TITLE="The RISC-V Instruction Set Manual Volume I: User-Level ISA",
	howpublished="\url{https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf}",
	month= may,
	year=2017
}


@booklet{ri5cy,
	AUTHOR="Daniel Brisk",
	TITLE="RI5CY: A RISC-V ISA-Based Energy-Efficient Processor Generator",
	howpublished="\url{https://www.researchgate.net/publication/321340163_Experimental_Study_on_Water_Sensitivity_Difference_Based_on_Oiliness_of_Porous_Medium_Rock}",
	month= november,
	year=2017
}


@booklet{rocket_chip,
	AUTHOR="Yunsup Lee",
	TITLE="RISC-V Rocket Chip SoC Generator in Chisel",
	howpublished="\url{https://riscv.org/wp-content/uploads/2015/01/riscv-rocket-chip-generator-workshop-jan2015.pdf}",
	month= april,
	year=2016
}

@booklet{risc_zero,
	AUTHOR="Christopher Celio",
	TITLE="RISC ZERO",
	howpublished="\url{https://www.risczero.com/}",
	month= april,
	year=2018
}

@booklet{pulpino,
	AUTHOR="Frank K. Gurkaynak",
	TITLE="pulpino",
	howpublished="\url{https://github.com/pulp-platform/pulpino}",
	month= may,
	year=2019
}

@booklet{ibex,
	AUTHOR="Stefan Wallentowitz",
	TITLE="Ibex: An Open-Source, Parameterizable RISC-V Processor Core",
	howpublished="\url{https://github.com/lowRISC/ibex}",
	month= jul,
	year=2023
}

@booklet{vexriscv,
	AUTHOR="Charles Papon",
	TITLE="VexRiscv: A 32-bit RISC-V CPU Implementation in SpinalHDL",
	howpublished="\url{https://github.com/lowRISC/ibex}",
	month= jul,
	year=2023
}

@booklet{annikacore,
	AUTHOR="Yunrui Zhang and Zichao Guo and Jian Li and Fan Cai and Jianyang Zhou",
	TITLE="AnnikaCore: RISC-V Architecture Processor Design and Implementation for IoT",
	howpublished="\url{https://ieeexplore.ieee.org/document/9651690}",
	month= oct,
	year=2021
}
