-- Copyright (C) 1991-2002 Altera Corporation
-- Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
-- support information,  device programming or simulation file,  and any other
-- associated  documentation or information  provided by  Altera  or a partner
-- under  Altera's   Megafunction   Partnership   Program  may  be  used  only
-- to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
-- other  use  of such  megafunction  design,  netlist,  support  information,
-- device programming or simulation file,  or any other  related documentation
-- or information  is prohibited  for  any  other purpose,  including, but not
-- limited to  modification,  reverse engineering,  de-compiling, or use  with
-- any other  silicon devices,  unless such use is  explicitly  licensed under
-- a separate agreement with  Altera  or a megafunction partner.  Title to the
-- intellectual property,  including patents,  copyrights,  trademarks,  trade
-- secrets,  or maskworks,  embodied in any such megafunction design, netlist,
-- support  information,  device programming or simulation file,  or any other
-- related documentation or information provided by  Altera  or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 2.2 Build 147 12/02/2002 SJ Full Version"

-- DATE "08/18/2003 09:40:15"

--
-- Device: Altera EPXA4F672I2 Package FBGA672
-- 

-- 
-- This VHDL file should be used for MODELSIM (VHDL OUTPUT FROM QUARTUS II) only
-- 

LIBRARY IEEE, apex20ke;
USE IEEE.std_logic_1164.all;
USE apex20ke.apex20ke_components.all;

ENTITY 	simpletest IS
    PORT (
	CLK3p : IN std_logic;
	CLK4p : IN std_logic;
	HDV_Rx : IN std_logic;
	COINC_UP_B : IN std_logic;
	COINC_UP_BBAR : IN std_logic;
	COINC_UP_ABAR : IN std_logic;
	COINC_UP_A : IN std_logic;
	COINC_DOWN_B : IN std_logic;
	COINC_DOWN_BBAR : IN std_logic;
	COINC_DOWN_A : IN std_logic;
	COINC_DOWN_ABAR : IN std_logic;
	FL_ATTN : IN std_logic;
	FL_TDO : IN std_logic;
	CLK2p : IN std_logic;
	OneSPE : IN std_logic;
	FLASH_AD_D : IN std_logic_vector(9 DOWNTO 0);
	FLASH_NCO : IN std_logic;
	CLK1p : IN std_logic;
	MultiSPE : IN std_logic;
	ATWD1_D : IN std_logic_vector(9 DOWNTO 0);
	ATWD0_D : IN std_logic_vector(9 DOWNTO 0);
	COM_AD_D : IN std_logic_vector(9 DOWNTO 0);
	COM_AD_OTR : IN std_logic;
	TriggerComplete_0 : IN std_logic;
	TriggerComplete_1 : IN std_logic;
	UARTRXD : IN std_logic;
	INTEXTPIN : IN std_logic;
	UARTDSRN : IN std_logic;
	UARTCTSN : IN std_logic;
	EBIACK : IN std_logic;
	CLK_REF : IN std_logic;
	nPOR : IN std_logic;
	SDRAMDQS : INOUT std_logic_vector(3 DOWNTO 0);
	SDRAMDQ : INOUT std_logic_vector(31 DOWNTO 0);
	EBIDQ : INOUT std_logic_vector(15 DOWNTO 0);
	UARTRIN : INOUT std_logic;
	UARTDCDN : INOUT std_logic;
	nRESET : INOUT std_logic;
	CLKLK_OUT2p : OUT std_logic;
	COM_TX_SLEEP : OUT std_logic;
	COM_DB : OUT std_logic_vector(13 DOWNTO 6);
	HDV_RxENA : OUT std_logic;
	HDV_TxENA : OUT std_logic;
	HDV_IN : OUT std_logic;
	FLASH_AD_STBY : OUT std_logic;
	ATWDTrigger_0 : OUT std_logic;
	OutputEnable_0 : OUT std_logic;
	CounterClock_0 : OUT std_logic;
	ShiftClock_0 : OUT std_logic;
	RampSet_0 : OUT std_logic;
	ChannelSelect_0 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_0 : OUT std_logic;
	AnalogReset_0 : OUT std_logic;
	DigitalReset_0 : OUT std_logic;
	DigitalSet_0 : OUT std_logic;
	ATWD0VDD_SUP : OUT std_logic;
	ATWDTrigger_1 : OUT std_logic;
	OutputEnable_1 : OUT std_logic;
	CounterClock_1 : OUT std_logic;
	ShiftClock_1 : OUT std_logic;
	RampSet_1 : OUT std_logic;
	ChannelSelect_1 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_1 : OUT std_logic;
	AnalogReset_1 : OUT std_logic;
	DigitalReset_1 : OUT std_logic;
	DigitalSet_1 : OUT std_logic;
	ATWD1VDD_SUP : OUT std_logic;
	MultiSPE_nl : OUT std_logic;
	OneSPE_nl : OUT std_logic;
	FE_TEST_PULSE : OUT std_logic;
	FE_PULSER_P : OUT std_logic_vector(3 DOWNTO 0);
	FE_PULSER_N : OUT std_logic_vector(3 DOWNTO 0);
	R2BUS : OUT std_logic_vector(6 DOWNTO 0);
	SingleLED_TRIGGER : OUT std_logic;
	COINCIDENCE_OUT_DOWN : OUT std_logic;
	COINC_DOWN_ALATCH : OUT std_logic;
	COINC_DOWN_BLATCH : OUT std_logic;
	COINCIDENCE_OUT_UP : OUT std_logic;
	COINC_UP_ALATCH : OUT std_logic;
	COINC_UP_BLATCH : OUT std_logic;
	FL_Trigger : OUT std_logic;
	FL_Trigger_bar : OUT std_logic;
	FL_PRE_TRIG : OUT std_logic;
	FL_TMS : OUT std_logic;
	FL_TCK : OUT std_logic;
	FL_TDI : OUT std_logic;
	PDL_FPGA_D : OUT std_logic_vector(7 DOWNTO 0);
	PGM : OUT std_logic_vector(15 DOWNTO 0);
	UARTDTRN : OUT std_logic;
	UARTRTSN : OUT std_logic;
	UARTTXD : OUT std_logic;
	EBIBE : OUT std_logic_vector(1 DOWNTO 0);
	EBICSN : OUT std_logic_vector(3 DOWNTO 0);
	EBIADDR : OUT std_logic_vector(24 DOWNTO 0);
	EBICLK : OUT std_logic;
	EBIOEN : OUT std_logic;
	EBIWEN : OUT std_logic;
	SDRAMADDR : OUT std_logic_vector(14 DOWNTO 0);
	SDRAMCSN : OUT std_logic_vector(1 DOWNTO 0);
	SDRAMDQM : OUT std_logic_vector(3 DOWNTO 0);
	SDRAMRASN : OUT std_logic;
	SDRAMCASN : OUT std_logic;
	SDRAMWEN : OUT std_logic;
	SDRAMCLKE : OUT std_logic;
	SDRAMCLKN : OUT std_logic;
	SDRAMCLK : OUT std_logic
	);
END simpletest;

ARCHITECTURE structure OF simpletest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL devoe : std_logic := '0';
SIGNAL ww_CLK3p : std_logic;
SIGNAL ww_CLK4p : std_logic;
SIGNAL ww_HDV_Rx : std_logic;
SIGNAL ww_COINC_UP_B : std_logic;
SIGNAL ww_COINC_UP_BBAR : std_logic;
SIGNAL ww_COINC_UP_ABAR : std_logic;
SIGNAL ww_COINC_UP_A : std_logic;
SIGNAL ww_COINC_DOWN_B : std_logic;
SIGNAL ww_COINC_DOWN_BBAR : std_logic;
SIGNAL ww_COINC_DOWN_A : std_logic;
SIGNAL ww_COINC_DOWN_ABAR : std_logic;
SIGNAL ww_FL_ATTN : std_logic;
SIGNAL ww_FL_TDO : std_logic;
SIGNAL ww_CLK2p : std_logic;
SIGNAL ww_OneSPE : std_logic;
SIGNAL ww_FLASH_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FLASH_NCO : std_logic;
SIGNAL ww_CLK1p : std_logic;
SIGNAL ww_MultiSPE : std_logic;
SIGNAL ww_ATWD1_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ATWD0_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_COM_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_COM_AD_OTR : std_logic;
SIGNAL ww_TriggerComplete_0 : std_logic;
SIGNAL ww_TriggerComplete_1 : std_logic;
SIGNAL ww_UARTRXD : std_logic;
SIGNAL ww_INTEXTPIN : std_logic;
SIGNAL ww_UARTDSRN : std_logic;
SIGNAL ww_UARTCTSN : std_logic;
SIGNAL ww_EBIACK : std_logic;
SIGNAL ww_CLK_REF : std_logic;
SIGNAL ww_nPOR : std_logic;
SIGNAL ww_CLKLK_OUT2p : std_logic;
SIGNAL ww_COM_TX_SLEEP : std_logic;
SIGNAL ww_COM_DB : std_logic_vector(13 DOWNTO 6);
SIGNAL ww_HDV_RxENA : std_logic;
SIGNAL ww_HDV_TxENA : std_logic;
SIGNAL ww_HDV_IN : std_logic;
SIGNAL ww_FLASH_AD_STBY : std_logic;
SIGNAL ww_ATWDTrigger_0 : std_logic;
SIGNAL ww_OutputEnable_0 : std_logic;
SIGNAL ww_CounterClock_0 : std_logic;
SIGNAL ww_ShiftClock_0 : std_logic;
SIGNAL ww_RampSet_0 : std_logic;
SIGNAL ww_ChannelSelect_0 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_0 : std_logic;
SIGNAL ww_AnalogReset_0 : std_logic;
SIGNAL ww_DigitalReset_0 : std_logic;
SIGNAL ww_DigitalSet_0 : std_logic;
SIGNAL ww_ATWD0VDD_SUP : std_logic;
SIGNAL ww_ATWDTrigger_1 : std_logic;
SIGNAL ww_OutputEnable_1 : std_logic;
SIGNAL ww_CounterClock_1 : std_logic;
SIGNAL ww_ShiftClock_1 : std_logic;
SIGNAL ww_RampSet_1 : std_logic;
SIGNAL ww_ChannelSelect_1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_1 : std_logic;
SIGNAL ww_AnalogReset_1 : std_logic;
SIGNAL ww_DigitalReset_1 : std_logic;
SIGNAL ww_DigitalSet_1 : std_logic;
SIGNAL ww_ATWD1VDD_SUP : std_logic;
SIGNAL ww_MultiSPE_nl : std_logic;
SIGNAL ww_OneSPE_nl : std_logic;
SIGNAL ww_FE_TEST_PULSE : std_logic;
SIGNAL ww_FE_PULSER_P : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_FE_PULSER_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_R2BUS : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SingleLED_TRIGGER : std_logic;
SIGNAL ww_COINCIDENCE_OUT_DOWN : std_logic;
SIGNAL ww_COINC_DOWN_ALATCH : std_logic;
SIGNAL ww_COINC_DOWN_BLATCH : std_logic;
SIGNAL ww_COINCIDENCE_OUT_UP : std_logic;
SIGNAL ww_COINC_UP_ALATCH : std_logic;
SIGNAL ww_COINC_UP_BLATCH : std_logic;
SIGNAL ww_FL_Trigger : std_logic;
SIGNAL ww_FL_Trigger_bar : std_logic;
SIGNAL ww_FL_PRE_TRIG : std_logic;
SIGNAL ww_FL_TMS : std_logic;
SIGNAL ww_FL_TCK : std_logic;
SIGNAL ww_FL_TDI : std_logic;
SIGNAL ww_PDL_FPGA_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PGM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UARTDTRN : std_logic;
SIGNAL ww_UARTRTSN : std_logic;
SIGNAL ww_UARTTXD : std_logic;
SIGNAL ww_EBIBE : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_EBICSN : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_EBIADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_EBICLK : std_logic;
SIGNAL ww_EBIOEN : std_logic;
SIGNAL ww_EBIWEN : std_logic;
SIGNAL ww_SDRAMADDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_SDRAMCSN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAMDQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SDRAMRASN : std_logic;
SIGNAL ww_SDRAMCASN : std_logic;
SIGNAL ww_SDRAMWEN : std_logic;
SIGNAL ww_SDRAMCLKE : std_logic;
SIGNAL ww_SDRAMCLKN : std_logic;
SIGNAL ww_SDRAMCLK : std_logic;
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_aaddress : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_aaddress : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhresp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhrdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebidqin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_intpld : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_debugextin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_gpi : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramcsn : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqm : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramaddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebibe : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebidqout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebiaddr : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebicsn : std_logic_vector(3 DOWNTO 0);
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_pll4x_aaltclklock_component_apll_a1 : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_a_locked : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_a_locked : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL PGM_rtl_0_awysi_counter_acounter_cell_a0_a_alut2 : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aNRESETOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHLOCK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBUSREQ : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEBUSERRINT : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTUART : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTTIMER0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTTIMER1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aintcommtx : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aintcommrx : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGACK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGRNG0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGRNG1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aLOCKGRANTDP0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aLOCKGRANTDP1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACECLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACESYNC : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aPERRESET : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRESP_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRESP_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a7_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a206_1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a202_1 : std_logic;
SIGNAL inst_rs486_ai_a627_1 : std_logic;
SIGNAL inst_rs486_ai_a641_1 : std_logic;
SIGNAL inst_rs486_ai_a671_1 : std_logic;
SIGNAL inst_rs486_ai_a717_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a39_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a53_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a83_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a129_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a39_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a53_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a83_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a129_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a39_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a53_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a83_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a129_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a39_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a53_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a83_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a129_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a157_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a171_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a201_1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4754_1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4856_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a44_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a58_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a88_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a134_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a44_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a58_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a88_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a134_1 : std_logic;
SIGNAL inst_coinc_ai_a1150_1 : std_logic;
SIGNAL inst_coinc_ai_a1164_1 : std_logic;
SIGNAL inst_coinc_ai_a1194_1 : std_logic;
SIGNAL inst_coinc_ai_a1240_1 : std_logic;
SIGNAL inst_coinc_ai_a1336_1 : std_logic;
SIGNAL inst_coinc_ai_a1350_1 : std_logic;
SIGNAL inst_coinc_ai_a1380_1 : std_logic;
SIGNAL inst_coinc_ai_a1426_1 : std_logic;
SIGNAL PGM_rtl_0_awysi_counter_acounter_cell_a0_a_a0 : std_logic;
SIGNAL CLK3p_apadio : std_logic;
SIGNAL CLK4p_apadio : std_logic;
SIGNAL HDV_Rx_apadio : std_logic;
SIGNAL COINC_UP_B_apadio : std_logic;
SIGNAL COINC_UP_BBAR_apadio : std_logic;
SIGNAL COINC_UP_ABAR_apadio : std_logic;
SIGNAL COINC_UP_A_apadio : std_logic;
SIGNAL COINC_DOWN_B_apadio : std_logic;
SIGNAL COINC_DOWN_BBAR_apadio : std_logic;
SIGNAL COINC_DOWN_A_apadio : std_logic;
SIGNAL COINC_DOWN_ABAR_apadio : std_logic;
SIGNAL FL_ATTN_apadio : std_logic;
SIGNAL FL_TDO_apadio : std_logic;
SIGNAL CLK2p_apadio : std_logic;
SIGNAL OneSPE_apadio : std_logic;
SIGNAL FLASH_AD_D_a0_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a1_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a2_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a3_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a4_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a5_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a6_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a7_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a8_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a9_a_apadio : std_logic;
SIGNAL FLASH_NCO_apadio : std_logic;
SIGNAL CLK1p_apadio : std_logic;
SIGNAL MultiSPE_apadio : std_logic;
SIGNAL ATWD1_D_a0_a_apadio : std_logic;
SIGNAL ATWD1_D_a3_a_apadio : std_logic;
SIGNAL ATWD1_D_a2_a_apadio : std_logic;
SIGNAL ATWD1_D_a1_a_apadio : std_logic;
SIGNAL ATWD1_D_a5_a_apadio : std_logic;
SIGNAL ATWD1_D_a4_a_apadio : std_logic;
SIGNAL ATWD1_D_a8_a_apadio : std_logic;
SIGNAL ATWD1_D_a9_a_apadio : std_logic;
SIGNAL ATWD1_D_a7_a_apadio : std_logic;
SIGNAL ATWD1_D_a6_a_apadio : std_logic;
SIGNAL ATWD0_D_a0_a_apadio : std_logic;
SIGNAL ATWD0_D_a3_a_apadio : std_logic;
SIGNAL ATWD0_D_a2_a_apadio : std_logic;
SIGNAL ATWD0_D_a1_a_apadio : std_logic;
SIGNAL ATWD0_D_a5_a_apadio : std_logic;
SIGNAL ATWD0_D_a4_a_apadio : std_logic;
SIGNAL ATWD0_D_a8_a_apadio : std_logic;
SIGNAL ATWD0_D_a9_a_apadio : std_logic;
SIGNAL ATWD0_D_a7_a_apadio : std_logic;
SIGNAL ATWD0_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a0_a_apadio : std_logic;
SIGNAL COM_AD_D_a1_a_apadio : std_logic;
SIGNAL COM_AD_D_a2_a_apadio : std_logic;
SIGNAL COM_AD_D_a3_a_apadio : std_logic;
SIGNAL COM_AD_D_a4_a_apadio : std_logic;
SIGNAL COM_AD_D_a5_a_apadio : std_logic;
SIGNAL COM_AD_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a7_a_apadio : std_logic;
SIGNAL COM_AD_D_a8_a_apadio : std_logic;
SIGNAL COM_AD_D_a9_a_apadio : std_logic;
SIGNAL COM_AD_OTR_apadio : std_logic;
SIGNAL TriggerComplete_0_apadio : std_logic;
SIGNAL TriggerComplete_1_apadio : std_logic;
SIGNAL CLKLK_OUT2p_apadio : std_logic;
SIGNAL COM_TX_SLEEP_apadio : std_logic;
SIGNAL COM_DB_a13_a_apadio : std_logic;
SIGNAL COM_DB_a12_a_apadio : std_logic;
SIGNAL COM_DB_a11_a_apadio : std_logic;
SIGNAL COM_DB_a10_a_apadio : std_logic;
SIGNAL COM_DB_a9_a_apadio : std_logic;
SIGNAL COM_DB_a8_a_apadio : std_logic;
SIGNAL COM_DB_a7_a_apadio : std_logic;
SIGNAL COM_DB_a6_a_apadio : std_logic;
SIGNAL HDV_RxENA_apadio : std_logic;
SIGNAL HDV_TxENA_apadio : std_logic;
SIGNAL HDV_IN_apadio : std_logic;
SIGNAL FLASH_AD_STBY_apadio : std_logic;
SIGNAL ATWDTrigger_0_apadio : std_logic;
SIGNAL OutputEnable_0_apadio : std_logic;
SIGNAL CounterClock_0_apadio : std_logic;
SIGNAL ShiftClock_0_apadio : std_logic;
SIGNAL RampSet_0_apadio : std_logic;
SIGNAL ChannelSelect_0_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_0_a0_a_apadio : std_logic;
SIGNAL ReadWrite_0_apadio : std_logic;
SIGNAL AnalogReset_0_apadio : std_logic;
SIGNAL DigitalReset_0_apadio : std_logic;
SIGNAL DigitalSet_0_apadio : std_logic;
SIGNAL ATWD0VDD_SUP_apadio : std_logic;
SIGNAL ATWDTrigger_1_apadio : std_logic;
SIGNAL OutputEnable_1_apadio : std_logic;
SIGNAL CounterClock_1_apadio : std_logic;
SIGNAL ShiftClock_1_apadio : std_logic;
SIGNAL RampSet_1_apadio : std_logic;
SIGNAL ChannelSelect_1_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_1_a0_a_apadio : std_logic;
SIGNAL ReadWrite_1_apadio : std_logic;
SIGNAL AnalogReset_1_apadio : std_logic;
SIGNAL DigitalReset_1_apadio : std_logic;
SIGNAL DigitalSet_1_apadio : std_logic;
SIGNAL ATWD1VDD_SUP_apadio : std_logic;
SIGNAL MultiSPE_nl_apadio : std_logic;
SIGNAL OneSPE_nl_apadio : std_logic;
SIGNAL FE_TEST_PULSE_apadio : std_logic;
SIGNAL FE_PULSER_P_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a0_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a0_a_apadio : std_logic;
SIGNAL R2BUS_a6_a_apadio : std_logic;
SIGNAL R2BUS_a5_a_apadio : std_logic;
SIGNAL R2BUS_a4_a_apadio : std_logic;
SIGNAL R2BUS_a3_a_apadio : std_logic;
SIGNAL R2BUS_a2_a_apadio : std_logic;
SIGNAL R2BUS_a1_a_apadio : std_logic;
SIGNAL R2BUS_a0_a_apadio : std_logic;
SIGNAL SingleLED_TRIGGER_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_DOWN_apadio : std_logic;
SIGNAL COINC_DOWN_ALATCH_apadio : std_logic;
SIGNAL COINC_DOWN_BLATCH_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_UP_apadio : std_logic;
SIGNAL COINC_UP_ALATCH_apadio : std_logic;
SIGNAL COINC_UP_BLATCH_apadio : std_logic;
SIGNAL FL_Trigger_apadio : std_logic;
SIGNAL FL_Trigger_bar_apadio : std_logic;
SIGNAL FL_PRE_TRIG_apadio : std_logic;
SIGNAL FL_TMS_apadio : std_logic;
SIGNAL FL_TCK_apadio : std_logic;
SIGNAL FL_TDI_apadio : std_logic;
SIGNAL PDL_FPGA_D_a7_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a6_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a5_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a4_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a3_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a2_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a1_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a0_a_apadio : std_logic;
SIGNAL PGM_a15_a_apadio : std_logic;
SIGNAL PGM_a14_a_apadio : std_logic;
SIGNAL PGM_a13_a_apadio : std_logic;
SIGNAL PGM_a12_a_apadio : std_logic;
SIGNAL PGM_a11_a_apadio : std_logic;
SIGNAL PGM_a10_a_apadio : std_logic;
SIGNAL PGM_a9_a_apadio : std_logic;
SIGNAL PGM_a8_a_apadio : std_logic;
SIGNAL PGM_a7_a_apadio : std_logic;
SIGNAL PGM_a6_a_apadio : std_logic;
SIGNAL PGM_a5_a_apadio : std_logic;
SIGNAL PGM_a4_a_apadio : std_logic;
SIGNAL PGM_a3_a_apadio : std_logic;
SIGNAL PGM_a2_a_apadio : std_logic;
SIGNAL PGM_a1_a_apadio : std_logic;
SIGNAL PGM_a0_a_apadio : std_logic;
SIGNAL UARTRXD_apadio : std_logic;
SIGNAL INTEXTPIN_apadio : std_logic;
SIGNAL UARTDSRN_apadio : std_logic;
SIGNAL UARTCTSN_apadio : std_logic;
SIGNAL EBIACK_apadio : std_logic;
SIGNAL SDRAMDQS_a0_a_apadio : std_logic;
SIGNAL SDRAMDQS_a1_a_apadio : std_logic;
SIGNAL SDRAMDQS_a2_a_apadio : std_logic;
SIGNAL SDRAMDQS_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a0_a_apadio : std_logic;
SIGNAL SDRAMDQ_a1_a_apadio : std_logic;
SIGNAL SDRAMDQ_a2_a_apadio : std_logic;
SIGNAL SDRAMDQ_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a4_a_apadio : std_logic;
SIGNAL SDRAMDQ_a5_a_apadio : std_logic;
SIGNAL SDRAMDQ_a6_a_apadio : std_logic;
SIGNAL SDRAMDQ_a7_a_apadio : std_logic;
SIGNAL SDRAMDQ_a8_a_apadio : std_logic;
SIGNAL SDRAMDQ_a9_a_apadio : std_logic;
SIGNAL SDRAMDQ_a10_a_apadio : std_logic;
SIGNAL SDRAMDQ_a11_a_apadio : std_logic;
SIGNAL SDRAMDQ_a12_a_apadio : std_logic;
SIGNAL SDRAMDQ_a13_a_apadio : std_logic;
SIGNAL SDRAMDQ_a14_a_apadio : std_logic;
SIGNAL SDRAMDQ_a15_a_apadio : std_logic;
SIGNAL SDRAMDQ_a16_a_apadio : std_logic;
SIGNAL SDRAMDQ_a17_a_apadio : std_logic;
SIGNAL SDRAMDQ_a18_a_apadio : std_logic;
SIGNAL SDRAMDQ_a19_a_apadio : std_logic;
SIGNAL SDRAMDQ_a20_a_apadio : std_logic;
SIGNAL SDRAMDQ_a21_a_apadio : std_logic;
SIGNAL SDRAMDQ_a22_a_apadio : std_logic;
SIGNAL SDRAMDQ_a23_a_apadio : std_logic;
SIGNAL SDRAMDQ_a24_a_apadio : std_logic;
SIGNAL SDRAMDQ_a25_a_apadio : std_logic;
SIGNAL SDRAMDQ_a26_a_apadio : std_logic;
SIGNAL SDRAMDQ_a27_a_apadio : std_logic;
SIGNAL SDRAMDQ_a28_a_apadio : std_logic;
SIGNAL SDRAMDQ_a29_a_apadio : std_logic;
SIGNAL SDRAMDQ_a30_a_apadio : std_logic;
SIGNAL SDRAMDQ_a31_a_apadio : std_logic;
SIGNAL EBIDQ_a0_a_apadio : std_logic;
SIGNAL EBIDQ_a1_a_apadio : std_logic;
SIGNAL EBIDQ_a2_a_apadio : std_logic;
SIGNAL EBIDQ_a3_a_apadio : std_logic;
SIGNAL EBIDQ_a4_a_apadio : std_logic;
SIGNAL EBIDQ_a5_a_apadio : std_logic;
SIGNAL EBIDQ_a6_a_apadio : std_logic;
SIGNAL EBIDQ_a7_a_apadio : std_logic;
SIGNAL EBIDQ_a8_a_apadio : std_logic;
SIGNAL EBIDQ_a9_a_apadio : std_logic;
SIGNAL EBIDQ_a10_a_apadio : std_logic;
SIGNAL EBIDQ_a11_a_apadio : std_logic;
SIGNAL EBIDQ_a12_a_apadio : std_logic;
SIGNAL EBIDQ_a13_a_apadio : std_logic;
SIGNAL EBIDQ_a14_a_apadio : std_logic;
SIGNAL EBIDQ_a15_a_apadio : std_logic;
SIGNAL UARTRIN_apadio : std_logic;
SIGNAL UARTDCDN_apadio : std_logic;
SIGNAL UARTDTRN_apadio : std_logic;
SIGNAL UARTRTSN_apadio : std_logic;
SIGNAL UARTTXD_apadio : std_logic;
SIGNAL EBIBE_a0_a_apadio : std_logic;
SIGNAL EBIBE_a1_a_apadio : std_logic;
SIGNAL EBICSN_a0_a_apadio : std_logic;
SIGNAL EBICSN_a1_a_apadio : std_logic;
SIGNAL EBICSN_a2_a_apadio : std_logic;
SIGNAL EBICSN_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a0_a_apadio : std_logic;
SIGNAL EBIADDR_a1_a_apadio : std_logic;
SIGNAL EBIADDR_a2_a_apadio : std_logic;
SIGNAL EBIADDR_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a4_a_apadio : std_logic;
SIGNAL EBIADDR_a5_a_apadio : std_logic;
SIGNAL EBIADDR_a6_a_apadio : std_logic;
SIGNAL EBIADDR_a7_a_apadio : std_logic;
SIGNAL EBIADDR_a8_a_apadio : std_logic;
SIGNAL EBIADDR_a9_a_apadio : std_logic;
SIGNAL EBIADDR_a10_a_apadio : std_logic;
SIGNAL EBIADDR_a11_a_apadio : std_logic;
SIGNAL EBIADDR_a12_a_apadio : std_logic;
SIGNAL EBIADDR_a13_a_apadio : std_logic;
SIGNAL EBIADDR_a14_a_apadio : std_logic;
SIGNAL EBIADDR_a15_a_apadio : std_logic;
SIGNAL EBIADDR_a16_a_apadio : std_logic;
SIGNAL EBIADDR_a17_a_apadio : std_logic;
SIGNAL EBIADDR_a18_a_apadio : std_logic;
SIGNAL EBIADDR_a19_a_apadio : std_logic;
SIGNAL EBIADDR_a20_a_apadio : std_logic;
SIGNAL EBIADDR_a21_a_apadio : std_logic;
SIGNAL EBIADDR_a22_a_apadio : std_logic;
SIGNAL EBIADDR_a23_a_apadio : std_logic;
SIGNAL EBIADDR_a24_a_apadio : std_logic;
SIGNAL EBICLK_apadio : std_logic;
SIGNAL EBIOEN_apadio : std_logic;
SIGNAL EBIWEN_apadio : std_logic;
SIGNAL SDRAMADDR_a0_a_apadio : std_logic;
SIGNAL SDRAMADDR_a1_a_apadio : std_logic;
SIGNAL SDRAMADDR_a2_a_apadio : std_logic;
SIGNAL SDRAMADDR_a3_a_apadio : std_logic;
SIGNAL SDRAMADDR_a4_a_apadio : std_logic;
SIGNAL SDRAMADDR_a5_a_apadio : std_logic;
SIGNAL SDRAMADDR_a6_a_apadio : std_logic;
SIGNAL SDRAMADDR_a7_a_apadio : std_logic;
SIGNAL SDRAMADDR_a8_a_apadio : std_logic;
SIGNAL SDRAMADDR_a9_a_apadio : std_logic;
SIGNAL SDRAMADDR_a10_a_apadio : std_logic;
SIGNAL SDRAMADDR_a11_a_apadio : std_logic;
SIGNAL SDRAMADDR_a12_a_apadio : std_logic;
SIGNAL SDRAMADDR_a13_a_apadio : std_logic;
SIGNAL SDRAMADDR_a14_a_apadio : std_logic;
SIGNAL SDRAMCSN_a0_a_apadio : std_logic;
SIGNAL SDRAMCSN_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a0_a_apadio : std_logic;
SIGNAL SDRAMDQM_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a2_a_apadio : std_logic;
SIGNAL SDRAMDQM_a3_a_apadio : std_logic;
SIGNAL SDRAMRASN_apadio : std_logic;
SIGNAL SDRAMCASN_apadio : std_logic;
SIGNAL SDRAMWEN_apadio : std_logic;
SIGNAL SDRAMCLKE_apadio : std_logic;
SIGNAL SDRAMCLKN_apadio : std_logic;
SIGNAL SDRAMCLK_apadio : std_logic;
SIGNAL nRESET_apadio : std_logic;
SIGNAL CLK_REF_apadio : std_logic;
SIGNAL nPOR_apadio : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aNRESETO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWRITE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHREADYO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMRASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIOEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRION : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDON : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTTXD : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRTSN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDTRN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR24 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_anreset_pbidir_acombout : std_logic;
SIGNAL CLK2p_acombout : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL CLK_REF_acombout : std_logic;
SIGNAL nPOR_acombout : std_logic;
SIGNAL a_aVCC : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a662 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a238 : std_logic;
SIGNAL inst_ROC_aRST_state_a4 : std_logic;
SIGNAL inst_ROC_aRST_state_a5 : std_logic;
SIGNAL inst_ROC_aRST_state_a6 : std_logic;
SIGNAL inst_ROC_aRST_areg0 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a9 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a666 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a169 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a11 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a667 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a142 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a664 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a661 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a717 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a12 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a234 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a718 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a716 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a10 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a239 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a715 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a8 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a233 : std_logic;
SIGNAL ahb_slave_inst_ai_a564 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a39 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_404 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a13 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a665 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a328 : std_logic;
SIGNAL ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL EBIACK_acombout : std_logic;
SIGNAL UARTCTSN_acombout : std_logic;
SIGNAL UARTDSRN_acombout : std_logic;
SIGNAL UARTRXD_acombout : std_logic;
SIGNAL INTEXTPIN_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_adp_feedback_sum_a0 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a201 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a283 : std_logic;
SIGNAL inst_master_data_source_aadd_15_a0 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a256 : std_logic;
SIGNAL inst_master_data_source_adata_a0_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a0COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a1 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a263 : std_logic;
SIGNAL inst_master_data_source_adata_a1_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a1COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a2 : std_logic;
SIGNAL inst_master_data_source_adata_a2_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a2COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a3 : std_logic;
SIGNAL inst_master_data_source_adata_a3_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a3COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a4 : std_logic;
SIGNAL inst_master_data_source_adata_a4_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a4COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a5 : std_logic;
SIGNAL inst_master_data_source_adata_a5_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a5COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a6 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a284 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a1566 : std_logic;
SIGNAL inst_master_data_source_adata_a6_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a6COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a7 : std_logic;
SIGNAL inst_master_data_source_adata_a7_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a7COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a8 : std_logic;
SIGNAL inst_master_data_source_adata_a8_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a8COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a9 : std_logic;
SIGNAL inst_master_data_source_adata_a9_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a9COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a10 : std_logic;
SIGNAL inst_master_data_source_adata_a10_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a10COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a11 : std_logic;
SIGNAL inst_master_data_source_adata_a11_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a11COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a12 : std_logic;
SIGNAL inst_master_data_source_adata_a12_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a12COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a13 : std_logic;
SIGNAL inst_master_data_source_adata_a13_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a13COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a14 : std_logic;
SIGNAL inst_master_data_source_adata_a14_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a14COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a15 : std_logic;
SIGNAL inst_master_data_source_adata_a15_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a15COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a16 : std_logic;
SIGNAL inst_master_data_source_adata_a16_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a16COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a17 : std_logic;
SIGNAL inst_master_data_source_adata_a17_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a17COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a18 : std_logic;
SIGNAL inst_master_data_source_adata_a18_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a18COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a19 : std_logic;
SIGNAL inst_master_data_source_adata_a19_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a19COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a20 : std_logic;
SIGNAL inst_master_data_source_adata_a20_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a20COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a21 : std_logic;
SIGNAL inst_master_data_source_adata_a21_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a21COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a22 : std_logic;
SIGNAL inst_master_data_source_adata_a22_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a22COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a23 : std_logic;
SIGNAL inst_master_data_source_adata_a23_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a171 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a282 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a127 : std_logic;
SIGNAL inst_master_data_source_aadd_15_a23COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a24 : std_logic;
SIGNAL inst_master_data_source_adata_a24_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a24COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a25 : std_logic;
SIGNAL inst_master_data_source_adata_a25_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a25COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a26 : std_logic;
SIGNAL inst_master_data_source_adata_a26_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a26COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a27 : std_logic;
SIGNAL inst_master_data_source_adata_a27_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a27COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a28 : std_logic;
SIGNAL inst_master_data_source_adata_a28_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a28COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a29 : std_logic;
SIGNAL inst_master_data_source_adata_a29_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a29COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a30 : std_logic;
SIGNAL inst_master_data_source_adata_a30_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a30COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a31 : std_logic;
SIGNAL inst_master_data_source_adata_a31_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a157 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a281 : std_logic;
SIGNAL inst_master_data_source_awdata_a0_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a0_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a1_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a1_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a2_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a2_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a3_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a3_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a4_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a4_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a5_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a5_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a6_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a6_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a7_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a7_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a8_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a8_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a9_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a9_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a10_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a10_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a11_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a11_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a12_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a12_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a13_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a13_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a14_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a14_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a15_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a15_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a16_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a16_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a17_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a17_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a18_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a18_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a19_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a19_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a20_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a20_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a21_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a21_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a22_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a22_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a23_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a23_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a24_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a24_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a25_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a25_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a26_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a26_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a27_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a27_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a28_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a28_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a29_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a29_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a30_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a30_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a31_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a122 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a523 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a538 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a547 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a154 : std_logic;
SIGNAL ahb_slave_inst_aSelect_633_a75 : std_logic;
SIGNAL ahb_slave_inst_aSelect_633_a76 : std_logic;
SIGNAL ahb_slave_inst_aSelect_637_a79 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a19_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a18_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a31631 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a14_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7341 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_areduce_nor_4_a3 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a675 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a719 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a575 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a149 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a569 : std_logic;
SIGNAL ahb_slave_inst_areg_write_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a2_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a3_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a4_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a5_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a6_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a7_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1757 : std_logic;
SIGNAL slaveregister_inst_ai_a7179 : std_logic;
SIGNAL slaveregister_inst_areduce_nor_3 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a30 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a235 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a29 : std_logic;
SIGNAL ahb_slave_inst_areg_enable_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a31745 : std_logic;
SIGNAL slaveregister_inst_ai_a31744 : std_logic;
SIGNAL COM_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a0_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a0_a_a2 : std_logic;
SIGNAL slaveregister_inst_ai_a31653 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a206 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a221 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a200 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a11_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a0 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a0COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a1 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a1COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a2 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a2COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a3 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a3COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a4 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a4COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a5 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a5COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a6 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a6COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a7 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a7COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a8 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a8COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a9 : std_logic;
SIGNAL inst_com_ADC_RC_awren : std_logic;
SIGNAL rtl_a0 : std_logic;
SIGNAL inst_com_ADC_RC_ai_a21 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a0_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a1_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a2_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a3_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a5_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a6_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a9_a_areg0 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a7_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a10_a_areg0 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a8_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1754 : std_logic;
SIGNAL slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a0_a_a2 : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL OneSPE_acombout : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL inst_flash_ADC_adisc : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a16_a : std_logic;
SIGNAL inst_flash_ADC_ai_a3 : std_logic;
SIGNAL inst_flash_ADC_ai_a5 : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a0 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a0_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a0COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a1 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a1_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a1COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a2 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a2_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a2COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a3 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a3_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a3COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a4 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a4_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a4COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a5 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a5_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a5COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a6 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a6_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a6COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a7 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a7_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a7COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a8 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a8_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a8COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a9 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a9_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a_a39 : std_logic;
SIGNAL inst_flash_ADC_awren : std_logic;
SIGNAL rtl_a1 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a1_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a2_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a3_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a4_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a5_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a6_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a7_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a8_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1760 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1742 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL slaveregister_inst_ai_a1739 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2265 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a19 : std_logic;
SIGNAL a_aGND : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a1COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a2 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a2COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a3 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a3COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a4 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a4COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a5 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a5COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a6 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a6COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a7 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a7COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a8 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a8COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a9 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a9COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a10 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a10COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a11 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a11COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a12 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a12COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a13 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a13COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a14 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a14COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a15 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a15COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a16 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a57 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a44 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a30 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a35 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a198 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a16COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a17 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a17COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a18 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a18COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a19 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a19COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a20 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a20COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a21 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a21COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a22 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a22COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a23 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a23COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a24 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a95 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a24COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a25 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a25COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a26 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a26COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a27 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a27COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a28 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a28COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a29 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a29COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a30 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a30COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a31 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a31COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a32 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a149 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a74 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a120 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a203 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1697 : std_logic;
SIGNAL MultiSPE_acombout : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1694 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a880 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a170 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1691 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a_a172 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a_a4 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1730 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_3_a8 : std_logic;
SIGNAL inst_hit_counter_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a19 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a1 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a1COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a2 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a2COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a3 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a3COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a4 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a4COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a5 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a5COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a6 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a6COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a7 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a7COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a8 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a8COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a9 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a9COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a10 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a10COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a11 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a11COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a12 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a12COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a13 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a13COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a14 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a14COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a15 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a15COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a16 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a16COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a17 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a17COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a18 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a18COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a19 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a19COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a20 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a20COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a21 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a21COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a22 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a22COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a23 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a23COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a24 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a95 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a24COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a25 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a25COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a26 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a26COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a27 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a27COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a28 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a120 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a28COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a29 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a29COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a30 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a30COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a31 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a31COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a32 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a149 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a74 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a203 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a57 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a44 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a30 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a35 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a198 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1709 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a_a221 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1706 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1703 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1715 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1721 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a14 : std_logic;
SIGNAL TriggerComplete_0_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_216_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a39 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a237 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a83 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a239 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a53 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a238 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a129 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a240 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_222_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_310_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a83 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a239 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a39 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a237 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a53 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a238 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a129 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a240 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_234 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a32 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a134 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a252 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a58 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a250 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a88 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a251 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a44 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a249 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_75_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_87_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a253 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_222_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_223_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_199_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1718 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1 : std_logic;
SIGNAL rtl_a1898 : std_logic;
SIGNAL slaveregister_inst_aMux_1426_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a31627 : std_logic;
SIGNAL ATWD1_D_a1_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_87_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL TriggerComplete_1_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_222_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_222_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_223_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_199_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_216_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a83 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a239 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a53 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a238 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a39 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a237 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a129 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a240 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_310_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a53 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a238 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a83 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a239 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a39 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a237 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a129 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a240 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_234 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a32 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a88 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a251 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a134 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a252 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a58 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a250 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_75_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a44 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a249 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a253 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD1_D_a2_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD1_D_a3_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD1_D_a4_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL ATWD1_D_a9_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD1_D_a8_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD1_D_a7_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD1_D_a6_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD1_D_a5_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL ATWD1_D_a0_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a31632 : std_logic;
SIGNAL slaveregister_inst_ai_a5360 : std_logic;
SIGNAL atwd1_adata_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_177_a113 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a31630 : std_logic;
SIGNAL atwd1_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_175_a112 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd1_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_173_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_177_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd1_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_171_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd1_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_169_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd1_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_167_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd1_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_165_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd1_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_163_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd1_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_161_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd1_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a5357 : std_logic;
SIGNAL ATWD0_D_a0_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL ATWD0_D_a5_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD0_D_a9_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD0_D_a6_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD0_D_a8_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD0_D_a7_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD0_D_a4_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL ATWD0_D_a3_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD0_D_a1_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD0_D_a2_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd0_adata_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_177_a113 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd0_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_175_a112 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd0_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_177_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_173_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd0_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_171_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd0_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_169_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd0_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_167_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd0_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_165_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd0_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_163_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd0_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_161_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd0_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a7870 : std_logic;
SIGNAL slaveregister_inst_ai_a31712 : std_logic;
SIGNAL slaveregister_inst_ai_a7340 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1844 : std_logic;
SIGNAL slaveregister_inst_ai_a7189 : std_logic;
SIGNAL slaveregister_inst_ai_a7348 : std_logic;
SIGNAL COM_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a1_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a1_a_a5 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1841 : std_logic;
SIGNAL slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a879 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1817 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1805 : std_logic;
SIGNAL slaveregister_inst_ai_a1808 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_0_a8 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1796 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1793 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1790 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1784 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1781 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1778 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL slaveregister_inst_ai_a1823 : std_logic;
SIGNAL slaveregister_inst_ai_a1829 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2274 : std_logic;
SIGNAL rtl_a1910 : std_logic;
SIGNAL FLASH_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1847 : std_logic;
SIGNAL slaveregister_inst_aMux_1425_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL atwd0_adata_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a8128 : std_logic;
SIGNAL slaveregister_inst_ai_a31714 : std_logic;
SIGNAL slaveregister_inst_ai_a7347 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7355 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1931 : std_logic;
SIGNAL slaveregister_inst_ai_a7199 : std_logic;
SIGNAL COM_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a2_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a2_a_a8 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1928 : std_logic;
SIGNAL slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1934 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1895 : std_logic;
SIGNAL slaveregister_inst_ai_a878 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1889 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1883 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1880 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1877 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1868 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1871 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1865 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_3_a10 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a1916 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL slaveregister_inst_ai_a1913 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2283 : std_logic;
SIGNAL rtl_a1922 : std_logic;
SIGNAL slaveregister_inst_aMux_1424_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd0_adata_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a8386 : std_logic;
SIGNAL slaveregister_inst_ai_a31716 : std_logic;
SIGNAL slaveregister_inst_ai_a7354 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a2018 : std_logic;
SIGNAL slaveregister_inst_ai_a7209 : std_logic;
SIGNAL slaveregister_inst_ai_a7362 : std_logic;
SIGNAL atwd1_adata_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL atwd0_adata_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a8644 : std_logic;
SIGNAL slaveregister_inst_ai_a31718 : std_logic;
SIGNAL FLASH_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a2021 : std_logic;
SIGNAL COM_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a3_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a3_a_a11 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a2015 : std_logic;
SIGNAL slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1982 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1979 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_0_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a877 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1964 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1970 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1967 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1952 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1955 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1958 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1991 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL slaveregister_inst_ai_a1997 : std_logic;
SIGNAL slaveregister_inst_ai_a2003 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2292 : std_logic;
SIGNAL rtl_a1934 : std_logic;
SIGNAL slaveregister_inst_aMux_1423_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7361 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2105 : std_logic;
SIGNAL slaveregister_inst_ai_a7219 : std_logic;
SIGNAL slaveregister_inst_ai_a7369 : std_logic;
SIGNAL COM_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a4_a_a14 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2102 : std_logic;
SIGNAL slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2042 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2045 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2039 : std_logic;
SIGNAL slaveregister_inst_ai_a876 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_2_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2057 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2054 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2051 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2063 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2069 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2078 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL slaveregister_inst_ai_a2087 : std_logic;
SIGNAL slaveregister_inst_ai_a2090 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2301 : std_logic;
SIGNAL rtl_a1946 : std_logic;
SIGNAL FLASH_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2108 : std_logic;
SIGNAL slaveregister_inst_aMux_1422_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL atwd0_adata_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a8902 : std_logic;
SIGNAL slaveregister_inst_ai_a31720 : std_logic;
SIGNAL slaveregister_inst_ai_a7368 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2192 : std_logic;
SIGNAL slaveregister_inst_ai_a7229 : std_logic;
SIGNAL slaveregister_inst_ai_a7376 : std_logic;
SIGNAL atwd0_adata_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL atwd1_adata_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a9160 : std_logic;
SIGNAL slaveregister_inst_ai_a31722 : std_logic;
SIGNAL COM_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a5_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a5_a_a17 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2189 : std_logic;
SIGNAL slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2129 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2132 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2126 : std_logic;
SIGNAL slaveregister_inst_ai_a875 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2153 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2156 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_0_a8 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2138 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2141 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2144 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2165 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL slaveregister_inst_ai_a2171 : std_logic;
SIGNAL slaveregister_inst_ai_a2177 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2310 : std_logic;
SIGNAL rtl_a1958 : std_logic;
SIGNAL FLASH_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2195 : std_logic;
SIGNAL slaveregister_inst_aMux_1421_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7375 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7383 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2279 : std_logic;
SIGNAL slaveregister_inst_ai_a7239 : std_logic;
SIGNAL atwd1_adata_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL atwd0_adata_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a9418 : std_logic;
SIGNAL slaveregister_inst_ai_a31724 : std_logic;
SIGNAL COM_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a6_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a6_a_a20 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2276 : std_logic;
SIGNAL slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2282 : std_logic;
SIGNAL slaveregister_inst_ai_a874 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2243 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2237 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2225 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2228 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2231 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2213 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2219 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2216 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2252 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2264 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL slaveregister_inst_ai_a2261 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2319 : std_logic;
SIGNAL rtl_a1970 : std_logic;
SIGNAL slaveregister_inst_aMux_1420_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7382 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7390 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2366 : std_logic;
SIGNAL slaveregister_inst_ai_a7249 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd1_adata_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd0_adata_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a9676 : std_logic;
SIGNAL slaveregister_inst_ai_a31726 : std_logic;
SIGNAL COM_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a7_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a7_a_a23 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2363 : std_logic;
SIGNAL slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2369 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2312 : std_logic;
SIGNAL slaveregister_inst_ai_a873 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2318 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2315 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2327 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2330 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_0_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2339 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_3_a8 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2306 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2303 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2300 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL slaveregister_inst_ai_a2345 : std_logic;
SIGNAL slaveregister_inst_ai_a2351 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2328 : std_logic;
SIGNAL rtl_a1982 : std_logic;
SIGNAL slaveregister_inst_aMux_1419_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7389 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7397 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2453 : std_logic;
SIGNAL slaveregister_inst_ai_a7259 : std_logic;
SIGNAL atwd1_adata_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL atwd0_adata_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a9934 : std_logic;
SIGNAL slaveregister_inst_ai_a31728 : std_logic;
SIGNAL COM_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a8_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a8_a_a26 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2450 : std_logic;
SIGNAL slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2456 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2426 : std_logic;
SIGNAL slaveregister_inst_ai_a872 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_3_a8 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2393 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2390 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2387 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2402 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2405 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2399 : std_logic;
SIGNAL COINC_DOWN_A_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2408 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2411 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2417 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2414 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2438 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL slaveregister_inst_ai_a2435 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2337 : std_logic;
SIGNAL rtl_a1994 : std_logic;
SIGNAL slaveregister_inst_aMux_1418_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7396 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7404 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2540 : std_logic;
SIGNAL slaveregister_inst_ai_a7269 : std_logic;
SIGNAL COM_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a9_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a9_a_a29 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2537 : std_logic;
SIGNAL slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2474 : std_logic;
SIGNAL COINC_DOWN_ABAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2483 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2480 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2477 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2504 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2501 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_0_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a871 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2489 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2492 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2486 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2513 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2525 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL slaveregister_inst_ai_a2519 : std_logic;
SIGNAL slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2346 : std_logic;
SIGNAL rtl_a2006 : std_logic;
SIGNAL FLASH_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a9_a_a29 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2543 : std_logic;
SIGNAL slaveregister_inst_aMux_1417_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a9_a_a29 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL atwd0_adata_sig_a9_a_a29 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a10192 : std_logic;
SIGNAL slaveregister_inst_ai_a31730 : std_logic;
SIGNAL slaveregister_inst_ai_a7403 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2627 : std_logic;
SIGNAL slaveregister_inst_ai_a7279 : std_logic;
SIGNAL slaveregister_inst_ai_a7411 : std_logic;
SIGNAL COM_AD_OTR_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_OTR_int : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a10_a_a32 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2624 : std_logic;
SIGNAL slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a870 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2585 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2591 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_0_a1 : std_logic;
SIGNAL COINC_DOWN_B_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2582 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2573 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2579 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2576 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2561 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2564 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2567 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2600 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL slaveregister_inst_ai_a2609 : std_logic;
SIGNAL slaveregister_inst_ai_a2612 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2355 : std_logic;
SIGNAL rtl_a2018 : std_logic;
SIGNAL FLASH_NCO_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a10_a_a32 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2630 : std_logic;
SIGNAL slaveregister_inst_aMux_1416_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a10_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL atwd1_adata_sig_a10_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a10450 : std_logic;
SIGNAL slaveregister_inst_ai_a31732 : std_logic;
SIGNAL slaveregister_inst_ai_a7410 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7418 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2714 : std_logic;
SIGNAL slaveregister_inst_ai_a7289 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a11_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2717 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a11_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2711 : std_logic;
SIGNAL slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2687 : std_logic;
SIGNAL slaveregister_inst_ai_a869 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_3_a8 : std_logic;
SIGNAL COINC_DOWN_BBAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2657 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2654 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2651 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2648 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_1_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2660 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2663 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2666 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2675 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2678 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_0_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2699 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL slaveregister_inst_ai_a2693 : std_logic;
SIGNAL slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2364 : std_logic;
SIGNAL rtl_a2030 : std_logic;
SIGNAL slaveregister_inst_aMux_1415_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a11_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL atwd0_adata_sig_a11_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a10708 : std_logic;
SIGNAL slaveregister_inst_ai_a31734 : std_logic;
SIGNAL slaveregister_inst_ai_a7417 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7425 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2801 : std_logic;
SIGNAL slaveregister_inst_ai_a7299 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a12_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2798 : std_logic;
SIGNAL slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2747 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2750 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2753 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_UP_A_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2756 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2759 : std_logic;
SIGNAL slaveregister_inst_ai_a868 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2765 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2774 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_3_a8 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2738 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2741 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2735 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL slaveregister_inst_ai_a2783 : std_logic;
SIGNAL slaveregister_inst_ai_a2786 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2373 : std_logic;
SIGNAL rtl_a2042 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a12_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2804 : std_logic;
SIGNAL slaveregister_inst_aMux_1414_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a12_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL atwd0_adata_sig_a12_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a10966 : std_logic;
SIGNAL slaveregister_inst_ai_a31736 : std_logic;
SIGNAL slaveregister_inst_ai_a7424 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2888 : std_logic;
SIGNAL slaveregister_inst_ai_a7309 : std_logic;
SIGNAL slaveregister_inst_ai_a7432 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a13_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2891 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a13_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2885 : std_logic;
SIGNAL slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a867 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2861 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_3_a8 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2828 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2825 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_UP_ABAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2831 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2822 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_1_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2840 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2837 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2834 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2852 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2849 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_0_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2873 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL slaveregister_inst_ai_a2867 : std_logic;
SIGNAL slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2382 : std_logic;
SIGNAL rtl_a2054 : std_logic;
SIGNAL slaveregister_inst_aMux_1413_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a13_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL atwd0_adata_sig_a13_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a11224 : std_logic;
SIGNAL slaveregister_inst_ai_a31738 : std_logic;
SIGNAL slaveregister_inst_ai_a7431 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7439 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2975 : std_logic;
SIGNAL slaveregister_inst_ai_a7319 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a14_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2972 : std_logic;
SIGNAL slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2927 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2924 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2921 : std_logic;
SIGNAL COINC_UP_B_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2930 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2939 : std_logic;
SIGNAL slaveregister_inst_ai_a866 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2933 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2948 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_3_a8 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2915 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2912 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2909 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2960 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL slaveregister_inst_ai_a2957 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a8 : std_logic;
SIGNAL rtl_a2391 : std_logic;
SIGNAL rtl_a2066 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a14_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2978 : std_logic;
SIGNAL slaveregister_inst_aMux_1412_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a14_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL atwd0_adata_sig_a14_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a11482 : std_logic;
SIGNAL slaveregister_inst_ai_a31740 : std_logic;
SIGNAL slaveregister_inst_ai_a7438 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7446 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3062 : std_logic;
SIGNAL slaveregister_inst_ai_a7329 : std_logic;
SIGNAL slaveregister_inst_ai_a865 : std_logic;
SIGNAL slaveregister_inst_ai_a3047 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL slaveregister_inst_ai_a3041 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a1 : std_logic;
SIGNAL rtl_a2400 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a3014 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3011 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a3008 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3023 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3026 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_0_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a3002 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2999 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2996 : std_logic;
SIGNAL COINC_UP_BBAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a3005 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3035 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1079_rtl_1_rtl_4_a1 : std_logic;
SIGNAL rtl_a2078 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a15_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3059 : std_logic;
SIGNAL slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a15_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3065 : std_logic;
SIGNAL slaveregister_inst_aMux_1411_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a15_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL atwd1_adata_sig_a15_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a11740 : std_logic;
SIGNAL slaveregister_inst_ai_a31742 : std_logic;
SIGNAL slaveregister_inst_ai_a7445 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a31636 : std_logic;
SIGNAL slaveregister_inst_ai_a29024 : std_logic;
SIGNAL slaveregister_inst_ai_a29023 : std_logic;
SIGNAL slaveregister_inst_ai_a29025 : std_logic;
SIGNAL slaveregister_inst_ai_a29185 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a202 : std_logic;
SIGNAL slaveregister_inst_ai_a31743 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a3083 : std_logic;
SIGNAL slaveregister_inst_ai_a951 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a3122 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a3098 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a3107 : std_logic;
SIGNAL slaveregister_inst_ai_a3113 : std_logic;
SIGNAL inst_flash_ADC_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a3110 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a21307 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a16_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a3149 : std_logic;
SIGNAL slaveregister_inst_ai_a950 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a3176 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a3170 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a3158 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a3185 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a21469 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a17_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a3209 : std_logic;
SIGNAL slaveregister_inst_ai_a949 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a3239 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a3233 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a3224 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a3248 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a21631 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a3284 : std_logic;
SIGNAL slaveregister_inst_ai_a948 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a3302 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a3296 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a3311 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a3275 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1075_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a21793 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a947 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3335 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3365 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3359 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3350 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3374 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a21955 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a20_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a946 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3428 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3422 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3410 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3437 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3401 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22117 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a21_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a945 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3500 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3461 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3476 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3491 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3485 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22279 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a22_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a944 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3536 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3548 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3554 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3563 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3527 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22441 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a23_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a943 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3626 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3587 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_2_a1 : std_logic;
SIGNAL FL_ATTN_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a3608 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3602 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3617 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3611 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22606 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a24_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3653 : std_logic;
SIGNAL slaveregister_inst_ai_a942 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3689 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3662 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3680 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3674 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1069_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22768 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a25_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a941 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3737 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3743 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3728 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3713 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3752 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22930 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a26_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3779 : std_logic;
SIGNAL slaveregister_inst_ai_a940 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3815 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3806 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3800 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3788 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23092 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a27_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a939 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3878 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3839 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3863 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3869 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_0_a1 : std_logic;
SIGNAL FL_TDO_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a3860 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3854 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23257 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a28_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3941 : std_logic;
SIGNAL slaveregister_inst_ai_a938 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3914 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3926 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3932 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3905 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1065_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23419 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a29_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3965 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a937 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3995 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3989 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3980 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a4004 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23581 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a30_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a4067 : std_logic;
SIGNAL slaveregister_inst_ai_a936 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a4031 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a4040 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a4052 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a4058 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23751 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_619_a12 : std_logic;
SIGNAL ahb_slave_inst_aSelect_619_a136 : std_logic;
SIGNAL ahb_slave_inst_amasterhresp_a0_a_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a226 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a223 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a229 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a5 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a570 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a220 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a4 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a683 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a4_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a6 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a665 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a7 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a547 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a214 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a6_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a59 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a7 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a656 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a520 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a46 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a719 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a232 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a602 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a0COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a710 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a2 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a594 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a3 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a692 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a4 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a578 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_26_a11 : std_logic;
SIGNAL com_DAC_TX_inst_aup : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a3 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a586 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a2 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a701 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a51 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a5 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a674 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a6 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a562 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a217 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a5_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_26_a6 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a7COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a8 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a539 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_rtl_1_a397 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a609 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a8 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a466 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a10 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_50_a10 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a505 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a640 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4730 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a485 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a622 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4844 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_50_a76 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_139_a10 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a631 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_50_a15 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a495 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4727 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a_a126 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a456 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a9 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_143_a105 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_144_a103 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_147_a103 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_148_a103 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_153_a10 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a1 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a_a1 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a2 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_152_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a3 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_151_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a4 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_150_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a5 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_149_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a4_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a6 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a5_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a7 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a6_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a7COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a8 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_146_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a8COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a9 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_145_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a8_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a9COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a10 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a9_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a10COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a11 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4754 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4856 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4855 : std_logic;
SIGNAL com_DAC_TX_inst_anormal_a1 : std_logic;
SIGNAL com_DAC_TX_inst_anormal : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4746 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a509 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a13_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a560 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a12_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a11_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a10_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a9_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a8_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a7_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a208 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a6_a_areg0 : std_logic;
SIGNAL inst_rs486_aHDV_RxENA_areg0 : std_logic;
SIGNAL inst_rs486_aSelect_229_a19 : std_logic;
SIGNAL inst_rs486_aadd_6_a1 : std_logic;
SIGNAL inst_rs486_acount_a0_a : std_logic;
SIGNAL inst_rs486_aadd_6_a1COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a2 : std_logic;
SIGNAL inst_rs486_acount_a1_a : std_logic;
SIGNAL inst_rs486_aadd_6_a2COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a3 : std_logic;
SIGNAL inst_rs486_acount_a2_a : std_logic;
SIGNAL inst_rs486_aadd_6_a3COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a4 : std_logic;
SIGNAL inst_rs486_acount_a3_a : std_logic;
SIGNAL inst_rs486_aadd_6_a4COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a5 : std_logic;
SIGNAL inst_rs486_acount_a4_a : std_logic;
SIGNAL inst_rs486_aadd_6_a5COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a6 : std_logic;
SIGNAL inst_rs486_acount_a5_a : std_logic;
SIGNAL inst_rs486_aadd_6_a6COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a7 : std_logic;
SIGNAL inst_rs486_acount_a6_a : std_logic;
SIGNAL inst_rs486_aadd_6_a7COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a8 : std_logic;
SIGNAL inst_rs486_acount_a7_a : std_logic;
SIGNAL inst_rs486_aadd_6_a8COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a9 : std_logic;
SIGNAL inst_rs486_acount_a8_a : std_logic;
SIGNAL inst_rs486_aadd_6_a9COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a10 : std_logic;
SIGNAL inst_rs486_acount_a9_a : std_logic;
SIGNAL inst_rs486_aadd_6_a10COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a11 : std_logic;
SIGNAL inst_rs486_acount_a10_a : std_logic;
SIGNAL inst_rs486_aadd_6_a11COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a12 : std_logic;
SIGNAL inst_rs486_acount_a11_a : std_logic;
SIGNAL inst_rs486_aadd_6_a12COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a13 : std_logic;
SIGNAL inst_rs486_acount_a12_a : std_logic;
SIGNAL inst_rs486_aadd_6_a13COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a14 : std_logic;
SIGNAL inst_rs486_acount_a13_a : std_logic;
SIGNAL inst_rs486_aadd_6_a14COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a15 : std_logic;
SIGNAL inst_rs486_acount_a14_a : std_logic;
SIGNAL inst_rs486_aadd_6_a15COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a16 : std_logic;
SIGNAL inst_rs486_acount_a15_a : std_logic;
SIGNAL inst_rs486_aadd_6_a16COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a17 : std_logic;
SIGNAL inst_rs486_acount_a16_a : std_logic;
SIGNAL inst_rs486_aadd_6_a17COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a18 : std_logic;
SIGNAL inst_rs486_acount_a17_a : std_logic;
SIGNAL inst_rs486_aadd_6_a18COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a19 : std_logic;
SIGNAL inst_rs486_acount_a18_a : std_logic;
SIGNAL inst_rs486_aadd_6_a19COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a20 : std_logic;
SIGNAL inst_rs486_acount_a19_a : std_logic;
SIGNAL inst_rs486_aadd_6_a20COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a21 : std_logic;
SIGNAL inst_rs486_acount_a20_a : std_logic;
SIGNAL inst_rs486_aadd_6_a21COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a22 : std_logic;
SIGNAL inst_rs486_acount_a21_a : std_logic;
SIGNAL inst_rs486_aadd_6_a22COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a23 : std_logic;
SIGNAL inst_rs486_acount_a22_a : std_logic;
SIGNAL inst_rs486_aadd_6_a23COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a24 : std_logic;
SIGNAL inst_rs486_acount_a23_a : std_logic;
SIGNAL inst_rs486_aadd_6_a24COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a25 : std_logic;
SIGNAL inst_rs486_acount_a24_a : std_logic;
SIGNAL inst_rs486_aadd_6_a25COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a26 : std_logic;
SIGNAL inst_rs486_acount_a25_a : std_logic;
SIGNAL inst_rs486_aadd_6_a26COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a27 : std_logic;
SIGNAL inst_rs486_acount_a26_a : std_logic;
SIGNAL inst_rs486_aadd_6_a27COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a28 : std_logic;
SIGNAL inst_rs486_acount_a27_a : std_logic;
SIGNAL inst_rs486_aadd_6_a28COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a29 : std_logic;
SIGNAL inst_rs486_acount_a28_a : std_logic;
SIGNAL inst_rs486_aadd_6_a29COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a30 : std_logic;
SIGNAL inst_rs486_acount_a29_a : std_logic;
SIGNAL inst_rs486_aadd_6_a30COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a31 : std_logic;
SIGNAL inst_rs486_acount_a30_a : std_logic;
SIGNAL inst_rs486_aadd_6_a31COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a32 : std_logic;
SIGNAL inst_rs486_acount_a31_a : std_logic;
SIGNAL inst_rs486_ai_a627 : std_logic;
SIGNAL inst_rs486_ai_a826 : std_logic;
SIGNAL inst_rs486_ai_a671 : std_logic;
SIGNAL inst_rs486_ai_a828 : std_logic;
SIGNAL inst_rs486_ai_a641 : std_logic;
SIGNAL inst_rs486_ai_a827 : std_logic;
SIGNAL inst_rs486_ai_a717 : std_logic;
SIGNAL inst_rs486_ai_a829 : std_logic;
SIGNAL inst_rs486_ai_a588 : std_logic;
SIGNAL inst_rs486_astate_a8 : std_logic;
SIGNAL inst_rs486_astate_a9 : std_logic;
SIGNAL inst_rs486_astate_a10 : std_logic;
SIGNAL inst_rs486_aHDV_TxENA_areg0 : std_logic;
SIGNAL inst_rs486_apulse_a0 : std_logic;
SIGNAL inst_rs486_apulse : std_logic;
SIGNAL inst_rs486_ai_a413 : std_logic;
SIGNAL inst_rs486_ai_a621 : std_logic;
SIGNAL inst_rs486_aHDV_IN_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aset_sig : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd0_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_242_a66 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL CLK1p_acombout : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd0_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_211_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_217_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_217_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a46 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_211_a42 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aset_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd1_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_242_a66 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd1_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd1_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_211_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_217_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_217_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a46 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_211_a42 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_0_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_0_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_1_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_1_a1 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_4_a0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_3_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_3_a1 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_2_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_2_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_o : std_logic;
SIGNAL inst_fe_testpulse_acnt_oo : std_logic;
SIGNAL inst_fe_testpulse_ai_a0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old : std_logic;
SIGNAL inst_fe_testpulse_atick_old0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old1 : std_logic;
SIGNAL inst_fe_testpulse_ai_a21 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a10 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a67 : std_logic;
SIGNAL inst_fe_r2r_ai_a254 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a231 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a67 : std_logic;
SIGNAL inst_fe_r2r_ai_a1419 : std_logic;
SIGNAL inst_fe_r2r_ai_a2759 : std_logic;
SIGNAL inst_fe_r2r_ai_a1424 : std_logic;
SIGNAL inst_fe_r2r_ai_a2752 : std_logic;
SIGNAL inst_fe_r2r_acntn_a3_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2753 : std_logic;
SIGNAL inst_fe_r2r_astate_a11 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a15 : std_logic;
SIGNAL inst_fe_r2r_ai_a2849 : std_logic;
SIGNAL inst_fe_r2r_ai_a123 : std_logic;
SIGNAL inst_fe_r2r_acntn_a2_a : std_logic;
SIGNAL inst_fe_r2r_aSelect_75_a24 : std_logic;
SIGNAL inst_fe_r2r_ai_a239 : std_logic;
SIGNAL inst_fe_r2r_ai_a2861 : std_logic;
SIGNAL inst_fe_r2r_ai_a129 : std_logic;
SIGNAL inst_fe_r2r_acntn_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a135 : std_logic;
SIGNAL inst_fe_r2r_ai_a2873 : std_logic;
SIGNAL inst_fe_r2r_acntn_a0_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2758 : std_logic;
SIGNAL inst_fe_r2r_astate_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a205 : std_logic;
SIGNAL inst_fe_r2r_ai_a2808 : std_logic;
SIGNAL inst_fe_r2r_acntp_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2757 : std_logic;
SIGNAL inst_fe_r2r_aSelect_75_a1 : std_logic;
SIGNAL inst_fe_r2r_astate_a8 : std_logic;
SIGNAL inst_fe_r2r_astate_a9 : std_logic;
SIGNAL inst_fe_r2r_ai_a2754 : std_logic;
SIGNAL inst_fe_r2r_ai_a2755 : std_logic;
SIGNAL inst_fe_r2r_ai_a2820 : std_logic;
SIGNAL inst_fe_r2r_acntp_a0_a : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a15 : std_logic;
SIGNAL inst_fe_r2r_ai_a99 : std_logic;
SIGNAL inst_fe_r2r_ai_a2796 : std_logic;
SIGNAL inst_fe_r2r_acntp_a2_a : std_logic;
SIGNAL inst_fe_r2r_ai_a879 : std_logic;
SIGNAL inst_fe_r2r_ai_a884 : std_logic;
SIGNAL inst_fe_r2r_ai_a2750 : std_logic;
SIGNAL inst_fe_r2r_acntp_a3_a : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_ai_a59 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 : std_logic;
SIGNAL inst_r2r_aadd_11_a0 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a161 : std_logic;
SIGNAL inst_r2r_aadd_23_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a2 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a101 : std_logic;
SIGNAL inst_r2r_aadd_11_a0COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a1 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a152 : std_logic;
SIGNAL inst_r2r_acnt_a1_a : std_logic;
SIGNAL inst_r2r_aadd_11_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a3 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a134 : std_logic;
SIGNAL inst_r2r_aadd_23_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a4 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a85 : std_logic;
SIGNAL inst_r2r_acnt_a3_a : std_logic;
SIGNAL inst_r2r_aadd_11_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a116 : std_logic;
SIGNAL inst_r2r_aadd_23_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a6 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a69 : std_logic;
SIGNAL inst_r2r_acnt_a5_a : std_logic;
SIGNAL inst_r2r_areduce_nor_21_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_a1 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a109 : std_logic;
SIGNAL inst_r2r_acnt_a0_a : std_logic;
SIGNAL inst_r2r_areduce_nor_10_a55 : std_logic;
SIGNAL inst_r2r_aadd_11_a2 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a143 : std_logic;
SIGNAL inst_r2r_aadd_23_a3 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a93 : std_logic;
SIGNAL inst_r2r_acnt_a2_a : std_logic;
SIGNAL inst_r2r_areduce_nor_21_a10 : std_logic;
SIGNAL inst_r2r_aadd_23_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a77 : std_logic;
SIGNAL inst_r2r_aadd_11_a4 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a125 : std_logic;
SIGNAL inst_r2r_acnt_a4_a : std_logic;
SIGNAL inst_r2r_areduce_nor_10_a40 : std_logic;
SIGNAL inst_r2r_areduce_nor_10 : std_logic;
SIGNAL inst_r2r_areduce_nor_21 : std_logic;
SIGNAL inst_r2r_aup : std_logic;
SIGNAL inst_r2r_aadd_11_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a6 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a59 : std_logic;
SIGNAL inst_r2r_aadd_23_a6COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a7 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_1_a9 : std_logic;
SIGNAL inst_r2r_acnt_a6_a : std_logic;
SIGNAL inst_r2r_aR2BUS_a6_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a5_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a4_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a3_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a2_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a1_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a0_a_areg0 : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_single_led_acnt_old_a10_a : std_logic;
SIGNAL inst_single_led_atick : std_logic;
SIGNAL inst_single_led_aSingleLED_TRIGGER_areg0 : std_logic;
SIGNAL inst_coinc_ai_a9 : std_logic;
SIGNAL inst_coinc_aSelect_509_a13 : std_logic;
SIGNAL inst_coinc_aSelect_540_a13 : std_logic;
SIGNAL inst_coinc_aadd_133_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_133_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a1 : std_logic;
SIGNAL inst_coinc_await_cnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_133_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a2 : std_logic;
SIGNAL inst_coinc_aSelect_538_a23 : std_logic;
SIGNAL inst_coinc_aSelect_538_a24 : std_logic;
SIGNAL inst_coinc_await_cnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_133_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_133_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a4 : std_logic;
SIGNAL inst_coinc_await_cnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_133_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a5 : std_logic;
SIGNAL inst_coinc_await_cnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_133_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a6 : std_logic;
SIGNAL inst_coinc_await_cnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_133_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a7 : std_logic;
SIGNAL inst_coinc_await_cnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_133_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a8 : std_logic;
SIGNAL inst_coinc_await_cnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_133_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a9 : std_logic;
SIGNAL inst_coinc_await_cnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_133_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_133_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a11 : std_logic;
SIGNAL inst_coinc_await_cnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_133_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a12 : std_logic;
SIGNAL inst_coinc_await_cnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_133_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a13 : std_logic;
SIGNAL inst_coinc_await_cnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_133_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a14 : std_logic;
SIGNAL inst_coinc_await_cnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_133_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a15 : std_logic;
SIGNAL inst_coinc_await_cnt_a15_a : std_logic;
SIGNAL inst_coinc_ai_a1194 : std_logic;
SIGNAL inst_coinc_ai_a1550 : std_logic;
SIGNAL inst_coinc_aadd_133_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a16 : std_logic;
SIGNAL inst_coinc_await_cnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_133_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a17 : std_logic;
SIGNAL inst_coinc_await_cnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_133_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a18 : std_logic;
SIGNAL inst_coinc_await_cnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_133_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a19 : std_logic;
SIGNAL inst_coinc_await_cnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_133_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a20 : std_logic;
SIGNAL inst_coinc_await_cnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_133_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a21 : std_logic;
SIGNAL inst_coinc_await_cnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_133_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a22 : std_logic;
SIGNAL inst_coinc_await_cnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_133_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a23_a : std_logic;
SIGNAL inst_coinc_ai_a1164 : std_logic;
SIGNAL inst_coinc_ai_a1549 : std_logic;
SIGNAL inst_coinc_aadd_133_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a24 : std_logic;
SIGNAL inst_coinc_await_cnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_133_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a25 : std_logic;
SIGNAL inst_coinc_await_cnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_133_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a26 : std_logic;
SIGNAL inst_coinc_await_cnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_133_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a27 : std_logic;
SIGNAL inst_coinc_await_cnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_133_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a28 : std_logic;
SIGNAL inst_coinc_await_cnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_133_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a29 : std_logic;
SIGNAL inst_coinc_await_cnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_133_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a30 : std_logic;
SIGNAL inst_coinc_await_cnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_133_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a31 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a : std_logic;
SIGNAL inst_coinc_ai_a1150 : std_logic;
SIGNAL inst_coinc_ai_a1548 : std_logic;
SIGNAL inst_coinc_ai_a1240 : std_logic;
SIGNAL inst_coinc_ai_a1551 : std_logic;
SIGNAL inst_coinc_ai_a1072 : std_logic;
SIGNAL inst_coinc_astate_a10 : std_logic;
SIGNAL inst_coinc_aSelect_543_a4 : std_logic;
SIGNAL inst_coinc_aadd_25_a0 : std_logic;
SIGNAL inst_coinc_acnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_25_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a1 : std_logic;
SIGNAL inst_coinc_acnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_25_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a2 : std_logic;
SIGNAL inst_coinc_acnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_25_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a3 : std_logic;
SIGNAL inst_coinc_acnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_25_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a4 : std_logic;
SIGNAL inst_coinc_aSelect_569_a14 : std_logic;
SIGNAL inst_coinc_acnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_25_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a5 : std_logic;
SIGNAL inst_coinc_acnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_25_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a6 : std_logic;
SIGNAL inst_coinc_aSelect_567_a14 : std_logic;
SIGNAL inst_coinc_acnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_25_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a7 : std_logic;
SIGNAL inst_coinc_aSelect_566_a10 : std_logic;
SIGNAL inst_coinc_acnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_25_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a8 : std_logic;
SIGNAL inst_coinc_aSelect_565_a10 : std_logic;
SIGNAL inst_coinc_acnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_25_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a9 : std_logic;
SIGNAL inst_coinc_aSelect_564_a10 : std_logic;
SIGNAL inst_coinc_acnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_25_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a10 : std_logic;
SIGNAL inst_coinc_aSelect_563_a10 : std_logic;
SIGNAL inst_coinc_acnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_25_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a11 : std_logic;
SIGNAL inst_coinc_acnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_25_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a12 : std_logic;
SIGNAL inst_coinc_acnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_25_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a13 : std_logic;
SIGNAL inst_coinc_acnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_25_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a14 : std_logic;
SIGNAL inst_coinc_acnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_25_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a15 : std_logic;
SIGNAL inst_coinc_acnt_a15_a : std_logic;
SIGNAL inst_coinc_aadd_25_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a16 : std_logic;
SIGNAL inst_coinc_acnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_25_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a17 : std_logic;
SIGNAL inst_coinc_acnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_25_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a18 : std_logic;
SIGNAL inst_coinc_acnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_25_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a19 : std_logic;
SIGNAL inst_coinc_acnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_25_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a20 : std_logic;
SIGNAL inst_coinc_acnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_25_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a21 : std_logic;
SIGNAL inst_coinc_acnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_25_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a22 : std_logic;
SIGNAL inst_coinc_acnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_25_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a23 : std_logic;
SIGNAL inst_coinc_acnt_a23_a : std_logic;
SIGNAL inst_coinc_ai_a1350 : std_logic;
SIGNAL inst_coinc_ai_a1553 : std_logic;
SIGNAL inst_coinc_ai_a1380 : std_logic;
SIGNAL inst_coinc_ai_a1554 : std_logic;
SIGNAL inst_coinc_aadd_25_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a24 : std_logic;
SIGNAL inst_coinc_acnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_25_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a25 : std_logic;
SIGNAL inst_coinc_acnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_25_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a26 : std_logic;
SIGNAL inst_coinc_acnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_25_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a27 : std_logic;
SIGNAL inst_coinc_acnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_25_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a28 : std_logic;
SIGNAL inst_coinc_acnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_25_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a29 : std_logic;
SIGNAL inst_coinc_acnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_25_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a30 : std_logic;
SIGNAL inst_coinc_acnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_25_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a31 : std_logic;
SIGNAL inst_coinc_acnt_a31_a : std_logic;
SIGNAL inst_coinc_ai_a1336 : std_logic;
SIGNAL inst_coinc_ai_a1552 : std_logic;
SIGNAL inst_coinc_ai_a1426 : std_logic;
SIGNAL inst_coinc_ai_a1555 : std_logic;
SIGNAL inst_coinc_ai_a1073 : std_logic;
SIGNAL inst_coinc_ai_a462 : std_logic;
SIGNAL inst_coinc_astate_a8 : std_logic;
SIGNAL inst_coinc_ai_a483 : std_logic;
SIGNAL inst_coinc_astate_a9 : std_logic;
SIGNAL inst_coinc_ai_a13 : std_logic;
SIGNAL inst_coinc_alast_down : std_logic;
SIGNAL inst_coinc_alast_down_pol_a8 : std_logic;
SIGNAL inst_coinc_alast_down_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 : std_logic;
SIGNAL inst_coinc_ai_a522 : std_logic;
SIGNAL inst_coinc_aSelect_509_a4 : std_logic;
SIGNAL inst_coinc_ai_a315 : std_logic;
SIGNAL inst_coinc_alast_up_pol_a4 : std_logic;
SIGNAL inst_coinc_alast_up_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_UP_areg0 : std_logic;
SIGNAL inst_coinc_ai_a345 : std_logic;
SIGNAL inst_coinc_ai_a316 : std_logic;
SIGNAL PGM_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL NOT_ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL NOT_inst_ROC_aRST_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_1_local_a0_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_1_local_a11_a : std_logic;
SIGNAL NOT_inst_fe_testpulse_ai_a21 : std_logic;
SIGNAL NOT_inst_fe_r2r_ai_a59 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a1_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_1_local_a4_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a9_a : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aOneSPE1 : std_logic;

BEGIN

ww_CLK3p <= CLK3p;
ww_CLK4p <= CLK4p;
ww_HDV_Rx <= HDV_Rx;
ww_COINC_UP_B <= COINC_UP_B;
ww_COINC_UP_BBAR <= COINC_UP_BBAR;
ww_COINC_UP_ABAR <= COINC_UP_ABAR;
ww_COINC_UP_A <= COINC_UP_A;
ww_COINC_DOWN_B <= COINC_DOWN_B;
ww_COINC_DOWN_BBAR <= COINC_DOWN_BBAR;
ww_COINC_DOWN_A <= COINC_DOWN_A;
ww_COINC_DOWN_ABAR <= COINC_DOWN_ABAR;
ww_FL_ATTN <= FL_ATTN;
ww_FL_TDO <= FL_TDO;
ww_CLK2p <= CLK2p;
ww_OneSPE <= OneSPE;
ww_FLASH_AD_D <= FLASH_AD_D;
ww_FLASH_NCO <= FLASH_NCO;
ww_CLK1p <= CLK1p;
ww_MultiSPE <= MultiSPE;
ww_ATWD1_D <= ATWD1_D;
ww_ATWD0_D <= ATWD0_D;
ww_COM_AD_D <= COM_AD_D;
ww_COM_AD_OTR <= COM_AD_OTR;
ww_TriggerComplete_0 <= TriggerComplete_0;
ww_TriggerComplete_1 <= TriggerComplete_1;
ww_UARTRXD <= UARTRXD;
ww_INTEXTPIN <= INTEXTPIN;
ww_UARTDSRN <= UARTDSRN;
ww_UARTCTSN <= UARTCTSN;
ww_EBIACK <= EBIACK;
ww_CLK_REF <= CLK_REF;
ww_nPOR <= nPOR;
CLKLK_OUT2p <= ww_CLKLK_OUT2p;
COM_TX_SLEEP <= ww_COM_TX_SLEEP;
COM_DB <= ww_COM_DB;
HDV_RxENA <= ww_HDV_RxENA;
HDV_TxENA <= ww_HDV_TxENA;
HDV_IN <= ww_HDV_IN;
FLASH_AD_STBY <= ww_FLASH_AD_STBY;
ATWDTrigger_0 <= ww_ATWDTrigger_0;
OutputEnable_0 <= ww_OutputEnable_0;
CounterClock_0 <= ww_CounterClock_0;
ShiftClock_0 <= ww_ShiftClock_0;
RampSet_0 <= ww_RampSet_0;
ChannelSelect_0 <= ww_ChannelSelect_0;
ReadWrite_0 <= ww_ReadWrite_0;
AnalogReset_0 <= ww_AnalogReset_0;
DigitalReset_0 <= ww_DigitalReset_0;
DigitalSet_0 <= ww_DigitalSet_0;
ATWD0VDD_SUP <= ww_ATWD0VDD_SUP;
ATWDTrigger_1 <= ww_ATWDTrigger_1;
OutputEnable_1 <= ww_OutputEnable_1;
CounterClock_1 <= ww_CounterClock_1;
ShiftClock_1 <= ww_ShiftClock_1;
RampSet_1 <= ww_RampSet_1;
ChannelSelect_1 <= ww_ChannelSelect_1;
ReadWrite_1 <= ww_ReadWrite_1;
AnalogReset_1 <= ww_AnalogReset_1;
DigitalReset_1 <= ww_DigitalReset_1;
DigitalSet_1 <= ww_DigitalSet_1;
ATWD1VDD_SUP <= ww_ATWD1VDD_SUP;
MultiSPE_nl <= ww_MultiSPE_nl;
OneSPE_nl <= ww_OneSPE_nl;
FE_TEST_PULSE <= ww_FE_TEST_PULSE;
FE_PULSER_P <= ww_FE_PULSER_P;
FE_PULSER_N <= ww_FE_PULSER_N;
R2BUS <= ww_R2BUS;
SingleLED_TRIGGER <= ww_SingleLED_TRIGGER;
COINCIDENCE_OUT_DOWN <= ww_COINCIDENCE_OUT_DOWN;
COINC_DOWN_ALATCH <= ww_COINC_DOWN_ALATCH;
COINC_DOWN_BLATCH <= ww_COINC_DOWN_BLATCH;
COINCIDENCE_OUT_UP <= ww_COINCIDENCE_OUT_UP;
COINC_UP_ALATCH <= ww_COINC_UP_ALATCH;
COINC_UP_BLATCH <= ww_COINC_UP_BLATCH;
FL_Trigger <= ww_FL_Trigger;
FL_Trigger_bar <= ww_FL_Trigger_bar;
FL_PRE_TRIG <= ww_FL_PRE_TRIG;
FL_TMS <= ww_FL_TMS;
FL_TCK <= ww_FL_TCK;
FL_TDI <= ww_FL_TDI;
PDL_FPGA_D <= ww_PDL_FPGA_D;
PGM <= ww_PGM;
UARTDTRN <= ww_UARTDTRN;
UARTRTSN <= ww_UARTRTSN;
UARTTXD <= ww_UARTTXD;
EBIBE <= ww_EBIBE;
EBICSN <= ww_EBICSN;
EBIADDR <= ww_EBIADDR;
EBICLK <= ww_EBICLK;
EBIOEN <= ww_EBIOEN;
EBIWEN <= ww_EBIWEN;
SDRAMADDR <= ww_SDRAMADDR;
SDRAMCSN <= ww_SDRAMCSN;
SDRAMDQM <= ww_SDRAMDQM;
SDRAMRASN <= ww_SDRAMRASN;
SDRAMCASN <= ww_SDRAMCASN;
SDRAMWEN <= ww_SDRAMWEN;
SDRAMCLKE <= ww_SDRAMCLKE;
SDRAMCLKN <= ww_SDRAMCLKN;
SDRAMCLK <= ww_SDRAMCLK;

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_stripe_inst_alpm_instance_adp2_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp2_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp2_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(0);

ww_stripe_inst_alpm_instance_adp0_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp0_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp0_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(0);

ww_stripe_inst_alpm_instance_acore_acore_slavehaddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehtrans <= (gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehsize <= (a_aVCC & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehburst <= (gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehwdata <= (inst_ahb_master_aslavehwdata_a31_a_areg0 & inst_ahb_master_aslavehwdata_a30_a_areg0 & inst_ahb_master_aslavehwdata_a29_a_areg0 & inst_ahb_master_aslavehwdata_a28_a_areg0 & 
inst_ahb_master_aslavehwdata_a27_a_areg0 & inst_ahb_master_aslavehwdata_a26_a_areg0 & inst_ahb_master_aslavehwdata_a25_a_areg0 & inst_ahb_master_aslavehwdata_a24_a_areg0 & inst_ahb_master_aslavehwdata_a23_a_areg0 & inst_ahb_master_aslavehwdata_a22_a_areg0
& inst_ahb_master_aslavehwdata_a21_a_areg0 & inst_ahb_master_aslavehwdata_a20_a_areg0 & inst_ahb_master_aslavehwdata_a19_a_areg0 & inst_ahb_master_aslavehwdata_a18_a_areg0 & inst_ahb_master_aslavehwdata_a17_a_areg0 & 
inst_ahb_master_aslavehwdata_a16_a_areg0 & inst_ahb_master_aslavehwdata_a15_a_areg0 & inst_ahb_master_aslavehwdata_a14_a_areg0 & inst_ahb_master_aslavehwdata_a13_a_areg0 & inst_ahb_master_aslavehwdata_a12_a_areg0 & inst_ahb_master_aslavehwdata_a11_a_areg0
& inst_ahb_master_aslavehwdata_a10_a_areg0 & inst_ahb_master_aslavehwdata_a9_a_areg0 & inst_ahb_master_aslavehwdata_a8_a_areg0 & inst_ahb_master_aslavehwdata_a7_a_areg0 & inst_ahb_master_aslavehwdata_a6_a_areg0 & inst_ahb_master_aslavehwdata_a5_a_areg0 & 
inst_ahb_master_aslavehwdata_a4_a_areg0 & inst_ahb_master_aslavehwdata_a3_a_areg0 & inst_ahb_master_aslavehwdata_a2_a_areg0 & inst_ahb_master_aslavehwdata_a1_a_areg0 & inst_ahb_master_aslavehwdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_masterhresp <= (NOT stripe_inst_alpm_instance_alcell_hresp1 & NOT stripe_inst_alpm_instance_alcell_hresp0);

ww_stripe_inst_alpm_instance_acore_acore_masterhrdata <= (slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & 
slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & 
slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 & 
slaveregister_inst_areg_rdata_a17_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & 
slaveregister_inst_areg_rdata_a12_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 & 
slaveregister_inst_areg_rdata_a7_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0
& slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin <= (stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_sdramdqin <= (stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_ebidqin <= (stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_intpld <= (gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_debugextin <= (gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_gpi <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(2);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(3);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(4);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(5);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(6);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(7);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(8);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(9);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(10);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(12);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(13);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(14);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(15);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(18);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(19);

stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhtrans(0);
stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhtrans(1);

stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhsize(0);
stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhsize(1);

stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(0);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(1);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(2);

stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(0);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(1);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(2);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(3);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(4);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(5);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(6);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(7);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(8);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(9);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(10);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(11);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(12);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(13);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(14);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(15);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(16);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(17);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(18);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(19);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(20);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(21);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(22);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(23);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(24);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(25);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(26);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(27);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(28);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(29);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(30);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramcsn(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramcsn(1);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(14);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(14);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(15);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(16);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(17);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(18);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(19);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(20);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(21);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(22);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(23);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(24);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(25);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(26);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(27);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(28);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(29);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(30);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(3);

stripe_inst_alpm_instance_acore_acore_aEBIBE0 <= ww_stripe_inst_alpm_instance_acore_acore_ebibe(0);
stripe_inst_alpm_instance_acore_acore_aEBIBE1 <= ww_stripe_inst_alpm_instance_acore_acore_ebibe(1);

stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(0);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(1);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(2);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(3);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(4);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(5);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(6);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(7);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(8);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(9);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(10);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(11);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(12);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(13);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(14);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(15);

stripe_inst_alpm_instance_acore_acore_aEBIADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(0);
stripe_inst_alpm_instance_acore_acore_aEBIADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(1);
stripe_inst_alpm_instance_acore_acore_aEBIADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(2);
stripe_inst_alpm_instance_acore_acore_aEBIADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(3);
stripe_inst_alpm_instance_acore_acore_aEBIADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(4);
stripe_inst_alpm_instance_acore_acore_aEBIADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(5);
stripe_inst_alpm_instance_acore_acore_aEBIADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(6);
stripe_inst_alpm_instance_acore_acore_aEBIADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(7);
stripe_inst_alpm_instance_acore_acore_aEBIADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(8);
stripe_inst_alpm_instance_acore_acore_aEBIADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(9);
stripe_inst_alpm_instance_acore_acore_aEBIADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(10);
stripe_inst_alpm_instance_acore_acore_aEBIADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(11);
stripe_inst_alpm_instance_acore_acore_aEBIADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(12);
stripe_inst_alpm_instance_acore_acore_aEBIADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(13);
stripe_inst_alpm_instance_acore_acore_aEBIADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(14);
stripe_inst_alpm_instance_acore_acore_aEBIADDR15 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(15);
stripe_inst_alpm_instance_acore_acore_aEBIADDR16 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(16);
stripe_inst_alpm_instance_acore_acore_aEBIADDR17 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(17);
stripe_inst_alpm_instance_acore_acore_aEBIADDR18 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(18);
stripe_inst_alpm_instance_acore_acore_aEBIADDR19 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(19);
stripe_inst_alpm_instance_acore_acore_aEBIADDR20 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(20);
stripe_inst_alpm_instance_acore_acore_aEBIADDR21 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(21);
stripe_inst_alpm_instance_acore_acore_aEBIADDR22 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(22);
stripe_inst_alpm_instance_acore_acore_aEBIADDR23 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(23);
stripe_inst_alpm_instance_acore_acore_aEBIADDR24 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(24);

stripe_inst_alpm_instance_acore_acore_aEBICSN0 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(0);
stripe_inst_alpm_instance_acore_acore_aEBICSN1 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(1);
stripe_inst_alpm_instance_acore_acore_aEBICSN2 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(2);
stripe_inst_alpm_instance_acore_acore_aEBICSN3 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(3);
NOT_stripe_inst_alpm_instance_alcell_hgrant <= NOT stripe_inst_alpm_instance_alcell_hgrant;
NOT_stripe_inst_alpm_instance_alcell_hresp0 <= NOT stripe_inst_alpm_instance_alcell_hresp0;
NOT_stripe_inst_alpm_instance_alcell_hresp1 <= NOT stripe_inst_alpm_instance_alcell_hresp1;
NOT_inst_pll2x_aaltclklock_component_aoutclock0 <= NOT inst_pll2x_aaltclklock_component_aoutclock0;
NOT_inst_pll2x_aaltclklock_component_aoutclock1 <= NOT inst_pll2x_aaltclklock_component_aoutclock1;
NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 <= NOT com_DAC_TX_inst_aCOM_TX_SLEEP_areg0;
NOT_inst_hit_counter_aMultiSPE_nl_areg0 <= NOT inst_hit_counter_aMultiSPE_nl_areg0;
NOT_inst_hit_counter_aOneSPE_nl_areg0 <= NOT inst_hit_counter_aOneSPE_nl_areg0;
NOT_slaveregister_inst_acommand_2_local_a24_a <= NOT slaveregister_inst_acommand_2_local_a24_a;
NOT_ahb_slave_inst_amasterhready_areg0 <= NOT ahb_slave_inst_amasterhready_areg0;
NOT_inst_ROC_aRST_areg0 <= NOT inst_ROC_aRST_areg0;
NOT_slaveregister_inst_acommand_1_local_a0_a <= NOT slaveregister_inst_acommand_1_local_a0_a;
NOT_slaveregister_inst_acommand_1_local_a11_a <= NOT slaveregister_inst_acommand_1_local_a11_a;
NOT_inst_fe_testpulse_ai_a21 <= NOT inst_fe_testpulse_ai_a21;
NOT_inst_fe_r2r_ai_a59 <= NOT inst_fe_r2r_ai_a59;
NOT_slaveregister_inst_acommand_0_local_a17_a <= NOT slaveregister_inst_acommand_0_local_a17_a;
NOT_slaveregister_inst_acommand_0_local_a26_a <= NOT slaveregister_inst_acommand_0_local_a26_a;
NOT_slaveregister_inst_acommand_0_local_a1_a <= NOT slaveregister_inst_acommand_0_local_a1_a;
NOT_slaveregister_inst_acommand_1_local_a4_a <= NOT slaveregister_inst_acommand_1_local_a4_a;
NOT_slaveregister_inst_acommand_0_local_a9_a <= NOT slaveregister_inst_acommand_0_local_a9_a;
NOT_inst_hit_counter_ff_aMultiSPE1 <= NOT inst_hit_counter_ff_aMultiSPE1;
NOT_inst_hit_counter_ff_aOneSPE1 <= NOT inst_hit_counter_ff_aOneSPE1;

PGM_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- PGM_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!PGM_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- PGM_rtl_0_awysi_counter_acounter_cell_a0_a_alut2 = CARRY(PGM_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => PGM_rtl_0_awysi_counter_asload_path_a0_a,
	cout => PGM_rtl_0_awysi_counter_acounter_cell_a0_a_alut2);

PGM_rtl_0_awysi_counter_acounter_cell_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- PGM_rtl_0_awysi_counter_acounter_cell_a0_a_a0 = PGM_rtl_0_awysi_counter_acounter_cell_a0_a_alut2 & PGM_rtl_0_awysi_counter_acounter_cell_a0_a_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => PGM_rtl_0_awysi_counter_acounter_cell_a0_a_a0,
	cin => PGM_rtl_0_awysi_counter_acounter_cell_a0_a_alut2,
	devclrn => devclrn,
	devpor => devpor,
	combout => PGM_rtl_0_awysi_counter_acounter_cell_a0_a_a0);

stripe_inst_alpm_instance_adp2_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 16384,
	addrwidth => 14,
	width => 8,
	ramblock => 2)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp2_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp2_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp2_adpram_adataout);

stripe_inst_alpm_instance_adp0_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 16384,
	addrwidth => 14,
	width => 8,
	ramblock => 0)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp0_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp0_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp0_adpram_adataout);

stripe_inst_alpm_instance_acore_acore : apex20ke_upcore 
-- pragma translate_off
GENERIC MAP (
	processor => "ARM",
	sdram_width => 32,
	sdramdqm_width => 4,
	gpio_width => 8)
-- pragma translate_on
PORT MAP (
	clkref => CLK_REF_acombout,
	npor => nPOR_acombout,
	nreseti => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout,
	slavehclk => inst_pll2x_aaltclklock_component_aoutclock0,
	slavehwrite => GND,
	slavehreadyi => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	slavehselreg => GND,
	slavehsel => a_aVCC,
	slavehmastlock => GND,
	masterhclk => inst_pll2x_aaltclklock_component_aoutclock0,
	masterhready => NOT_ahb_slave_inst_amasterhready_areg0,
	masterhgrant => NOT_stripe_inst_alpm_instance_alcell_hgrant,
	ebiack => EBIACK_acombout,
	uartctsn => UARTCTSN_acombout,
	uartdcdin => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout,
	uartdsrn => UARTDSRN_acombout,
	uartrxd => UARTRXD_acombout,
	uartriin => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout,
	intextpin => INTEXTPIN_acombout,
	debugrq => GND,
	debugext0 => GND,
	debugext1 => GND,
	intnmi => stripe_inst_alpm_instance_adp_feedback_sum_a0,
	slavehaddr => ww_stripe_inst_alpm_instance_acore_acore_slavehaddr,
	slavehtrans => ww_stripe_inst_alpm_instance_acore_acore_slavehtrans,
	slavehsize => ww_stripe_inst_alpm_instance_acore_acore_slavehsize,
	slavehburst => ww_stripe_inst_alpm_instance_acore_acore_slavehburst,
	slavehwdata => ww_stripe_inst_alpm_instance_acore_acore_slavehwdata,
	masterhresp => ww_stripe_inst_alpm_instance_acore_acore_masterhresp,
	masterhrdata => ww_stripe_inst_alpm_instance_acore_acore_masterhrdata,
	sdramdqsin => ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin,
	sdramdqin => ww_stripe_inst_alpm_instance_acore_acore_sdramdqin,
	ebidqin => ww_stripe_inst_alpm_instance_acore_acore_ebidqin,
	intpld => ww_stripe_inst_alpm_instance_acore_acore_intpld,
	debugextin => ww_stripe_inst_alpm_instance_acore_acore_debugextin,
	gpi => ww_stripe_inst_alpm_instance_acore_acore_gpi,
	nreseto => stripe_inst_alpm_instance_acore_acore_aNRESETO,
	masterhwrite => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	slavehreadyo => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	sdramclk => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	sdramclkn => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	sdramclke => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	sdramwen => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	sdramcasn => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	sdramrasn => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	sdramdqsoe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	ebiwen => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	ebioen => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	ebiclk => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	ebidqoe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	uartrion => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	uartdcdon => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	uartdcdrioe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	uarttxd => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	uartrtsn => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	uartdtrn => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	masterhaddr => ww_stripe_inst_alpm_instance_acore_acore_masterhaddr,
	masterhtrans => ww_stripe_inst_alpm_instance_acore_acore_masterhtrans,
	masterhsize => ww_stripe_inst_alpm_instance_acore_acore_masterhsize,
	masterhburst => ww_stripe_inst_alpm_instance_acore_acore_masterhburst,
	masterhwdata => ww_stripe_inst_alpm_instance_acore_acore_masterhwdata,
	sdramcsn => ww_stripe_inst_alpm_instance_acore_acore_sdramcsn,
	sdramdqm => ww_stripe_inst_alpm_instance_acore_acore_sdramdqm,
	sdramaddr => ww_stripe_inst_alpm_instance_acore_acore_sdramaddr,
	sdramdqout => ww_stripe_inst_alpm_instance_acore_acore_sdramdqout,
	sdramdqsout => ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout,
	sdramdqoe => ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe,
	ebibe => ww_stripe_inst_alpm_instance_acore_acore_ebibe,
	ebidqout => ww_stripe_inst_alpm_instance_acore_acore_ebidqout,
	ebiaddr => ww_stripe_inst_alpm_instance_acore_acore_ebiaddr,
	ebicsn => ww_stripe_inst_alpm_instance_acore_acore_ebicsn);

ATWDTrigger_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_0,
	regout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig);

ATWDTrigger_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_1,
	regout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(0),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(1),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(2),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(3),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(0),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(1),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(2),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(3),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(4),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(5),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(6),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(7),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(8),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(9),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(10),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(11),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(12),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(13),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(14),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(15),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(16),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(17),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(18),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(19),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(20),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(21),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(22),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(23),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(24),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(25),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(26),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(27),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(28),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(29),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(30),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(31),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(0),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(1),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(2),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(3),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(4),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(5),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(6),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(7),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(8),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(9),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(10),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(11),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(12),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(13),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(14),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(15),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_auartrin_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTRIN,
	combout => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout);

stripe_inst_alpm_instance_acore_auartdcdn_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTDCDN,
	combout => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout);

stripe_inst_alpm_instance_acore_anreset_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aNRESETO,
	oe => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => nRESET,
	combout => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout);

CLK2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK2p,
	combout => CLK2p_acombout);

inst_pll2x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 2,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 1,
	lock_high => 5,
	invalid_lock_multiplier => 1,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing",
	effective_phase_shift => -1377,
	effective_clk0_delay => 46824,
	effective_clk1_delay => 21824)
-- pragma translate_on
PORT MAP (
	clk => CLK2p_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1);

stripe_inst_alpm_instance_acore_aclk_ref_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK_REF,
	combout => CLK_REF_acombout);

stripe_inst_alpm_instance_acore_anpor_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_nPOR,
	combout => nPOR_acombout);

a_aVCC_aI : apex20ke_lcell 
-- Equation(s):
-- a_aVCC = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aVCC);

ahb_slave_inst_aslave_state_a662_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a662 = stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a
-- ahb_slave_inst_aslave_state_a719 = stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a662,
	cascout => ahb_slave_inst_aslave_state_a719);

ahb_slave_inst_areduce_nor_311_rtl_0_a235_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a235 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a
-- ahb_slave_inst_areduce_nor_311_rtl_0_a238 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a235,
	cascout => ahb_slave_inst_areduce_nor_311_rtl_0_a238);

inst_ROC_aRST_state_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a4 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a4);

inst_ROC_aRST_state_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a5 = DFFE(!inst_ROC_aRST_state_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a5);

inst_ROC_aRST_state_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a6 = DFFE(inst_ROC_aRST_state_a5 # inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_ROC_aRST_state_a5,
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a6);

inst_ROC_aRST_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_areg0 = DFFE(!inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_areg0);

ahb_slave_inst_aslave_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a9 = DFFE((ahb_slave_inst_aslave_state_a666 # !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHWRITE & ahb_slave_inst_aslave_state_a662) & CASCADE(ahb_slave_inst_areduce_nor_311_rtl_0_a238), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a666,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datad => ahb_slave_inst_aslave_state_a662,
	cascin => ahb_slave_inst_areduce_nor_311_rtl_0_a238,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a9);

ahb_slave_inst_aslave_state_a666_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a666 = ahb_slave_inst_aslave_state_a9 & (stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datad => ahb_slave_inst_aslave_state_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a666);

ahb_slave_inst_aslave_state_a169_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a169 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a666 # !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aslave_state_a662) # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aslave_state_a662

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_aslave_state_a666,
	datad => ahb_slave_inst_aslave_state_a662,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a169);

ahb_slave_inst_aslave_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a11 = DFFE(!ahb_slave_inst_aslave_state_a8 & !ahb_slave_inst_aslave_state_a662 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1110",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a11);

ahb_slave_inst_aslave_state_a667_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a667 = !ahb_slave_inst_aslave_state_a9 & !ahb_slave_inst_aslave_state_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a667);

ahb_slave_inst_aslave_state_a142_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a142 = stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !ahb_slave_inst_aslave_state_a8 & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a142);

ahb_slave_inst_aslave_state_a664_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a664 = ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_aslave_state_a9,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a664);

ahb_slave_inst_aslave_state_a661_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a661 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a661);

ahb_slave_inst_aslave_state_a665_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a665 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHWRITE
-- ahb_slave_inst_aslave_state_a717 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a665,
	cascout => ahb_slave_inst_aslave_state_a717);

ahb_slave_inst_aslave_state_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a12 = DFFE((ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a661 & (ahb_slave_inst_aslave_state_a142 # ahb_slave_inst_aslave_state_a664)) & CASCADE(ahb_slave_inst_aslave_state_a717), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a142,
	datab => ahb_slave_inst_aslave_state_a10,
	datac => ahb_slave_inst_aslave_state_a664,
	datad => ahb_slave_inst_aslave_state_a661,
	cascin => ahb_slave_inst_aslave_state_a717,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a12);

ahb_slave_inst_areduce_nor_311_rtl_0_a234_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a234 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a234);

ahb_slave_inst_aslave_state_a675_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a675 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE
-- ahb_slave_inst_aslave_state_a718 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a675,
	cascout => ahb_slave_inst_aslave_state_a718);

ahb_slave_inst_aslave_state_a716_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a716 = (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a661) & CASCADE(ahb_slave_inst_aslave_state_a718)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aslave_state_a661,
	cascin => ahb_slave_inst_aslave_state_a718,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a716);

ahb_slave_inst_aslave_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a10 = DFFE(ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aslave_state_a716 # !ahb_slave_inst_aslave_state_a667 & ahb_slave_inst_areduce_nor_311_rtl_0_a234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a667,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datad => ahb_slave_inst_aslave_state_a716,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a10);

ahb_slave_inst_areduce_nor_311_rtl_0_a233_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a233 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a
-- ahb_slave_inst_areduce_nor_311_rtl_0_a239 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	cascout => ahb_slave_inst_areduce_nor_311_rtl_0_a239);

ahb_slave_inst_aslave_state_a715_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a715 = (ahb_slave_inst_aslave_state_a9 # ahb_slave_inst_aslave_state_a10 # !ahb_slave_inst_aslave_state_a8) & CASCADE(ahb_slave_inst_areduce_nor_311_rtl_0_a239)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aslave_state_a8,
	cascin => ahb_slave_inst_areduce_nor_311_rtl_0_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a715);

ahb_slave_inst_aslave_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a8 = DFFE(!ahb_slave_inst_aslave_state_a11 & !ahb_slave_inst_aslave_state_a715 & (!stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !ahb_slave_inst_aslave_state_a169), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0103",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a169,
	datab => ahb_slave_inst_aslave_state_a11,
	datac => ahb_slave_inst_aslave_state_a715,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a8);

ahb_slave_inst_ai_a564_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a564 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !ahb_slave_inst_amasterhready_areg0 # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE) # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_amasterhready_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20FD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datad => ahb_slave_inst_amasterhready_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a564);

ahb_slave_inst_aSelect_616_a39_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a39 = !ahb_slave_inst_aslave_state_a8 & (ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_aslave_state_a662 & ahb_slave_inst_ai_a564)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datac => ahb_slave_inst_aslave_state_a662,
	datad => ahb_slave_inst_ai_a564,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a39);

ahb_slave_inst_areduce_nor_404_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_404 = stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_404);

ahb_slave_inst_aSelect_616_a13_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a13 = ahb_slave_inst_areduce_nor_404 # ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_areduce_nor_311_rtl_0_a234 # stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_404,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a13);

ahb_slave_inst_aSelect_616_a328_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a328 = ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aslave_state_a10 & !ahb_slave_inst_aslave_state_a665

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => ahb_slave_inst_aslave_state_a11,
	datac => ahb_slave_inst_aslave_state_a12,
	datad => ahb_slave_inst_aslave_state_a665,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a328);

ahb_slave_inst_amasterhready_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhready_areg0 = DFFE(!ahb_slave_inst_aSelect_616_a39 & !ahb_slave_inst_aSelect_616_a328 & (!ahb_slave_inst_aSelect_616_a13 # !ahb_slave_inst_aslave_state_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0015",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_616_a39,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aSelect_616_a13,
	datad => ahb_slave_inst_aSelect_616_a328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhready_areg0);

stripe_inst_alpm_instance_alcell_hgrant_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hgrant = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hgrant);

stripe_inst_alpm_instance_acore_aebiack_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_EBIACK,
	combout => EBIACK_acombout);

stripe_inst_alpm_instance_acore_auartctsn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTCTSN,
	combout => UARTCTSN_acombout);

stripe_inst_alpm_instance_acore_auartdsrn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTDSRN,
	combout => UARTDSRN_acombout);

stripe_inst_alpm_instance_acore_auartrxd_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTRXD,
	combout => UARTRXD_acombout);

stripe_inst_alpm_instance_acore_aintextpin_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_INTEXTPIN,
	combout => INTEXTPIN_acombout);

stripe_inst_alpm_instance_adp_feedback_sum_a0_I : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_adp_feedback_sum_a0 = stripe_inst_alpm_instance_adp0_aportadataout_a0_a & stripe_inst_alpm_instance_adp2_aportadataout_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_adp0_aportadataout_a0_a,
	datad => stripe_inst_alpm_instance_adp2_aportadataout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_adp_feedback_sum_a0);

inst_master_data_source_aLessThan_13_a201_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a201 = !inst_master_data_source_adata_a15_a & !inst_master_data_source_adata_a13_a & !inst_master_data_source_adata_a12_a & !inst_master_data_source_adata_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_adata_a13_a,
	datac => inst_master_data_source_adata_a12_a,
	datad => inst_master_data_source_adata_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a201);

inst_master_data_source_aLessThan_13_a283_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a283 = (!inst_master_data_source_adata_a10_a & !inst_master_data_source_adata_a8_a & !inst_master_data_source_adata_a11_a & !inst_master_data_source_adata_a9_a) & CASCADE(inst_master_data_source_aLessThan_13_a201)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_adata_a11_a,
	datad => inst_master_data_source_adata_a9_a,
	cascin => inst_master_data_source_aLessThan_13_a201,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a283);

inst_master_data_source_aadd_15_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a0 = !inst_master_data_source_adata_a0_a
-- inst_master_data_source_aadd_15_a0COUT = CARRY(inst_master_data_source_adata_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a0,
	cout => inst_master_data_source_aadd_15_a0COUT);

inst_master_data_source_aadd_15_rtl_1_a256_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a256 = inst_master_data_source_aadd_15_a0 & (inst_master_data_source_adata_a0_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_15_a0 & inst_master_data_source_adata_a0_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a0,
	datac => inst_master_data_source_adata_a0_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a256);

inst_master_data_source_adata_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a0_a = DFFE(inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aadd_15_rtl_1_a256, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a283,
	datab => inst_master_data_source_aLessThan_13_a281,
	datac => inst_master_data_source_aLessThan_13_a282,
	datad => inst_master_data_source_aadd_15_rtl_1_a256,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a0_a);

inst_master_data_source_aadd_15_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a1 = inst_master_data_source_adata_a1_a $ inst_master_data_source_aadd_15_a0COUT
-- inst_master_data_source_aadd_15_a1COUT = CARRY(!inst_master_data_source_aadd_15_a0COUT # !inst_master_data_source_adata_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a1_a,
	cin => inst_master_data_source_aadd_15_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a1,
	cout => inst_master_data_source_aadd_15_a1COUT);

inst_master_data_source_aadd_15_rtl_1_a263_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a263 = inst_master_data_source_aadd_15_a1 & (inst_master_data_source_adata_a1_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_15_a1 & inst_master_data_source_adata_a1_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a1,
	datac => inst_master_data_source_adata_a1_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a263);

inst_master_data_source_adata_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a1_a = DFFE(inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aadd_15_rtl_1_a263, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a283,
	datab => inst_master_data_source_aLessThan_13_a281,
	datac => inst_master_data_source_aLessThan_13_a282,
	datad => inst_master_data_source_aadd_15_rtl_1_a263,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a1_a);

inst_master_data_source_aadd_15_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a2 = inst_master_data_source_adata_a2_a $ !inst_master_data_source_aadd_15_a1COUT
-- inst_master_data_source_aadd_15_a2COUT = CARRY(inst_master_data_source_adata_a2_a & !inst_master_data_source_aadd_15_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a2_a,
	cin => inst_master_data_source_aadd_15_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a2,
	cout => inst_master_data_source_aadd_15_a2COUT);

inst_master_data_source_adata_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a2_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a2,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a2_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a2_a);

inst_master_data_source_aadd_15_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a3 = inst_master_data_source_adata_a3_a $ inst_master_data_source_aadd_15_a2COUT
-- inst_master_data_source_aadd_15_a3COUT = CARRY(!inst_master_data_source_aadd_15_a2COUT # !inst_master_data_source_adata_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a3_a,
	cin => inst_master_data_source_aadd_15_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a3,
	cout => inst_master_data_source_aadd_15_a3COUT);

inst_master_data_source_adata_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a3_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a3_a,
	datac => inst_master_data_source_aadd_15_a3,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a3_a);

inst_master_data_source_aadd_15_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a4 = inst_master_data_source_adata_a4_a $ !inst_master_data_source_aadd_15_a3COUT
-- inst_master_data_source_aadd_15_a4COUT = CARRY(inst_master_data_source_adata_a4_a & !inst_master_data_source_aadd_15_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	cin => inst_master_data_source_aadd_15_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a4,
	cout => inst_master_data_source_aadd_15_a4COUT);

inst_master_data_source_adata_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a4_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a4,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a4_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a4_a);

inst_master_data_source_aadd_15_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a5 = inst_master_data_source_adata_a5_a $ inst_master_data_source_aadd_15_a4COUT
-- inst_master_data_source_aadd_15_a5COUT = CARRY(!inst_master_data_source_aadd_15_a4COUT # !inst_master_data_source_adata_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a5_a,
	cin => inst_master_data_source_aadd_15_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a5,
	cout => inst_master_data_source_aadd_15_a5COUT);

inst_master_data_source_adata_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a5_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a5,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a5_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a5_a);

inst_master_data_source_aadd_15_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a6 = inst_master_data_source_adata_a6_a $ !inst_master_data_source_aadd_15_a5COUT
-- inst_master_data_source_aadd_15_a6COUT = CARRY(inst_master_data_source_adata_a6_a & !inst_master_data_source_aadd_15_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a6_a,
	cin => inst_master_data_source_aadd_15_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a6,
	cout => inst_master_data_source_aadd_15_a6COUT);

inst_master_data_source_aLessThan_13_a127_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a127 = inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283
-- inst_master_data_source_aLessThan_13_a284 = inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a282,
	datac => inst_master_data_source_aLessThan_13_a283,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a127,
	cascout => inst_master_data_source_aLessThan_13_a284);

inst_master_data_source_aadd_15_rtl_1_a1566_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a1566 = (inst_master_data_source_adata_a6_a & (inst_master_data_source_aadd_15_a6 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_adata_a6_a & inst_master_data_source_aadd_15_a6 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO) & CASCADE(inst_master_data_source_aLessThan_13_a284)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a6_a,
	datac => inst_master_data_source_aadd_15_a6,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	cascin => inst_master_data_source_aLessThan_13_a284,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a1566);

inst_master_data_source_adata_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a6_a = DFFE(inst_master_data_source_aadd_15_rtl_1_a1566, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_aadd_15_rtl_1_a1566,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a6_a);

inst_master_data_source_aadd_15_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a7 = inst_master_data_source_adata_a7_a $ inst_master_data_source_aadd_15_a6COUT
-- inst_master_data_source_aadd_15_a7COUT = CARRY(!inst_master_data_source_aadd_15_a6COUT # !inst_master_data_source_adata_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	cin => inst_master_data_source_aadd_15_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a7,
	cout => inst_master_data_source_aadd_15_a7COUT);

inst_master_data_source_adata_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a7_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	datab => inst_master_data_source_aadd_15_a7,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_13_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a7_a);

inst_master_data_source_aadd_15_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a8 = inst_master_data_source_adata_a8_a $ !inst_master_data_source_aadd_15_a7COUT
-- inst_master_data_source_aadd_15_a8COUT = CARRY(inst_master_data_source_adata_a8_a & !inst_master_data_source_aadd_15_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	cin => inst_master_data_source_aadd_15_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a8,
	cout => inst_master_data_source_aadd_15_a8COUT);

inst_master_data_source_adata_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a8_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	datab => inst_master_data_source_aadd_15_a8,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_13_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a8_a);

inst_master_data_source_aadd_15_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a9 = inst_master_data_source_adata_a9_a $ inst_master_data_source_aadd_15_a8COUT
-- inst_master_data_source_aadd_15_a9COUT = CARRY(!inst_master_data_source_aadd_15_a8COUT # !inst_master_data_source_adata_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a9_a,
	cin => inst_master_data_source_aadd_15_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a9,
	cout => inst_master_data_source_aadd_15_a9COUT);

inst_master_data_source_adata_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a9_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a9,
	datab => inst_master_data_source_adata_a9_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a9_a);

inst_master_data_source_aadd_15_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a10 = inst_master_data_source_adata_a10_a $ !inst_master_data_source_aadd_15_a9COUT
-- inst_master_data_source_aadd_15_a10COUT = CARRY(inst_master_data_source_adata_a10_a & !inst_master_data_source_aadd_15_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	cin => inst_master_data_source_aadd_15_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a10,
	cout => inst_master_data_source_aadd_15_a10COUT);

inst_master_data_source_adata_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a10_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a10,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_adata_a10_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a10_a);

inst_master_data_source_aadd_15_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a11 = inst_master_data_source_adata_a11_a $ inst_master_data_source_aadd_15_a10COUT
-- inst_master_data_source_aadd_15_a11COUT = CARRY(!inst_master_data_source_aadd_15_a10COUT # !inst_master_data_source_adata_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	cin => inst_master_data_source_aadd_15_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a11,
	cout => inst_master_data_source_aadd_15_a11COUT);

inst_master_data_source_adata_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a11_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_adata_a11_a,
	datac => inst_master_data_source_aadd_15_a11,
	datad => inst_master_data_source_aLessThan_13_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a11_a);

inst_master_data_source_aadd_15_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a12 = inst_master_data_source_adata_a12_a $ !inst_master_data_source_aadd_15_a11COUT
-- inst_master_data_source_aadd_15_a12COUT = CARRY(inst_master_data_source_adata_a12_a & !inst_master_data_source_aadd_15_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a12_a,
	cin => inst_master_data_source_aadd_15_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a12,
	cout => inst_master_data_source_aadd_15_a12COUT);

inst_master_data_source_adata_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a12_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a12,
	datac => inst_master_data_source_adata_a12_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a12_a);

inst_master_data_source_aadd_15_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a13 = inst_master_data_source_adata_a13_a $ inst_master_data_source_aadd_15_a12COUT
-- inst_master_data_source_aadd_15_a13COUT = CARRY(!inst_master_data_source_aadd_15_a12COUT # !inst_master_data_source_adata_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a13_a,
	cin => inst_master_data_source_aadd_15_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a13,
	cout => inst_master_data_source_aadd_15_a13COUT);

inst_master_data_source_adata_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a13_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a13,
	datac => inst_master_data_source_adata_a13_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a13_a);

inst_master_data_source_aadd_15_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a14 = inst_master_data_source_adata_a14_a $ !inst_master_data_source_aadd_15_a13COUT
-- inst_master_data_source_aadd_15_a14COUT = CARRY(inst_master_data_source_adata_a14_a & !inst_master_data_source_aadd_15_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a14_a,
	cin => inst_master_data_source_aadd_15_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a14,
	cout => inst_master_data_source_aadd_15_a14COUT);

inst_master_data_source_adata_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a14_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a14,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a14_a);

inst_master_data_source_aadd_15_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a15 = inst_master_data_source_adata_a15_a $ inst_master_data_source_aadd_15_a14COUT
-- inst_master_data_source_aadd_15_a15COUT = CARRY(!inst_master_data_source_aadd_15_a14COUT # !inst_master_data_source_adata_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a15_a,
	cin => inst_master_data_source_aadd_15_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a15,
	cout => inst_master_data_source_aadd_15_a15COUT);

inst_master_data_source_adata_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a15_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a15,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a15_a);

inst_master_data_source_aadd_15_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a16 = inst_master_data_source_adata_a16_a $ !inst_master_data_source_aadd_15_a15COUT
-- inst_master_data_source_aadd_15_a16COUT = CARRY(inst_master_data_source_adata_a16_a & !inst_master_data_source_aadd_15_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a16_a,
	cin => inst_master_data_source_aadd_15_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a16,
	cout => inst_master_data_source_aadd_15_a16COUT);

inst_master_data_source_adata_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a16_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a16,
	datab => inst_master_data_source_adata_a16_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a16_a);

inst_master_data_source_aadd_15_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a17 = inst_master_data_source_adata_a17_a $ inst_master_data_source_aadd_15_a16COUT
-- inst_master_data_source_aadd_15_a17COUT = CARRY(!inst_master_data_source_aadd_15_a16COUT # !inst_master_data_source_adata_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	cin => inst_master_data_source_aadd_15_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a17,
	cout => inst_master_data_source_aadd_15_a17COUT);

inst_master_data_source_adata_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a17_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a17,
	datab => inst_master_data_source_adata_a17_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a17_a);

inst_master_data_source_aadd_15_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a18 = inst_master_data_source_adata_a18_a $ !inst_master_data_source_aadd_15_a17COUT
-- inst_master_data_source_aadd_15_a18COUT = CARRY(inst_master_data_source_adata_a18_a & !inst_master_data_source_aadd_15_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a18_a,
	cin => inst_master_data_source_aadd_15_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a18,
	cout => inst_master_data_source_aadd_15_a18COUT);

inst_master_data_source_adata_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a18_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a18,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a18_a);

inst_master_data_source_aadd_15_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a19 = inst_master_data_source_adata_a19_a $ inst_master_data_source_aadd_15_a18COUT
-- inst_master_data_source_aadd_15_a19COUT = CARRY(!inst_master_data_source_aadd_15_a18COUT # !inst_master_data_source_adata_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a19_a,
	cin => inst_master_data_source_aadd_15_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a19,
	cout => inst_master_data_source_aadd_15_a19COUT);

inst_master_data_source_adata_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a19_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a19,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a19_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a19_a);

inst_master_data_source_aadd_15_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a20 = inst_master_data_source_adata_a20_a $ !inst_master_data_source_aadd_15_a19COUT
-- inst_master_data_source_aadd_15_a20COUT = CARRY(inst_master_data_source_adata_a20_a & !inst_master_data_source_aadd_15_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a20_a,
	cin => inst_master_data_source_aadd_15_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a20,
	cout => inst_master_data_source_aadd_15_a20COUT);

inst_master_data_source_adata_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a20_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a20,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a20_a);

inst_master_data_source_aadd_15_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a21 = inst_master_data_source_adata_a21_a $ inst_master_data_source_aadd_15_a20COUT
-- inst_master_data_source_aadd_15_a21COUT = CARRY(!inst_master_data_source_aadd_15_a20COUT # !inst_master_data_source_adata_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	cin => inst_master_data_source_aadd_15_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a21,
	cout => inst_master_data_source_aadd_15_a21COUT);

inst_master_data_source_adata_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a21_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a21,
	datab => inst_master_data_source_adata_a21_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a21_a);

inst_master_data_source_aadd_15_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a22 = inst_master_data_source_adata_a22_a $ !inst_master_data_source_aadd_15_a21COUT
-- inst_master_data_source_aadd_15_a22COUT = CARRY(inst_master_data_source_adata_a22_a & !inst_master_data_source_aadd_15_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	cin => inst_master_data_source_aadd_15_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a22,
	cout => inst_master_data_source_aadd_15_a22COUT);

inst_master_data_source_adata_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a22_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	datab => inst_master_data_source_aadd_15_a22,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a22_a);

inst_master_data_source_aadd_15_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a23 = inst_master_data_source_adata_a23_a $ inst_master_data_source_aadd_15_a22COUT
-- inst_master_data_source_aadd_15_a23COUT = CARRY(!inst_master_data_source_aadd_15_a22COUT # !inst_master_data_source_adata_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a23_a,
	cin => inst_master_data_source_aadd_15_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a23,
	cout => inst_master_data_source_aadd_15_a23COUT);

inst_master_data_source_adata_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a23_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a23,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a23_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a23_a);

inst_master_data_source_aLessThan_13_a171_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a171 = !inst_master_data_source_adata_a20_a & !inst_master_data_source_adata_a22_a & !inst_master_data_source_adata_a23_a & !inst_master_data_source_adata_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_adata_a22_a,
	datac => inst_master_data_source_adata_a23_a,
	datad => inst_master_data_source_adata_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a171);

inst_master_data_source_aLessThan_13_a282_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a282 = (!inst_master_data_source_adata_a16_a & !inst_master_data_source_adata_a17_a & !inst_master_data_source_adata_a18_a & !inst_master_data_source_adata_a19_a) & CASCADE(inst_master_data_source_aLessThan_13_a171)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	datab => inst_master_data_source_adata_a17_a,
	datac => inst_master_data_source_adata_a18_a,
	datad => inst_master_data_source_adata_a19_a,
	cascin => inst_master_data_source_aLessThan_13_a171,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a282);

inst_master_data_source_aadd_15_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a24 = inst_master_data_source_adata_a24_a $ !inst_master_data_source_aadd_15_a23COUT
-- inst_master_data_source_aadd_15_a24COUT = CARRY(inst_master_data_source_adata_a24_a & !inst_master_data_source_aadd_15_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a24_a,
	cin => inst_master_data_source_aadd_15_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a24,
	cout => inst_master_data_source_aadd_15_a24COUT);

inst_master_data_source_adata_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a24_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a24,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a24_a);

inst_master_data_source_aadd_15_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a25 = inst_master_data_source_adata_a25_a $ inst_master_data_source_aadd_15_a24COUT
-- inst_master_data_source_aadd_15_a25COUT = CARRY(!inst_master_data_source_aadd_15_a24COUT # !inst_master_data_source_adata_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a25_a,
	cin => inst_master_data_source_aadd_15_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a25,
	cout => inst_master_data_source_aadd_15_a25COUT);

inst_master_data_source_adata_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a25_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a25,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a25_a);

inst_master_data_source_aadd_15_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a26 = inst_master_data_source_adata_a26_a $ !inst_master_data_source_aadd_15_a25COUT
-- inst_master_data_source_aadd_15_a26COUT = CARRY(inst_master_data_source_adata_a26_a & !inst_master_data_source_aadd_15_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	cin => inst_master_data_source_aadd_15_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a26,
	cout => inst_master_data_source_aadd_15_a26COUT);

inst_master_data_source_adata_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a26_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	datab => inst_master_data_source_aadd_15_a26,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a26_a);

inst_master_data_source_aadd_15_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a27 = inst_master_data_source_adata_a27_a $ inst_master_data_source_aadd_15_a26COUT
-- inst_master_data_source_aadd_15_a27COUT = CARRY(!inst_master_data_source_aadd_15_a26COUT # !inst_master_data_source_adata_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	cin => inst_master_data_source_aadd_15_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a27,
	cout => inst_master_data_source_aadd_15_a27COUT);

inst_master_data_source_adata_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a27_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a27,
	datab => inst_master_data_source_adata_a27_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a27_a);

inst_master_data_source_aadd_15_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a28 = inst_master_data_source_adata_a28_a $ !inst_master_data_source_aadd_15_a27COUT
-- inst_master_data_source_aadd_15_a28COUT = CARRY(inst_master_data_source_adata_a28_a & !inst_master_data_source_aadd_15_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	cin => inst_master_data_source_aadd_15_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a28,
	cout => inst_master_data_source_aadd_15_a28COUT);

inst_master_data_source_adata_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a28_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a28,
	datac => inst_master_data_source_adata_a28_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a28_a);

inst_master_data_source_aadd_15_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a29 = inst_master_data_source_adata_a29_a $ inst_master_data_source_aadd_15_a28COUT
-- inst_master_data_source_aadd_15_a29COUT = CARRY(!inst_master_data_source_aadd_15_a28COUT # !inst_master_data_source_adata_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a29_a,
	cin => inst_master_data_source_aadd_15_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a29,
	cout => inst_master_data_source_aadd_15_a29COUT);

inst_master_data_source_adata_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a29_a = DFFE(inst_master_data_source_aadd_15_a29 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a29,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a29_a);

inst_master_data_source_aadd_15_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a30 = inst_master_data_source_adata_a30_a $ !inst_master_data_source_aadd_15_a29COUT
-- inst_master_data_source_aadd_15_a30COUT = CARRY(inst_master_data_source_adata_a30_a & !inst_master_data_source_aadd_15_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	cin => inst_master_data_source_aadd_15_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a30,
	cout => inst_master_data_source_aadd_15_a30COUT);

inst_master_data_source_adata_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a30_a = DFFE(inst_master_data_source_aLessThan_13_a127 & inst_master_data_source_aadd_15_a30 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a30,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a30_a);

inst_master_data_source_aadd_15_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a31 = inst_master_data_source_adata_a31_a $ inst_master_data_source_aadd_15_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a31_a,
	cin => inst_master_data_source_aadd_15_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a31);

inst_master_data_source_adata_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a31_a = DFFE(inst_master_data_source_aLessThan_13_a127 & inst_master_data_source_aadd_15_a31 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a31,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a31_a);

inst_master_data_source_aLessThan_13_a157_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a157 = !inst_master_data_source_adata_a31_a & !inst_master_data_source_adata_a29_a & !inst_master_data_source_adata_a30_a & !inst_master_data_source_adata_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a31_a,
	datab => inst_master_data_source_adata_a29_a,
	datac => inst_master_data_source_adata_a30_a,
	datad => inst_master_data_source_adata_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a157);

inst_master_data_source_aLessThan_13_a281_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a281 = (!inst_master_data_source_adata_a25_a & !inst_master_data_source_adata_a26_a & !inst_master_data_source_adata_a24_a & !inst_master_data_source_adata_a27_a) & CASCADE(inst_master_data_source_aLessThan_13_a157)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_adata_a26_a,
	datac => inst_master_data_source_adata_a24_a,
	datad => inst_master_data_source_adata_a27_a,
	cascin => inst_master_data_source_aLessThan_13_a157,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a281);

inst_master_data_source_awdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a0_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aadd_15_rtl_1_a256, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a282,
	datad => inst_master_data_source_aadd_15_rtl_1_a256,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a0_a_areg0);

inst_ahb_master_aslavehwdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a0_a_areg0 = DFFE(inst_master_data_source_awdata_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a0_a_areg0);

inst_master_data_source_awdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a1_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aadd_15_rtl_1_a263, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a282,
	datad => inst_master_data_source_aadd_15_rtl_1_a263,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a1_a_areg0);

inst_ahb_master_aslavehwdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a1_a_areg0 = DFFE(inst_master_data_source_awdata_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a1_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a1_a_areg0);

inst_master_data_source_awdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a2_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a2_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a2,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a2_a_areg0);

inst_ahb_master_aslavehwdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a2_a_areg0 = DFFE(inst_master_data_source_awdata_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a2_a_areg0);

inst_master_data_source_awdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a3_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a3_a,
	datac => inst_master_data_source_aadd_15_a3,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a3_a_areg0);

inst_ahb_master_aslavehwdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a3_a_areg0 = DFFE(inst_master_data_source_awdata_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a3_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a3_a_areg0);

inst_master_data_source_awdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a4_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a4,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a4_a_areg0);

inst_ahb_master_aslavehwdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a4_a_areg0 = DFFE(inst_master_data_source_awdata_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a4_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a4_a_areg0);

inst_master_data_source_awdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a5_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a5_a,
	datac => inst_master_data_source_aadd_15_a5,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a5_a_areg0);

inst_ahb_master_aslavehwdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a5_a_areg0 = DFFE(inst_master_data_source_awdata_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a5_a_areg0);

inst_master_data_source_awdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a6_a_areg0 = DFFE(inst_master_data_source_aadd_15_rtl_1_a1566, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_aadd_15_rtl_1_a1566,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a6_a_areg0);

inst_ahb_master_aslavehwdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a6_a_areg0 = DFFE(inst_master_data_source_awdata_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a6_a_areg0);

inst_master_data_source_awdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a7_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	datab => inst_master_data_source_aadd_15_a7,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_13_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a7_a_areg0);

inst_ahb_master_aslavehwdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a7_a_areg0 = DFFE(inst_master_data_source_awdata_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a7_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a7_a_areg0);

inst_master_data_source_awdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a8_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	datab => inst_master_data_source_aadd_15_a8,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_13_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a8_a_areg0);

inst_ahb_master_aslavehwdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a8_a_areg0 = DFFE(inst_master_data_source_awdata_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a8_a_areg0);

inst_master_data_source_awdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a9_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a9_a,
	datab => inst_master_data_source_aadd_15_a9,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a9_a_areg0);

inst_ahb_master_aslavehwdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a9_a_areg0 = DFFE(inst_master_data_source_awdata_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a9_a_areg0);

inst_master_data_source_awdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a10_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a10,
	datac => inst_master_data_source_adata_a10_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a10_a_areg0);

inst_ahb_master_aslavehwdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a10_a_areg0 = DFFE(inst_master_data_source_awdata_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a10_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a10_a_areg0);

inst_master_data_source_awdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a11_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_aadd_15_a11,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a11_a_areg0);

inst_ahb_master_aslavehwdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a11_a_areg0 = DFFE(inst_master_data_source_awdata_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a11_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a11_a_areg0);

inst_master_data_source_awdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a12_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a12_a,
	datab => inst_master_data_source_aadd_15_a12,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a12_a_areg0);

inst_ahb_master_aslavehwdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a12_a_areg0 = DFFE(inst_master_data_source_awdata_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a12_a_areg0);

inst_master_data_source_awdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a13_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a13,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a13_a_areg0);

inst_ahb_master_aslavehwdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a13_a_areg0 = DFFE(inst_master_data_source_awdata_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a13_a_areg0);

inst_master_data_source_awdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a14_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a14,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a14_a_areg0);

inst_ahb_master_aslavehwdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a14_a_areg0 = DFFE(inst_master_data_source_awdata_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a14_a_areg0);

inst_master_data_source_awdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a15_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a15,
	datab => inst_master_data_source_adata_a15_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a15_a_areg0);

inst_ahb_master_aslavehwdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a15_a_areg0 = DFFE(inst_master_data_source_awdata_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a15_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a15_a_areg0);

inst_master_data_source_awdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a16_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a16,
	datab => inst_master_data_source_adata_a16_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a16_a_areg0);

inst_ahb_master_aslavehwdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a16_a_areg0 = DFFE(inst_master_data_source_awdata_a16_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a16_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a16_a_areg0);

inst_master_data_source_awdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a17_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_adata_a17_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_aadd_15_a17,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a17_a_areg0);

inst_ahb_master_aslavehwdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a17_a_areg0 = DFFE(inst_master_data_source_awdata_a17_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a17_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a17_a_areg0);

inst_master_data_source_awdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a18_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a18,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a18_a_areg0);

inst_ahb_master_aslavehwdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a18_a_areg0 = DFFE(inst_master_data_source_awdata_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a18_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a18_a_areg0);

inst_master_data_source_awdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a19_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_aadd_15_a19,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a19_a_areg0);

inst_ahb_master_aslavehwdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a19_a_areg0 = DFFE(inst_master_data_source_awdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a19_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a19_a_areg0);

inst_master_data_source_awdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a20_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a20,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a20_a_areg0);

inst_ahb_master_aslavehwdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a20_a_areg0 = DFFE(inst_master_data_source_awdata_a20_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a20_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a20_a_areg0);

inst_master_data_source_awdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a21_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a21,
	datab => inst_master_data_source_adata_a21_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a21_a_areg0);

inst_ahb_master_aslavehwdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a21_a_areg0 = DFFE(inst_master_data_source_awdata_a21_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a21_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a21_a_areg0);

inst_master_data_source_awdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a22_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	datab => inst_master_data_source_aadd_15_a22,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a22_a_areg0);

inst_ahb_master_aslavehwdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a22_a_areg0 = DFFE(inst_master_data_source_awdata_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a22_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a22_a_areg0);

inst_master_data_source_awdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a23_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a23,
	datab => inst_master_data_source_adata_a23_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a23_a_areg0);

inst_ahb_master_aslavehwdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a23_a_areg0 = DFFE(inst_master_data_source_awdata_a23_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a23_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a23_a_areg0);

inst_master_data_source_awdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a24_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a24_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aadd_15_a24,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a24_a_areg0);

inst_ahb_master_aslavehwdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a24_a_areg0 = DFFE(inst_master_data_source_awdata_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a24_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a24_a_areg0);

inst_master_data_source_awdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a25_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a25,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a25_a_areg0);

inst_ahb_master_aslavehwdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a25_a_areg0 = DFFE(inst_master_data_source_awdata_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a25_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a25_a_areg0);

inst_master_data_source_awdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a26_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a26,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a26_a_areg0);

inst_ahb_master_aslavehwdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a26_a_areg0 = DFFE(inst_master_data_source_awdata_a26_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a26_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a26_a_areg0);

inst_master_data_source_awdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a27_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a27,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a27_a_areg0);

inst_ahb_master_aslavehwdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a27_a_areg0 = DFFE(inst_master_data_source_awdata_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a27_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a27_a_areg0);

inst_master_data_source_awdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a28_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a28,
	datac => inst_master_data_source_adata_a28_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a28_a_areg0);

inst_ahb_master_aslavehwdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a28_a_areg0 = DFFE(inst_master_data_source_awdata_a28_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a28_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a28_a_areg0);

inst_master_data_source_awdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a29_a_areg0 = DFFE(inst_master_data_source_aadd_15_a29 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a29,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a29_a_areg0);

inst_ahb_master_aslavehwdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a29_a_areg0 = DFFE(inst_master_data_source_awdata_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a29_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a29_a_areg0);

inst_master_data_source_awdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a30_a_areg0 = DFFE(inst_master_data_source_aadd_15_a30 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a30,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a30_a_areg0);

inst_ahb_master_aslavehwdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a30_a_areg0 = DFFE(inst_master_data_source_awdata_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a30_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a30_a_areg0);

inst_master_data_source_awdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a31_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & inst_master_data_source_aadd_15_a31 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a31,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a31_a_areg0);

inst_ahb_master_aslavehwdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a31_a_areg0 = DFFE(inst_master_data_source_awdata_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a31_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a31_a_areg0);

ahb_slave_inst_aSelect_654_a122_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a122 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_areduce_nor_311_rtl_0_a234 # ahb_slave_inst_areduce_nor_404 # ahb_slave_inst_areduce_nor_311_rtl_0_a233)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_areduce_nor_404,
	datad => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a122);

ahb_slave_inst_aSelect_654_a523_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a523 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a523);

ahb_slave_inst_aSelect_654_a538_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a538 = !ahb_slave_inst_aslave_state_a11 & (ahb_slave_inst_aslave_state_a8 # ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aSelect_654_a523)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => ahb_slave_inst_aslave_state_a11,
	datad => ahb_slave_inst_aSelect_654_a523,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a538);

ahb_slave_inst_aSelect_654_a547_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a547 = !ahb_slave_inst_aSelect_654_a122 & ahb_slave_inst_aSelect_654_a538 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aSelect_654_a122,
	datad => ahb_slave_inst_aSelect_654_a538,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a547);

ahb_slave_inst_aSelect_620_a154_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a154 = !ahb_slave_inst_aslave_state_a12 & (!stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a154);

ahb_slave_inst_aSelect_633_a75_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_633_a75 = !ahb_slave_inst_areduce_nor_311_rtl_0_a234 & ahb_slave_inst_aslave_state_a9 & ahb_slave_inst_aslave_state_a661 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aslave_state_a661,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_633_a75);

ahb_slave_inst_aSelect_633_a76_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_633_a76 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & ahb_slave_inst_aslave_state_a662 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_aslave_state_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => ahb_slave_inst_aslave_state_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_633_a76);

ahb_slave_inst_aSelect_637_a79_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_637_a79 = !ahb_slave_inst_areduce_nor_311_rtl_0_a233 & (ahb_slave_inst_aSelect_633_a75 # ahb_slave_inst_aSelect_633_a76) # !ahb_slave_inst_aSelect_620_a154

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F5D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_620_a154,
	datab => ahb_slave_inst_aSelect_633_a75,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datad => ahb_slave_inst_aSelect_633_a76,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_637_a79);

ahb_slave_inst_areg_address_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a19_a_areg0 = DFFE(ahb_slave_inst_areg_address_a19_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a19_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & ahb_slave_inst_aSelect_637_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a19_a_areg0);

ahb_slave_inst_areg_address_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a18_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a18_a_areg0);

ahb_slave_inst_areg_address_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a15_a_areg0 = DFFE(ahb_slave_inst_areg_address_a15_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a15_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a & ahb_slave_inst_aSelect_637_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a15_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a15_a_areg0);

slaveregister_inst_ai_a31631_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31631 = ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31631);

ahb_slave_inst_areg_address_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a14_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & (ahb_slave_inst_aSelect_637_a79 # ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a14_a_areg0);

ahb_slave_inst_areg_address_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a13_a_areg0 = DFFE(ahb_slave_inst_aSelect_637_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a # ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_aSelect_637_a79 & ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_637_a79,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a13_a_areg0);

slaveregister_inst_ai_a7341_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7341 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_areg_rdata_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7341);

ahb_slave_inst_areg_address_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a12_a_areg0 = DFFE(ahb_slave_inst_aSelect_637_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_aSelect_637_a79 & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_637_a79,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a12_a_areg0);

slaveregister_inst_areduce_nor_4_a3_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areduce_nor_4_a3 = !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_areduce_nor_4_a3);

ahb_slave_inst_aSelect_654_a575_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a575 = (stripe_inst_alpm_instance_acore_aMASTERHWRITE & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a) & CASCADE(ahb_slave_inst_aslave_state_a719)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	cascin => ahb_slave_inst_aslave_state_a719,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a575);

ahb_slave_inst_aslave_state_a149_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a149 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & ahb_slave_inst_aslave_state_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datad => ahb_slave_inst_aslave_state_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a149);

ahb_slave_inst_aSelect_654_a569_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a569 = ahb_slave_inst_aSelect_654_a575 # ahb_slave_inst_aslave_state_a675 & (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => ahb_slave_inst_aslave_state_a675,
	datac => ahb_slave_inst_aSelect_654_a575,
	datad => ahb_slave_inst_aslave_state_a149,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a569);

ahb_slave_inst_areg_write_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_write_areg0 = DFFE(ahb_slave_inst_aSelect_654_a569 # ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_aslave_state_a12 # !ahb_slave_inst_aSelect_654_a547), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_aSelect_654_a569,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_write_areg0);

ahb_slave_inst_areg_address_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a2_a_areg0 = DFFE(ahb_slave_inst_areg_address_a2_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a2_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & ahb_slave_inst_aSelect_637_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a2_a_areg0);

ahb_slave_inst_areg_address_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & (ahb_slave_inst_aSelect_637_a79 # ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a3_a_areg0);

ahb_slave_inst_areg_address_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a4_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a & (ahb_slave_inst_aSelect_637_a79 # ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a4_a_areg0);

ahb_slave_inst_areg_address_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a5_a_areg0 = DFFE(ahb_slave_inst_aSelect_637_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_aSelect_637_a79 & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_637_a79,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a5_a_areg0);

ahb_slave_inst_areg_address_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a6_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & (ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a6_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a,
	datab => ahb_slave_inst_aSelect_637_a79,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a6_a_areg0);

ahb_slave_inst_areg_address_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a7_a_areg0 = DFFE(ahb_slave_inst_areg_address_a7_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a7_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a & ahb_slave_inst_aSelect_637_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a7_a_areg0);

ahb_slave_inst_areg_address_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a8_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & (ahb_slave_inst_aSelect_637_a79 # ahb_slave_inst_areg_address_a8_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & ahb_slave_inst_areg_address_a8_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a,
	datab => ahb_slave_inst_areg_address_a8_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101111101011",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 0,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a);

slaveregister_inst_ai_a1757_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1757 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1757);

slaveregister_inst_ai_a7179_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7179 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a1757) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => slaveregister_inst_ai_a1757,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7179);

slaveregister_inst_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areduce_nor_3 = ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_areduce_nor_3);

ahb_slave_inst_aSelect_620_a30_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a30 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_areduce_nor_311_rtl_0_a234 # stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a661)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a661,
	datad => ahb_slave_inst_aslave_state_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a30);

ahb_slave_inst_aSelect_620_a29_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a29 = !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aslave_state_a662 & (ahb_slave_inst_areduce_nor_311_rtl_0_a235 # ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a235,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => ahb_slave_inst_aslave_state_a662,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a29);

ahb_slave_inst_areg_enable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_enable_areg0 = DFFE(!ahb_slave_inst_areduce_nor_311_rtl_0_a233 & (ahb_slave_inst_aSelect_620_a30 # ahb_slave_inst_aSelect_620_a29) # !ahb_slave_inst_aSelect_620_a154, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F5D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_620_a154,
	datab => ahb_slave_inst_aSelect_620_a30,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datad => ahb_slave_inst_aSelect_620_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_enable_areg0);

slaveregister_inst_ai_a31632_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31632 = ahb_slave_inst_areg_enable_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & ahb_slave_inst_areg_write_areg0
-- slaveregister_inst_ai_a31745 = ahb_slave_inst_areg_enable_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31632,
	cascout => slaveregister_inst_ai_a31745);

slaveregister_inst_ai_a31744_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31744 = (ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0) & CASCADE(slaveregister_inst_ai_a31745)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	cascin => slaveregister_inst_ai_a31745,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31744);

COM_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(0),
	combout => COM_AD_D_a0_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a0_a = DFFE(COM_AD_D_a0_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a0_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a0_a);

inst_com_ADC_RC_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31744,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a0_a_a2);

slaveregister_inst_ai_a31653_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31653 = !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31631

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31653);

slaveregister_inst_acommand_0_local_a30_a_a206_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a206 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	cascout => slaveregister_inst_acommand_0_local_a30_a_a206);

slaveregister_inst_acommand_0_local_a30_a_a221_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a221 = (ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_enable_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)) & CASCADE(slaveregister_inst_acommand_0_local_a30_a_a206)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	cascin => slaveregister_inst_acommand_0_local_a30_a_a206,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a221);

slaveregister_inst_acommand_0_local_a30_a_a200_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a200 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a200);

slaveregister_inst_acommand_1_local_a11_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a11_a_a4 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a31653 & slaveregister_inst_acommand_0_local_a30_a_a221 & slaveregister_inst_acommand_0_local_a30_a_a200

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a31653,
	datac => slaveregister_inst_acommand_0_local_a30_a_a221,
	datad => slaveregister_inst_acommand_0_local_a30_a_a200,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_1_local_a11_a_a4);

slaveregister_inst_acommand_1_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a4_a);

inst_com_ADC_RC_aadd_7_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a0 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a0) # (!inst_com_ADC_RC_aadd_7_a9 & !inst_com_ADC_RC_aadd_7_a0) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a0COUT = CARRY(inst_com_ADC_RC_aadd_7_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a0,
	datac => inst_com_ADC_RC_aadd_7_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a0,
	cout => inst_com_ADC_RC_aadd_7_a0COUT);

inst_com_ADC_RC_aadd_7_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a1 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a1) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a1 $ inst_com_ADC_RC_aadd_7_a0COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a1COUT = CARRY(!inst_com_ADC_RC_aadd_7_a0COUT # !inst_com_ADC_RC_aadd_7_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a1,
	datac => inst_com_ADC_RC_aadd_7_a1,
	cin => inst_com_ADC_RC_aadd_7_a0COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a1,
	cout => inst_com_ADC_RC_aadd_7_a1COUT);

inst_com_ADC_RC_aadd_7_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a2 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a2) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a2 $ !inst_com_ADC_RC_aadd_7_a1COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a2COUT = CARRY(inst_com_ADC_RC_aadd_7_a2 & !inst_com_ADC_RC_aadd_7_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a2,
	datac => inst_com_ADC_RC_aadd_7_a2,
	cin => inst_com_ADC_RC_aadd_7_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a2,
	cout => inst_com_ADC_RC_aadd_7_a2COUT);

inst_com_ADC_RC_aadd_7_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a3 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a3) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a3 $ inst_com_ADC_RC_aadd_7_a2COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a3COUT = CARRY(!inst_com_ADC_RC_aadd_7_a2COUT # !inst_com_ADC_RC_aadd_7_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a3,
	datac => inst_com_ADC_RC_aadd_7_a3,
	cin => inst_com_ADC_RC_aadd_7_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a3,
	cout => inst_com_ADC_RC_aadd_7_a3COUT);

inst_com_ADC_RC_aadd_7_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a4 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a4) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a4 $ !inst_com_ADC_RC_aadd_7_a3COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a4COUT = CARRY(inst_com_ADC_RC_aadd_7_a4 & !inst_com_ADC_RC_aadd_7_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a4,
	datac => inst_com_ADC_RC_aadd_7_a4,
	cin => inst_com_ADC_RC_aadd_7_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a4,
	cout => inst_com_ADC_RC_aadd_7_a4COUT);

inst_com_ADC_RC_aadd_7_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a5 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a5) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a5 $ inst_com_ADC_RC_aadd_7_a4COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a5COUT = CARRY(!inst_com_ADC_RC_aadd_7_a4COUT # !inst_com_ADC_RC_aadd_7_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a5,
	datac => inst_com_ADC_RC_aadd_7_a5,
	cin => inst_com_ADC_RC_aadd_7_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a5,
	cout => inst_com_ADC_RC_aadd_7_a5COUT);

inst_com_ADC_RC_aadd_7_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a6 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a6) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a6 $ !inst_com_ADC_RC_aadd_7_a5COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a6COUT = CARRY(inst_com_ADC_RC_aadd_7_a6 & !inst_com_ADC_RC_aadd_7_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a6,
	datac => inst_com_ADC_RC_aadd_7_a6,
	cin => inst_com_ADC_RC_aadd_7_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a6,
	cout => inst_com_ADC_RC_aadd_7_a6COUT);

inst_com_ADC_RC_aadd_7_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a7 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a7) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a7 $ inst_com_ADC_RC_aadd_7_a6COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a7COUT = CARRY(!inst_com_ADC_RC_aadd_7_a6COUT # !inst_com_ADC_RC_aadd_7_a7)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a7,
	datac => inst_com_ADC_RC_aadd_7_a7,
	cin => inst_com_ADC_RC_aadd_7_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a7,
	cout => inst_com_ADC_RC_aadd_7_a7COUT);

inst_com_ADC_RC_aadd_7_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a8 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a8) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a8 $ !inst_com_ADC_RC_aadd_7_a7COUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a8COUT = CARRY(inst_com_ADC_RC_aadd_7_a8 & !inst_com_ADC_RC_aadd_7_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a8,
	datac => inst_com_ADC_RC_aadd_7_a8,
	cin => inst_com_ADC_RC_aadd_7_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a8,
	cout => inst_com_ADC_RC_aadd_7_a8COUT);

inst_com_ADC_RC_aadd_7_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a9 = DFFE((inst_com_ADC_RC_aadd_7_a9 & VCC) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a8COUT $ inst_com_ADC_RC_aadd_7_a9) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => VCC,
	datad => inst_com_ADC_RC_aadd_7_a9,
	cin => inst_com_ADC_RC_aadd_7_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a9);

inst_com_ADC_RC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awren = DFFE(slaveregister_inst_acommand_1_local_a4_a & !inst_com_ADC_RC_aadd_7_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a4_a,
	datad => inst_com_ADC_RC_aadd_7_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awren);

rtl_a0_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a0 = inst_com_ADC_RC_awren # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31744

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_awren,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a0);

inst_com_ADC_RC_ai_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_ai_a21 = !inst_com_ADC_RC_aadd_7_a9 & slaveregister_inst_acommand_1_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a9,
	datad => slaveregister_inst_acommand_1_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_ai_a21);

inst_com_ADC_RC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a0_a = DFFE(inst_com_ADC_RC_aadd_7_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a0_a);

inst_com_ADC_RC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_com_ADC_RC_awraddress_a0_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a0_a_a2);

inst_com_ADC_RC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a1_a = DFFE(inst_com_ADC_RC_aadd_7_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a1_a);

inst_com_ADC_RC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_com_ADC_RC_awraddress_a1_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a1_a_a5);

inst_com_ADC_RC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a2_a = DFFE(inst_com_ADC_RC_aadd_7_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a2_a);

inst_com_ADC_RC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a2_a_a8 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a2_a_a8);

inst_com_ADC_RC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a3_a = DFFE(inst_com_ADC_RC_aadd_7_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a3_a);

inst_com_ADC_RC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a3_a_a11);

inst_com_ADC_RC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a4_a = DFFE(inst_com_ADC_RC_aadd_7_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a4_a);

inst_com_ADC_RC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a4_a_a14);

inst_com_ADC_RC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a5_a = DFFE(inst_com_ADC_RC_aadd_7_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a5_a);

inst_com_ADC_RC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a5_a_a17);

inst_com_ADC_RC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a6_a = DFFE(inst_com_ADC_RC_aadd_7_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a6_a);

inst_com_ADC_RC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a6_a_a20);

ahb_slave_inst_areg_address_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a9_a_areg0 = DFFE(ahb_slave_inst_areg_address_a9_a_areg0 & (ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => ahb_slave_inst_aSelect_637_a79,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a9_a_areg0);

inst_com_ADC_RC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a7_a = DFFE(inst_com_ADC_RC_aadd_7_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a7_a);

inst_com_ADC_RC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a7_a_a23);

ahb_slave_inst_areg_address_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a10_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a & (ahb_slave_inst_aSelect_637_a79 # ahb_slave_inst_areg_address_a10_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a & ahb_slave_inst_areg_address_a10_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a,
	datab => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a10_a_areg0);

inst_com_ADC_RC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a8_a = DFFE(inst_com_ADC_RC_aadd_7_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a8_a);

inst_com_ADC_RC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a8_a_a26 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a10_a_areg0) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_awraddress_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a8_a_a26);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a1754_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1754 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1754);

slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a1754) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1757

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a1754,
	datac => slaveregister_inst_ai_a1757,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0);

FLASH_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(0),
	combout => FLASH_AD_D_a0_a_acombout);

inst_flash_ADC_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a0_a_a2 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a0_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a0_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a0_a_acombout,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a0_a_a2);

OneSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_OneSPE,
	combout => OneSPE_acombout);

slaveregister_inst_acommand_0_local_a30_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a4 = slaveregister_inst_acommand_0_local_a30_a_a221 & slaveregister_inst_ai_a31653 & slaveregister_inst_acommand_0_local_a30_a_a200 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a221,
	datab => slaveregister_inst_ai_a31653,
	datac => slaveregister_inst_acommand_0_local_a30_a_a200,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a4);

slaveregister_inst_acommand_0_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a17_a);

inst_flash_ADC_adisc_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adisc = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a17_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adisc);

slaveregister_inst_acommand_0_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a16_a);

inst_flash_ADC_ai_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a3 = !slaveregister_inst_acommand_0_local_a17_a & !slaveregister_inst_acommand_0_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a17_a,
	datad => slaveregister_inst_acommand_0_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a3);

inst_flash_ADC_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a5 = slaveregister_inst_acommand_0_local_a16_a # slaveregister_inst_acommand_0_local_a17_a & inst_flash_ADC_adisc

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a16_a,
	datac => slaveregister_inst_acommand_0_local_a17_a,
	datad => inst_flash_ADC_adisc,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a5);

inst_flash_ADC_aadd_13_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a0 = !inst_flash_ADC_aMEM_write_addr_a0_a
-- inst_flash_ADC_aadd_13_a0COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a0,
	cout => inst_flash_ADC_aadd_13_a0COUT);

inst_flash_ADC_aMEM_write_addr_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a0_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a0 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a0_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a0_a);

inst_flash_ADC_aadd_13_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a1 = inst_flash_ADC_aMEM_write_addr_a1_a $ inst_flash_ADC_aadd_13_a0COUT
-- inst_flash_ADC_aadd_13_a1COUT = CARRY(!inst_flash_ADC_aadd_13_a0COUT # !inst_flash_ADC_aMEM_write_addr_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a1_a,
	cin => inst_flash_ADC_aadd_13_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a1,
	cout => inst_flash_ADC_aadd_13_a1COUT);

inst_flash_ADC_aMEM_write_addr_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a1_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a1 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a1_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a1_a);

inst_flash_ADC_aadd_13_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a2 = inst_flash_ADC_aMEM_write_addr_a2_a $ !inst_flash_ADC_aadd_13_a1COUT
-- inst_flash_ADC_aadd_13_a2COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a2_a & !inst_flash_ADC_aadd_13_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a2_a,
	cin => inst_flash_ADC_aadd_13_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a2,
	cout => inst_flash_ADC_aadd_13_a2COUT);

inst_flash_ADC_aMEM_write_addr_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a2_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a2 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a2_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a2_a);

inst_flash_ADC_aadd_13_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a3 = inst_flash_ADC_aMEM_write_addr_a3_a $ inst_flash_ADC_aadd_13_a2COUT
-- inst_flash_ADC_aadd_13_a3COUT = CARRY(!inst_flash_ADC_aadd_13_a2COUT # !inst_flash_ADC_aMEM_write_addr_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a3_a,
	cin => inst_flash_ADC_aadd_13_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a3,
	cout => inst_flash_ADC_aadd_13_a3COUT);

inst_flash_ADC_aMEM_write_addr_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a3_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a3 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a3_a,
	datab => inst_flash_ADC_awraddress_a0_a_a39,
	datac => inst_flash_ADC_aadd_13_a3,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a3_a);

inst_flash_ADC_aadd_13_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a4 = inst_flash_ADC_aMEM_write_addr_a4_a $ !inst_flash_ADC_aadd_13_a3COUT
-- inst_flash_ADC_aadd_13_a4COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a4_a & !inst_flash_ADC_aadd_13_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a4_a,
	cin => inst_flash_ADC_aadd_13_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a4,
	cout => inst_flash_ADC_aadd_13_a4COUT);

inst_flash_ADC_aMEM_write_addr_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a4_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a4 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a4_a,
	datab => inst_flash_ADC_awraddress_a0_a_a39,
	datac => inst_flash_ADC_aadd_13_a4,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a4_a);

inst_flash_ADC_aadd_13_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a5 = inst_flash_ADC_aMEM_write_addr_a5_a $ inst_flash_ADC_aadd_13_a4COUT
-- inst_flash_ADC_aadd_13_a5COUT = CARRY(!inst_flash_ADC_aadd_13_a4COUT # !inst_flash_ADC_aMEM_write_addr_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a5_a,
	cin => inst_flash_ADC_aadd_13_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a5,
	cout => inst_flash_ADC_aadd_13_a5COUT);

inst_flash_ADC_aMEM_write_addr_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a5_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a5 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a5_a,
	datab => inst_flash_ADC_awraddress_a0_a_a39,
	datac => inst_flash_ADC_aadd_13_a5,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a5_a);

inst_flash_ADC_aadd_13_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a6 = inst_flash_ADC_aMEM_write_addr_a6_a $ !inst_flash_ADC_aadd_13_a5COUT
-- inst_flash_ADC_aadd_13_a6COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a6_a & !inst_flash_ADC_aadd_13_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a6_a,
	cin => inst_flash_ADC_aadd_13_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a6,
	cout => inst_flash_ADC_aadd_13_a6COUT);

inst_flash_ADC_aMEM_write_addr_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a6_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a6 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aadd_13_a6,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_aMEM_write_addr_a6_a,
	datad => inst_flash_ADC_awraddress_a0_a_a39,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a6_a);

inst_flash_ADC_aadd_13_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a7 = inst_flash_ADC_aMEM_write_addr_a7_a $ inst_flash_ADC_aadd_13_a6COUT
-- inst_flash_ADC_aadd_13_a7COUT = CARRY(!inst_flash_ADC_aadd_13_a6COUT # !inst_flash_ADC_aMEM_write_addr_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a7_a,
	cin => inst_flash_ADC_aadd_13_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a7,
	cout => inst_flash_ADC_aadd_13_a7COUT);

inst_flash_ADC_aMEM_write_addr_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a7_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a7 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a7_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a7_a);

inst_flash_ADC_aadd_13_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a8 = inst_flash_ADC_aMEM_write_addr_a8_a $ !inst_flash_ADC_aadd_13_a7COUT
-- inst_flash_ADC_aadd_13_a8COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a8_a & !inst_flash_ADC_aadd_13_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a8_a,
	cin => inst_flash_ADC_aadd_13_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a8,
	cout => inst_flash_ADC_aadd_13_a8COUT);

inst_flash_ADC_aMEM_write_addr_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a8_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a8 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aadd_13_a8,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_aMEM_write_addr_a8_a,
	datad => inst_flash_ADC_awraddress_a0_a_a39,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a8_a);

inst_flash_ADC_aadd_13_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a9 = inst_flash_ADC_aadd_13_a8COUT $ inst_flash_ADC_aMEM_write_addr_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a9_a,
	cin => inst_flash_ADC_aadd_13_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a9);

inst_flash_ADC_aMEM_write_addr_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a9_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_aMEM_write_addr_a9_a # inst_flash_ADC_ai_a5 & inst_flash_ADC_aadd_13_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_ai_a5,
	datac => inst_flash_ADC_aMEM_write_addr_a9_a,
	datad => inst_flash_ADC_aadd_13_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a9_a);

inst_flash_ADC_awraddress_a0_a_a39_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a_a39 = !inst_flash_ADC_aMEM_write_addr_a9_a & (slaveregister_inst_acommand_0_local_a16_a # inst_flash_ADC_adisc & slaveregister_inst_acommand_0_local_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_adisc,
	datab => inst_flash_ADC_aMEM_write_addr_a9_a,
	datac => slaveregister_inst_acommand_0_local_a16_a,
	datad => slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_a0_a_a39);

inst_flash_ADC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awren = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 # !inst_flash_ADC_ai_a5 & inst_flash_ADC_awren), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2322",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_ai_a5,
	datad => inst_flash_ADC_awren,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awren);

rtl_a1_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1 = inst_flash_ADC_awren # ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31744

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_flash_ADC_awren,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1);

inst_flash_ADC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a = DFFE(inst_flash_ADC_aMEM_write_addr_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a0_a);

inst_flash_ADC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a0_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_flash_ADC_awraddress_a0_a,
	datac => slaveregister_inst_ai_a31744,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a0_a_a2);

inst_flash_ADC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a1_a = DFFE(inst_flash_ADC_aMEM_write_addr_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a1_a);

inst_flash_ADC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a1_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_flash_ADC_awraddress_a1_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a1_a_a5);

inst_flash_ADC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a2_a = DFFE(inst_flash_ADC_aMEM_write_addr_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a2_a);

inst_flash_ADC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a2_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_flash_ADC_awraddress_a2_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a2_a_a8);

inst_flash_ADC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a3_a = DFFE(inst_flash_ADC_aMEM_write_addr_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a3_a);

inst_flash_ADC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a3_a) # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => inst_flash_ADC_awraddress_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a3_a_a11);

inst_flash_ADC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a4_a = DFFE(inst_flash_ADC_aMEM_write_addr_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a4_a);

inst_flash_ADC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a4_a) # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => inst_flash_ADC_awraddress_a4_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a4_a_a14);

inst_flash_ADC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a5_a = DFFE(inst_flash_ADC_aMEM_write_addr_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a5_a);

inst_flash_ADC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a5_a) # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => inst_flash_ADC_awraddress_a5_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a5_a_a17);

inst_flash_ADC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a6_a = DFFE(inst_flash_ADC_aMEM_write_addr_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a6_a);

inst_flash_ADC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a6_a) # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_flash_ADC_awraddress_a6_a,
	datad => ahb_slave_inst_areg_address_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a6_a_a20);

inst_flash_ADC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a7_a = DFFE(inst_flash_ADC_aMEM_write_addr_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a7_a);

inst_flash_ADC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a31744,
	datac => inst_flash_ADC_awraddress_a7_a,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a7_a_a23);

inst_flash_ADC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a8_a = DFFE(inst_flash_ADC_aMEM_write_addr_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a8_a);

inst_flash_ADC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a31744 & inst_flash_ADC_awraddress_a8_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_flash_ADC_awraddress_a8_a,
	datad => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a1760_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1760 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1760);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

slaveregister_inst_ai_a1742_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1742 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1742);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT);

slaveregister_inst_ai_a1739_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1739 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1739);

slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1739) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1742

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a1742,
	datad => slaveregister_inst_ai_a1739,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a8);

rtl_a2265_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2265 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a200,
	datad => slaveregister_inst_aMux_1094_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2265);

inst_hit_counter_ff_aOneSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE_latch = DFFE(VCC, GLOBAL(OneSPE_acombout), inst_hit_counter_ff_aOneSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE_latch);

inst_hit_counter_ff_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE0 = DFFE(inst_hit_counter_ff_aOneSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE0);

inst_hit_counter_ff_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE1 = DFFE(!inst_hit_counter_ff_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE1);

inst_hit_counter_ff_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE2 = DFFE(!inst_hit_counter_ff_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE2);

inst_hit_counter_ff_ai_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a19 = !inst_hit_counter_ff_aOneSPE2 & !inst_hit_counter_ff_aOneSPE1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE2,
	datad => inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a19);

a_aGND_aI : apex20ke_lcell 
-- Equation(s):
-- a_aGND = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aGND);

inst_hit_counter_ff_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a1 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & !inst_hit_counter_ff_aadd_6_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a1COUT = CARRY(inst_hit_counter_ff_aadd_6_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a1,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a1,
	cout => inst_hit_counter_ff_aadd_6_a1COUT);

inst_hit_counter_ff_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a2 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a2 $ !inst_hit_counter_ff_aadd_6_a1COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a2COUT = CARRY(!inst_hit_counter_ff_aadd_6_a2 & !inst_hit_counter_ff_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a2,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a2,
	cout => inst_hit_counter_ff_aadd_6_a2COUT);

inst_hit_counter_ff_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a3 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a3 $ inst_hit_counter_ff_aadd_6_a2COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a3COUT = CARRY(inst_hit_counter_ff_aadd_6_a3 # !inst_hit_counter_ff_aadd_6_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a3,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a3,
	cout => inst_hit_counter_ff_aadd_6_a3COUT);

inst_hit_counter_ff_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a4 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a4 $ !inst_hit_counter_ff_aadd_6_a3COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a4COUT = CARRY(!inst_hit_counter_ff_aadd_6_a4 & !inst_hit_counter_ff_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a4,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a4,
	cout => inst_hit_counter_ff_aadd_6_a4COUT);

inst_hit_counter_ff_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a5 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a5 $ inst_hit_counter_ff_aadd_6_a4COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a5COUT = CARRY(inst_hit_counter_ff_aadd_6_a5 # !inst_hit_counter_ff_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a5,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a5,
	cout => inst_hit_counter_ff_aadd_6_a5COUT);

inst_hit_counter_ff_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a6 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a6 $ !inst_hit_counter_ff_aadd_6_a5COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a6COUT = CARRY(!inst_hit_counter_ff_aadd_6_a6 & !inst_hit_counter_ff_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a6,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a6,
	cout => inst_hit_counter_ff_aadd_6_a6COUT);

inst_hit_counter_ff_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a7 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a7 $ inst_hit_counter_ff_aadd_6_a6COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a7COUT = CARRY(inst_hit_counter_ff_aadd_6_a7 # !inst_hit_counter_ff_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a7,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a7,
	cout => inst_hit_counter_ff_aadd_6_a7COUT);

inst_hit_counter_ff_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a8 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a8 $ !inst_hit_counter_ff_aadd_6_a7COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a8COUT = CARRY(inst_hit_counter_ff_aadd_6_a8 & !inst_hit_counter_ff_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a8,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a8,
	cout => inst_hit_counter_ff_aadd_6_a8COUT);

inst_hit_counter_ff_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a9 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a9 $ inst_hit_counter_ff_aadd_6_a8COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a9COUT = CARRY(inst_hit_counter_ff_aadd_6_a9 # !inst_hit_counter_ff_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a9,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a9,
	cout => inst_hit_counter_ff_aadd_6_a9COUT);

inst_hit_counter_ff_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a10 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a10 $ !inst_hit_counter_ff_aadd_6_a9COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a10COUT = CARRY(!inst_hit_counter_ff_aadd_6_a10 & !inst_hit_counter_ff_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a10,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a9COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a10,
	cout => inst_hit_counter_ff_aadd_6_a10COUT);

inst_hit_counter_ff_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a11 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a11 $ inst_hit_counter_ff_aadd_6_a10COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a11COUT = CARRY(!inst_hit_counter_ff_aadd_6_a10COUT # !inst_hit_counter_ff_aadd_6_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a11,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a10COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a11,
	cout => inst_hit_counter_ff_aadd_6_a11COUT);

inst_hit_counter_ff_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a12 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a12 $ !inst_hit_counter_ff_aadd_6_a11COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a12COUT = CARRY(!inst_hit_counter_ff_aadd_6_a12 & !inst_hit_counter_ff_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a12,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a11COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a12,
	cout => inst_hit_counter_ff_aadd_6_a12COUT);

inst_hit_counter_ff_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a13 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a13 $ inst_hit_counter_ff_aadd_6_a12COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a13COUT = CARRY(inst_hit_counter_ff_aadd_6_a13 # !inst_hit_counter_ff_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a13,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a12COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a13,
	cout => inst_hit_counter_ff_aadd_6_a13COUT);

inst_hit_counter_ff_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a14 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a14 $ !inst_hit_counter_ff_aadd_6_a13COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a14COUT = CARRY(!inst_hit_counter_ff_aadd_6_a14 & !inst_hit_counter_ff_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a14,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a13COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a14,
	cout => inst_hit_counter_ff_aadd_6_a14COUT);

inst_hit_counter_ff_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a15 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a15 $ inst_hit_counter_ff_aadd_6_a14COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a15COUT = CARRY(inst_hit_counter_ff_aadd_6_a15 # !inst_hit_counter_ff_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a15,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a14COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a15,
	cout => inst_hit_counter_ff_aadd_6_a15COUT);

inst_hit_counter_ff_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a16 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a16 $ !inst_hit_counter_ff_aadd_6_a15COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a16COUT = CARRY(inst_hit_counter_ff_aadd_6_a16 & !inst_hit_counter_ff_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a16,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a15COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a16,
	cout => inst_hit_counter_ff_aadd_6_a16COUT);

inst_hit_counter_ff_areduce_nor_3_a57_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a57 = inst_hit_counter_ff_aadd_6_a15 # inst_hit_counter_ff_aadd_6_a14 # inst_hit_counter_ff_aadd_6_a13 # !inst_hit_counter_ff_aadd_6_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a15,
	datab => inst_hit_counter_ff_aadd_6_a14,
	datac => inst_hit_counter_ff_aadd_6_a16,
	datad => inst_hit_counter_ff_aadd_6_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a57);

inst_hit_counter_ff_areduce_nor_3_a44_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a44 = inst_hit_counter_ff_aadd_6_a10 # inst_hit_counter_ff_aadd_6_a12 # inst_hit_counter_ff_aadd_6_a9 # !inst_hit_counter_ff_aadd_6_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a11,
	datab => inst_hit_counter_ff_aadd_6_a10,
	datac => inst_hit_counter_ff_aadd_6_a12,
	datad => inst_hit_counter_ff_aadd_6_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a44);

inst_hit_counter_ff_areduce_nor_3_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a30 = inst_hit_counter_ff_aadd_6_a3 # inst_hit_counter_ff_aadd_6_a2 # inst_hit_counter_ff_aadd_6_a4 # inst_hit_counter_ff_aadd_6_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a3,
	datab => inst_hit_counter_ff_aadd_6_a2,
	datac => inst_hit_counter_ff_aadd_6_a4,
	datad => inst_hit_counter_ff_aadd_6_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a30);

inst_hit_counter_ff_areduce_nor_3_a35_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a35 = inst_hit_counter_ff_aadd_6_a6 # inst_hit_counter_ff_aadd_6_a5 # inst_hit_counter_ff_aadd_6_a7 # !inst_hit_counter_ff_aadd_6_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a6,
	datab => inst_hit_counter_ff_aadd_6_a8,
	datac => inst_hit_counter_ff_aadd_6_a5,
	datad => inst_hit_counter_ff_aadd_6_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a35);

inst_hit_counter_ff_areduce_nor_3_a198_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a198 = inst_hit_counter_ff_areduce_nor_3_a57 # inst_hit_counter_ff_areduce_nor_3_a44 # inst_hit_counter_ff_areduce_nor_3_a30 # inst_hit_counter_ff_areduce_nor_3_a35

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a57,
	datab => inst_hit_counter_ff_areduce_nor_3_a44,
	datac => inst_hit_counter_ff_areduce_nor_3_a30,
	datad => inst_hit_counter_ff_areduce_nor_3_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a198);

inst_hit_counter_ff_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a17 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a17 $ inst_hit_counter_ff_aadd_6_a16COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a17COUT = CARRY(inst_hit_counter_ff_aadd_6_a17 # !inst_hit_counter_ff_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a17,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a16COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a17,
	cout => inst_hit_counter_ff_aadd_6_a17COUT);

inst_hit_counter_ff_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a18 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a18 $ !inst_hit_counter_ff_aadd_6_a17COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a18COUT = CARRY(inst_hit_counter_ff_aadd_6_a18 & !inst_hit_counter_ff_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a18,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a17COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a18,
	cout => inst_hit_counter_ff_aadd_6_a18COUT);

inst_hit_counter_ff_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a19 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a19 $ inst_hit_counter_ff_aadd_6_a18COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a19COUT = CARRY(!inst_hit_counter_ff_aadd_6_a18COUT # !inst_hit_counter_ff_aadd_6_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a19,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a18COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a19,
	cout => inst_hit_counter_ff_aadd_6_a19COUT);

inst_hit_counter_ff_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a20 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a20 $ !inst_hit_counter_ff_aadd_6_a19COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a20COUT = CARRY(inst_hit_counter_ff_aadd_6_a20 & !inst_hit_counter_ff_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a20,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a19COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a20,
	cout => inst_hit_counter_ff_aadd_6_a20COUT);

inst_hit_counter_ff_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a21 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a21 $ inst_hit_counter_ff_aadd_6_a20COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a21COUT = CARRY(!inst_hit_counter_ff_aadd_6_a20COUT # !inst_hit_counter_ff_aadd_6_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a21,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a20COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a21,
	cout => inst_hit_counter_ff_aadd_6_a21COUT);

inst_hit_counter_ff_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a22 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a22 $ !inst_hit_counter_ff_aadd_6_a21COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a22COUT = CARRY(!inst_hit_counter_ff_aadd_6_a22 & !inst_hit_counter_ff_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a22,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a21COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a22,
	cout => inst_hit_counter_ff_aadd_6_a22COUT);

inst_hit_counter_ff_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a23 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a23 $ inst_hit_counter_ff_aadd_6_a22COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a23COUT = CARRY(inst_hit_counter_ff_aadd_6_a23 # !inst_hit_counter_ff_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a23,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a22COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a23,
	cout => inst_hit_counter_ff_aadd_6_a23COUT);

inst_hit_counter_ff_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a24 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a24 $ !inst_hit_counter_ff_aadd_6_a23COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a24COUT = CARRY(!inst_hit_counter_ff_aadd_6_a24 & !inst_hit_counter_ff_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a24,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a23COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a24,
	cout => inst_hit_counter_ff_aadd_6_a24COUT);

inst_hit_counter_ff_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a95 = inst_hit_counter_ff_aadd_6_a22 # inst_hit_counter_ff_aadd_6_a23 # inst_hit_counter_ff_aadd_6_a24 # !inst_hit_counter_ff_aadd_6_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a22,
	datab => inst_hit_counter_ff_aadd_6_a23,
	datac => inst_hit_counter_ff_aadd_6_a21,
	datad => inst_hit_counter_ff_aadd_6_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a95);

inst_hit_counter_ff_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a25 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a25 $ inst_hit_counter_ff_aadd_6_a24COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a25COUT = CARRY(inst_hit_counter_ff_aadd_6_a25 # !inst_hit_counter_ff_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a25,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a24COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a25,
	cout => inst_hit_counter_ff_aadd_6_a25COUT);

inst_hit_counter_ff_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a26 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a26 $ !inst_hit_counter_ff_aadd_6_a25COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a26COUT = CARRY(!inst_hit_counter_ff_aadd_6_a26 & !inst_hit_counter_ff_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a26,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a25COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a26,
	cout => inst_hit_counter_ff_aadd_6_a26COUT);

inst_hit_counter_ff_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a27 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a27 $ inst_hit_counter_ff_aadd_6_a26COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a27COUT = CARRY(inst_hit_counter_ff_aadd_6_a27 # !inst_hit_counter_ff_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a27,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a26COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a27,
	cout => inst_hit_counter_ff_aadd_6_a27COUT);

inst_hit_counter_ff_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a28 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a28 $ !inst_hit_counter_ff_aadd_6_a27COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a28COUT = CARRY(!inst_hit_counter_ff_aadd_6_a28 & !inst_hit_counter_ff_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a28,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a27COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a28,
	cout => inst_hit_counter_ff_aadd_6_a28COUT);

inst_hit_counter_ff_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a29 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a29 $ inst_hit_counter_ff_aadd_6_a28COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a29COUT = CARRY(inst_hit_counter_ff_aadd_6_a29 # !inst_hit_counter_ff_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a29,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a28COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a29,
	cout => inst_hit_counter_ff_aadd_6_a29COUT);

inst_hit_counter_ff_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a30 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a30 $ !inst_hit_counter_ff_aadd_6_a29COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a30COUT = CARRY(!inst_hit_counter_ff_aadd_6_a30 & !inst_hit_counter_ff_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a30,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a29COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a30,
	cout => inst_hit_counter_ff_aadd_6_a30COUT);

inst_hit_counter_ff_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a31 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a31 $ inst_hit_counter_ff_aadd_6_a30COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a31COUT = CARRY(inst_hit_counter_ff_aadd_6_a31 # !inst_hit_counter_ff_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a31,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a30COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a31,
	cout => inst_hit_counter_ff_aadd_6_a31COUT);

inst_hit_counter_ff_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a32 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a31COUT $ !inst_hit_counter_ff_aadd_6_a32), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => a_aGND,
	datad => inst_hit_counter_ff_aadd_6_a32,
	cin => inst_hit_counter_ff_aadd_6_a31COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a32);

inst_hit_counter_ff_areduce_nor_3_a149_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a149 = inst_hit_counter_ff_aadd_6_a30 # inst_hit_counter_ff_aadd_6_a32 # inst_hit_counter_ff_aadd_6_a31 # inst_hit_counter_ff_aadd_6_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a30,
	datab => inst_hit_counter_ff_aadd_6_a32,
	datac => inst_hit_counter_ff_aadd_6_a31,
	datad => inst_hit_counter_ff_aadd_6_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a149);

inst_hit_counter_ff_areduce_nor_3_a74_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a74 = inst_hit_counter_ff_aadd_6_a17 # !inst_hit_counter_ff_aadd_6_a20 # !inst_hit_counter_ff_aadd_6_a18 # !inst_hit_counter_ff_aadd_6_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a19,
	datab => inst_hit_counter_ff_aadd_6_a18,
	datac => inst_hit_counter_ff_aadd_6_a17,
	datad => inst_hit_counter_ff_aadd_6_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a74);

inst_hit_counter_ff_areduce_nor_3_a120_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a120 = inst_hit_counter_ff_aadd_6_a26 # inst_hit_counter_ff_aadd_6_a28 # inst_hit_counter_ff_aadd_6_a25 # inst_hit_counter_ff_aadd_6_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a26,
	datab => inst_hit_counter_ff_aadd_6_a28,
	datac => inst_hit_counter_ff_aadd_6_a25,
	datad => inst_hit_counter_ff_aadd_6_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a120);

inst_hit_counter_ff_areduce_nor_3_a203_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a203 = inst_hit_counter_ff_areduce_nor_3_a95 # inst_hit_counter_ff_areduce_nor_3_a149 # inst_hit_counter_ff_areduce_nor_3_a74 # inst_hit_counter_ff_areduce_nor_3_a120

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a95,
	datab => inst_hit_counter_ff_areduce_nor_3_a149,
	datac => inst_hit_counter_ff_areduce_nor_3_a74,
	datad => inst_hit_counter_ff_areduce_nor_3_a120,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a203);

inst_hit_counter_ff_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3 = !inst_hit_counter_ff_areduce_nor_3_a198 & !inst_hit_counter_ff_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_areduce_nor_3_a198,
	datad => inst_hit_counter_ff_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_ai_a19 $ inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_a0 = !inst_hit_counter_ff_areduce_nor_3_a198 & !inst_ROC_aRST_areg0 & !inst_hit_counter_ff_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a198,
	datac => inst_ROC_aRST_areg0,
	datad => inst_hit_counter_ff_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0);

inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1697_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1697 = slaveregister_inst_areg_rdata_a0_a_areg0 & (inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1697);

MultiSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_MultiSPE,
	combout => MultiSPE_acombout);

inst_hit_counter_ff_aMultiSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE_latch = DFFE(VCC, GLOBAL(MultiSPE_acombout), inst_hit_counter_ff_aMultiSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => MultiSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE_latch);

inst_hit_counter_ff_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE0 = DFFE(inst_hit_counter_ff_aMultiSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE0);

inst_hit_counter_ff_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE1 = DFFE(!inst_hit_counter_ff_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE1);

inst_hit_counter_ff_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE2 = DFFE(!inst_hit_counter_ff_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE2);

inst_hit_counter_ff_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a1 = !inst_hit_counter_ff_aMultiSPE1 & !inst_hit_counter_ff_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aMultiSPE1,
	datad => inst_hit_counter_ff_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_ai_a1 $ inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_ai_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1694_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1694 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1694);

slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1694) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1697 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1697,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1694,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0);

slaveregister_inst_ai_a880_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a880 = slaveregister_inst_areg_rdata_a0_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a880);

slaveregister_inst_acommand_3_local_a0_a_a170_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a170 = !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a170);

slaveregister_inst_acommand_3_local_a0_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a4 = slaveregister_inst_acommand_3_local_a0_a_a170 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a221 & slaveregister_inst_ai_a31653

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a170,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a221,
	datad => slaveregister_inst_ai_a31653,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a4);

slaveregister_inst_acommand_3_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a0_a);

slaveregister_inst_ai_a1691_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1691 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1691);

slaveregister_inst_aMux_1094_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a880 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1691

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1094_rtl_1_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a880,
	datad => slaveregister_inst_ai_a1691,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a0_a_a172_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a_a172 = !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a0_a_a172);

slaveregister_inst_acom_ctrl_local_a0_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a_a4 = slaveregister_inst_acommand_0_local_a30_a_a221 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acom_ctrl_local_a0_a_a172 & slaveregister_inst_ai_a31653

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a221,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a0_a_a172,
	datad => slaveregister_inst_ai_a31653,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a0_a_a4);

slaveregister_inst_acom_ctrl_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a0_a);

slaveregister_inst_ai_a1730_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1730 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a0_a,
	datad => slaveregister_inst_areg_rdata_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1730);

slaveregister_inst_aMux_1094_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a880 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1730 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1730,
	datab => slaveregister_inst_ai_a880,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1094_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1094_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1094_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_3_a8);

inst_hit_counter_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE0 = DFFE(OneSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => OneSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE0);

inst_hit_counter_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE1 = DFFE(inst_hit_counter_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE1);

inst_hit_counter_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE2 = DFFE(inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE2);

inst_hit_counter_ai_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a19 = inst_hit_counter_aOneSPE1 & !inst_hit_counter_aOneSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aOneSPE1,
	datad => inst_hit_counter_aOneSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a19);

inst_hit_counter_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a1 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & !inst_hit_counter_aadd_6_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a1COUT = CARRY(inst_hit_counter_aadd_6_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a1,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a1,
	cout => inst_hit_counter_aadd_6_a1COUT);

inst_hit_counter_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a2 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a2 $ !inst_hit_counter_aadd_6_a1COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a2COUT = CARRY(!inst_hit_counter_aadd_6_a2 & !inst_hit_counter_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a2,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a2,
	cout => inst_hit_counter_aadd_6_a2COUT);

inst_hit_counter_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a3 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a3 $ inst_hit_counter_aadd_6_a2COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a3COUT = CARRY(inst_hit_counter_aadd_6_a3 # !inst_hit_counter_aadd_6_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a3,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a3,
	cout => inst_hit_counter_aadd_6_a3COUT);

inst_hit_counter_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a4 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a4 $ !inst_hit_counter_aadd_6_a3COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a4COUT = CARRY(!inst_hit_counter_aadd_6_a4 & !inst_hit_counter_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a4,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a4,
	cout => inst_hit_counter_aadd_6_a4COUT);

inst_hit_counter_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a5 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a5 $ inst_hit_counter_aadd_6_a4COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a5COUT = CARRY(inst_hit_counter_aadd_6_a5 # !inst_hit_counter_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a5,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a5,
	cout => inst_hit_counter_aadd_6_a5COUT);

inst_hit_counter_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a6 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a6 $ !inst_hit_counter_aadd_6_a5COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a6COUT = CARRY(!inst_hit_counter_aadd_6_a6 & !inst_hit_counter_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a6,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a6,
	cout => inst_hit_counter_aadd_6_a6COUT);

inst_hit_counter_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a7 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a7 $ inst_hit_counter_aadd_6_a6COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a7COUT = CARRY(inst_hit_counter_aadd_6_a7 # !inst_hit_counter_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a7,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a7,
	cout => inst_hit_counter_aadd_6_a7COUT);

inst_hit_counter_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a8 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a8 $ !inst_hit_counter_aadd_6_a7COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a8COUT = CARRY(inst_hit_counter_aadd_6_a8 & !inst_hit_counter_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a8,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a8,
	cout => inst_hit_counter_aadd_6_a8COUT);

inst_hit_counter_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a9 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a9 $ inst_hit_counter_aadd_6_a8COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a9COUT = CARRY(inst_hit_counter_aadd_6_a9 # !inst_hit_counter_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a9,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a9,
	cout => inst_hit_counter_aadd_6_a9COUT);

inst_hit_counter_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a10 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a10 $ !inst_hit_counter_aadd_6_a9COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a10COUT = CARRY(!inst_hit_counter_aadd_6_a10 & !inst_hit_counter_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a10,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a9COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a10,
	cout => inst_hit_counter_aadd_6_a10COUT);

inst_hit_counter_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a11 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a11 $ inst_hit_counter_aadd_6_a10COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a11COUT = CARRY(!inst_hit_counter_aadd_6_a10COUT # !inst_hit_counter_aadd_6_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a11,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a10COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a11,
	cout => inst_hit_counter_aadd_6_a11COUT);

inst_hit_counter_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a12 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a12 $ !inst_hit_counter_aadd_6_a11COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a12COUT = CARRY(!inst_hit_counter_aadd_6_a12 & !inst_hit_counter_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a12,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a11COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a12,
	cout => inst_hit_counter_aadd_6_a12COUT);

inst_hit_counter_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a13 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a13 $ inst_hit_counter_aadd_6_a12COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a13COUT = CARRY(inst_hit_counter_aadd_6_a13 # !inst_hit_counter_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a13,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a12COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a13,
	cout => inst_hit_counter_aadd_6_a13COUT);

inst_hit_counter_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a14 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a14 $ !inst_hit_counter_aadd_6_a13COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a14COUT = CARRY(!inst_hit_counter_aadd_6_a14 & !inst_hit_counter_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a14,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a13COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a14,
	cout => inst_hit_counter_aadd_6_a14COUT);

inst_hit_counter_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a15 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a15 $ inst_hit_counter_aadd_6_a14COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a15COUT = CARRY(inst_hit_counter_aadd_6_a15 # !inst_hit_counter_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a15,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a14COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a15,
	cout => inst_hit_counter_aadd_6_a15COUT);

inst_hit_counter_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a16 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a16 $ !inst_hit_counter_aadd_6_a15COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a16COUT = CARRY(inst_hit_counter_aadd_6_a16 & !inst_hit_counter_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a16,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a15COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a16,
	cout => inst_hit_counter_aadd_6_a16COUT);

inst_hit_counter_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a17 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a17 $ inst_hit_counter_aadd_6_a16COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a17COUT = CARRY(inst_hit_counter_aadd_6_a17 # !inst_hit_counter_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a17,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a16COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a17,
	cout => inst_hit_counter_aadd_6_a17COUT);

inst_hit_counter_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a18 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a18 $ !inst_hit_counter_aadd_6_a17COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a18COUT = CARRY(inst_hit_counter_aadd_6_a18 & !inst_hit_counter_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a18,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a17COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a18,
	cout => inst_hit_counter_aadd_6_a18COUT);

inst_hit_counter_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a19 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a19 $ inst_hit_counter_aadd_6_a18COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a19COUT = CARRY(!inst_hit_counter_aadd_6_a18COUT # !inst_hit_counter_aadd_6_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a19,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a18COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a19,
	cout => inst_hit_counter_aadd_6_a19COUT);

inst_hit_counter_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a20 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a20 $ !inst_hit_counter_aadd_6_a19COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a20COUT = CARRY(inst_hit_counter_aadd_6_a20 & !inst_hit_counter_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a20,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a19COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a20,
	cout => inst_hit_counter_aadd_6_a20COUT);

inst_hit_counter_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a21 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a21 $ inst_hit_counter_aadd_6_a20COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a21COUT = CARRY(!inst_hit_counter_aadd_6_a20COUT # !inst_hit_counter_aadd_6_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a21,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a20COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a21,
	cout => inst_hit_counter_aadd_6_a21COUT);

inst_hit_counter_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a22 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a22 $ !inst_hit_counter_aadd_6_a21COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a22COUT = CARRY(!inst_hit_counter_aadd_6_a22 & !inst_hit_counter_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a22,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a21COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a22,
	cout => inst_hit_counter_aadd_6_a22COUT);

inst_hit_counter_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a23 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a23 $ inst_hit_counter_aadd_6_a22COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a23COUT = CARRY(inst_hit_counter_aadd_6_a23 # !inst_hit_counter_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a23,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a22COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a23,
	cout => inst_hit_counter_aadd_6_a23COUT);

inst_hit_counter_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a24 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a24 $ !inst_hit_counter_aadd_6_a23COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a24COUT = CARRY(!inst_hit_counter_aadd_6_a24 & !inst_hit_counter_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a24,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a23COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a24,
	cout => inst_hit_counter_aadd_6_a24COUT);

inst_hit_counter_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a95 = inst_hit_counter_aadd_6_a23 # inst_hit_counter_aadd_6_a22 # inst_hit_counter_aadd_6_a24 # !inst_hit_counter_aadd_6_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a23,
	datab => inst_hit_counter_aadd_6_a22,
	datac => inst_hit_counter_aadd_6_a24,
	datad => inst_hit_counter_aadd_6_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a95);

inst_hit_counter_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a25 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a25 $ inst_hit_counter_aadd_6_a24COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a25COUT = CARRY(inst_hit_counter_aadd_6_a25 # !inst_hit_counter_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a25,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a24COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a25,
	cout => inst_hit_counter_aadd_6_a25COUT);

inst_hit_counter_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a26 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a26 $ !inst_hit_counter_aadd_6_a25COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a26COUT = CARRY(!inst_hit_counter_aadd_6_a26 & !inst_hit_counter_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a26,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a25COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a26,
	cout => inst_hit_counter_aadd_6_a26COUT);

inst_hit_counter_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a27 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a27 $ inst_hit_counter_aadd_6_a26COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a27COUT = CARRY(inst_hit_counter_aadd_6_a27 # !inst_hit_counter_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a27,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a26COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a27,
	cout => inst_hit_counter_aadd_6_a27COUT);

inst_hit_counter_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a28 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a28 $ !inst_hit_counter_aadd_6_a27COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a28COUT = CARRY(!inst_hit_counter_aadd_6_a28 & !inst_hit_counter_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a28,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a27COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a28,
	cout => inst_hit_counter_aadd_6_a28COUT);

inst_hit_counter_areduce_nor_3_a120_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a120 = inst_hit_counter_aadd_6_a26 # inst_hit_counter_aadd_6_a28 # inst_hit_counter_aadd_6_a25 # inst_hit_counter_aadd_6_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a26,
	datab => inst_hit_counter_aadd_6_a28,
	datac => inst_hit_counter_aadd_6_a25,
	datad => inst_hit_counter_aadd_6_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a120);

inst_hit_counter_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a29 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a29 $ inst_hit_counter_aadd_6_a28COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a29COUT = CARRY(inst_hit_counter_aadd_6_a29 # !inst_hit_counter_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a29,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a28COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a29,
	cout => inst_hit_counter_aadd_6_a29COUT);

inst_hit_counter_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a30 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a30 $ !inst_hit_counter_aadd_6_a29COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a30COUT = CARRY(!inst_hit_counter_aadd_6_a30 & !inst_hit_counter_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a30,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a29COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a30,
	cout => inst_hit_counter_aadd_6_a30COUT);

inst_hit_counter_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a31 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a31 $ inst_hit_counter_aadd_6_a30COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a31COUT = CARRY(inst_hit_counter_aadd_6_a31 # !inst_hit_counter_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a31,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a30COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a31,
	cout => inst_hit_counter_aadd_6_a31COUT);

inst_hit_counter_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a32 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a32 $ !inst_hit_counter_aadd_6_a31COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a32,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a31COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a32);

inst_hit_counter_areduce_nor_3_a149_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a149 = inst_hit_counter_aadd_6_a31 # inst_hit_counter_aadd_6_a30 # inst_hit_counter_aadd_6_a32 # inst_hit_counter_aadd_6_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a31,
	datab => inst_hit_counter_aadd_6_a30,
	datac => inst_hit_counter_aadd_6_a32,
	datad => inst_hit_counter_aadd_6_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a149);

inst_hit_counter_areduce_nor_3_a74_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a74 = inst_hit_counter_aadd_6_a17 # !inst_hit_counter_aadd_6_a20 # !inst_hit_counter_aadd_6_a18 # !inst_hit_counter_aadd_6_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a19,
	datab => inst_hit_counter_aadd_6_a18,
	datac => inst_hit_counter_aadd_6_a20,
	datad => inst_hit_counter_aadd_6_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a74);

inst_hit_counter_areduce_nor_3_a203_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a203 = inst_hit_counter_areduce_nor_3_a95 # inst_hit_counter_areduce_nor_3_a120 # inst_hit_counter_areduce_nor_3_a149 # inst_hit_counter_areduce_nor_3_a74

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a95,
	datab => inst_hit_counter_areduce_nor_3_a120,
	datac => inst_hit_counter_areduce_nor_3_a149,
	datad => inst_hit_counter_areduce_nor_3_a74,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a203);

inst_hit_counter_areduce_nor_3_a57_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a57 = inst_hit_counter_aadd_6_a15 # inst_hit_counter_aadd_6_a14 # inst_hit_counter_aadd_6_a13 # !inst_hit_counter_aadd_6_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a15,
	datab => inst_hit_counter_aadd_6_a14,
	datac => inst_hit_counter_aadd_6_a16,
	datad => inst_hit_counter_aadd_6_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a57);

inst_hit_counter_areduce_nor_3_a44_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a44 = inst_hit_counter_aadd_6_a10 # inst_hit_counter_aadd_6_a12 # inst_hit_counter_aadd_6_a9 # !inst_hit_counter_aadd_6_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a11,
	datab => inst_hit_counter_aadd_6_a10,
	datac => inst_hit_counter_aadd_6_a12,
	datad => inst_hit_counter_aadd_6_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a44);

inst_hit_counter_areduce_nor_3_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a30 = inst_hit_counter_aadd_6_a3 # inst_hit_counter_aadd_6_a2 # inst_hit_counter_aadd_6_a4 # inst_hit_counter_aadd_6_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a3,
	datab => inst_hit_counter_aadd_6_a2,
	datac => inst_hit_counter_aadd_6_a4,
	datad => inst_hit_counter_aadd_6_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a30);

inst_hit_counter_areduce_nor_3_a35_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a35 = inst_hit_counter_aadd_6_a6 # inst_hit_counter_aadd_6_a5 # inst_hit_counter_aadd_6_a7 # !inst_hit_counter_aadd_6_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a6,
	datab => inst_hit_counter_aadd_6_a8,
	datac => inst_hit_counter_aadd_6_a5,
	datad => inst_hit_counter_aadd_6_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a35);

inst_hit_counter_areduce_nor_3_a198_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a198 = inst_hit_counter_areduce_nor_3_a57 # inst_hit_counter_areduce_nor_3_a44 # inst_hit_counter_areduce_nor_3_a30 # inst_hit_counter_areduce_nor_3_a35

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a57,
	datab => inst_hit_counter_areduce_nor_3_a44,
	datac => inst_hit_counter_areduce_nor_3_a30,
	datad => inst_hit_counter_areduce_nor_3_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a198);

inst_hit_counter_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3 = !inst_hit_counter_areduce_nor_3_a203 & !inst_hit_counter_areduce_nor_3_a198

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_areduce_nor_3_a203,
	datad => inst_hit_counter_areduce_nor_3_a198,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a19 $ inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ai_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_a0 = !inst_hit_counter_areduce_nor_3_a203 & !inst_ROC_aRST_areg0 & !inst_hit_counter_areduce_nor_3_a198

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_areduce_nor_3_a203,
	datac => inst_ROC_aRST_areg0,
	datad => inst_hit_counter_areduce_nor_3_a198,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_aoneSPEcnt_a0_a_a0);

inst_hit_counter_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1709_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1709 = inst_hit_counter_aoneSPEcnt_a0_a_areg0 & (slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a0_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a0_a_areg0,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1709);

slaveregister_inst_acommand_2_local_a24_a_a221_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a_a221 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_2_local_a24_a_a221);

slaveregister_inst_acommand_2_local_a24_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a_a4 = slaveregister_inst_acommand_2_local_a24_a_a221 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a221 & slaveregister_inst_ai_a31653

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a24_a_a221,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a221,
	datad => slaveregister_inst_ai_a31653,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_2_local_a24_a_a4);

slaveregister_inst_acommand_2_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a0_a);

slaveregister_inst_ai_a1706_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1706 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1706);

slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1706) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1709

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1709,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1706,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0);

inst_hit_counter_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE0 = DFFE(MultiSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => MultiSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE0);

inst_hit_counter_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE1 = DFFE(inst_hit_counter_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE1);

inst_hit_counter_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE2 = DFFE(inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE2);

inst_hit_counter_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a1 = inst_hit_counter_aMultiSPE1 & !inst_hit_counter_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	datad => inst_hit_counter_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a1 $ inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1703_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1703 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1703);

slaveregister_inst_aMux_1094_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a880 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1703

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1094_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a880,
	datad => slaveregister_inst_ai_a1703,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a0_a);

slaveregister_inst_ai_a1715_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1715 = slaveregister_inst_areg_rdata_a0_a_areg0 & (slaveregister_inst_acommand_1_local_a0_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & slaveregister_inst_acommand_1_local_a0_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1715);

slaveregister_inst_acommand_0_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a0_a);

slaveregister_inst_ai_a1721_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1721 = slaveregister_inst_areg_rdata_a0_a_areg0 & (slaveregister_inst_acommand_0_local_a0_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & slaveregister_inst_acommand_0_local_a0_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1721);

slaveregister_inst_acommand_0_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a1_a);

atwd0_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_acommand_0_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_old);

atwd0_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd0_ainst_atwd_trigger_aenable_disc_sig & (slaveregister_inst_acommand_0_local_a1_a & !atwd0_ainst_atwd_trigger_aenable_disc_old # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig) # !atwd0_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_acommand_0_local_a1_a & !atwd0_ainst_atwd_trigger_aenable_disc_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0ACE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_acommand_0_local_a1_a,
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd0_ainst_atwd_trigger_aenable_disc_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_sig);

atwd0_ainst_atwd_control_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a8 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a8);

atwd0_ainst_atwd_control_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a14 = DFFE(!atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a14);

TriggerComplete_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_0,
	combout => TriggerComplete_0_acombout);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_0_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_0_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd0_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a13 = DFFE(atwd0_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a13);

atwd0_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a14 = DFFE(atwd0_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a14);

atwd0_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a11 = DFFE(atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_control_astate_a19 & atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a11);

atwd0_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a9 = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aSelect_182_a8 # atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_aSelect_195_a8) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_aSelect_195_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aSelect_182_a8,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a9);

atwd0_ainst_atwd_control_areduce_or_216_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_216_a6 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_216_a6);

atwd0_ainst_atwd_control_areduce_or_246_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246_a0 = !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8 & !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246_a0);

atwd0_ainst_atwd_control_areduce_or_246_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246 = atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a19 # !atwd0_ainst_atwd_control_areduce_or_246_a0 # !atwd0_ainst_atwd_control_areduce_or_216_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_216_a6,
	datac => atwd0_ainst_atwd_control_areduce_or_246_a0,
	datad => atwd0_ainst_atwd_control_astate_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246);

atwd0_ainst_atwd_control_aadd_76_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a0 = !atwd0_ainst_atwd_control_asettle_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_76_a0COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a0,
	cout => atwd0_ainst_atwd_control_aadd_76_a0COUT);

atwd0_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a0_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a0) # !atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_76_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a1 = atwd0_ainst_atwd_control_asettle_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_76_a0COUT
-- atwd0_ainst_atwd_control_aadd_76_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a0COUT # !atwd0_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a1,
	cout => atwd0_ainst_atwd_control_aadd_76_a1COUT);

atwd0_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a1 # atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a1,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_76_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a2 = atwd0_ainst_atwd_control_asettle_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_76_a1COUT
-- atwd0_ainst_atwd_control_aadd_76_a2COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_76_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a2,
	cout => atwd0_ainst_atwd_control_aadd_76_a2COUT);

atwd0_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a2 # atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_76_a2,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_76_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a3 = atwd0_ainst_atwd_control_asettle_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_76_a2COUT
-- atwd0_ainst_atwd_control_aadd_76_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a2COUT # !atwd0_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a3,
	cout => atwd0_ainst_atwd_control_aadd_76_a3COUT);

atwd0_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a3 # atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_76_a3,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_76_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a4 = atwd0_ainst_atwd_control_asettle_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_76_a3COUT
-- atwd0_ainst_atwd_control_aadd_76_a4COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_76_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a4,
	cout => atwd0_ainst_atwd_control_aadd_76_a4COUT);

atwd0_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a4_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a4) # !atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a4,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_76_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a5 = atwd0_ainst_atwd_control_asettle_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_76_a4COUT
-- atwd0_ainst_atwd_control_aadd_76_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a4COUT # !atwd0_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a5,
	cout => atwd0_ainst_atwd_control_aadd_76_a5COUT);

atwd0_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a5_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a5) # !atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a5,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_76_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a6 = atwd0_ainst_atwd_control_asettle_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_76_a5COUT
-- atwd0_ainst_atwd_control_aadd_76_a6COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_76_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a6,
	cout => atwd0_ainst_atwd_control_aadd_76_a6COUT);

atwd0_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a6_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a6) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_76_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a7 = atwd0_ainst_atwd_control_asettle_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_76_a6COUT
-- atwd0_ainst_atwd_control_aadd_76_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a6COUT # !atwd0_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a7,
	cout => atwd0_ainst_atwd_control_aadd_76_a7COUT);

atwd0_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a7_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a7) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_76_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a8 = atwd0_ainst_atwd_control_asettle_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_76_a7COUT
-- atwd0_ainst_atwd_control_aadd_76_a8COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_76_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a8,
	cout => atwd0_ainst_atwd_control_aadd_76_a8COUT);

atwd0_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a8_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a8) # !atwd0_ainst_atwd_control_asettle_cnt_a8_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a8,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_76_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a9 = atwd0_ainst_atwd_control_asettle_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_76_a8COUT
-- atwd0_ainst_atwd_control_aadd_76_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a8COUT # !atwd0_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a9,
	cout => atwd0_ainst_atwd_control_aadd_76_a9COUT);

atwd0_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a9_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a9) # !atwd0_ainst_atwd_control_asettle_cnt_a9_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_76_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a10 = atwd0_ainst_atwd_control_asettle_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_76_a9COUT
-- atwd0_ainst_atwd_control_aadd_76_a10COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_76_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a10,
	cout => atwd0_ainst_atwd_control_aadd_76_a10COUT);

atwd0_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a10_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a10) # !atwd0_ainst_atwd_control_asettle_cnt_a10_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a10,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_76_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a11 = atwd0_ainst_atwd_control_asettle_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_76_a10COUT
-- atwd0_ainst_atwd_control_aadd_76_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a10COUT # !atwd0_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a11,
	cout => atwd0_ainst_atwd_control_aadd_76_a11COUT);

atwd0_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a11_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a11) # !atwd0_ainst_atwd_control_asettle_cnt_a11_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a11,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_76_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a12 = atwd0_ainst_atwd_control_asettle_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_76_a11COUT
-- atwd0_ainst_atwd_control_aadd_76_a12COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_76_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a12,
	cout => atwd0_ainst_atwd_control_aadd_76_a12COUT);

atwd0_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a12_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a12) # !atwd0_ainst_atwd_control_asettle_cnt_a12_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a12,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_76_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a13 = atwd0_ainst_atwd_control_asettle_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_76_a12COUT
-- atwd0_ainst_atwd_control_aadd_76_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a12COUT # !atwd0_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a13,
	cout => atwd0_ainst_atwd_control_aadd_76_a13COUT);

atwd0_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a13_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a13) # !atwd0_ainst_atwd_control_asettle_cnt_a13_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a13,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_76_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a14 = atwd0_ainst_atwd_control_asettle_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_76_a13COUT
-- atwd0_ainst_atwd_control_aadd_76_a14COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_76_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a14,
	cout => atwd0_ainst_atwd_control_aadd_76_a14COUT);

atwd0_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a14_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a14) # !atwd0_ainst_atwd_control_asettle_cnt_a14_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a14,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_76_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a15 = atwd0_ainst_atwd_control_asettle_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_76_a14COUT
-- atwd0_ainst_atwd_control_aadd_76_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a14COUT # !atwd0_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a15,
	cout => atwd0_ainst_atwd_control_aadd_76_a15COUT);

atwd0_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a15_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a15) # !atwd0_ainst_atwd_control_asettle_cnt_a15_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a15,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a15_a);

atwd0_ainst_atwd_control_aadd_76_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a16 = atwd0_ainst_atwd_control_asettle_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_76_a15COUT
-- atwd0_ainst_atwd_control_aadd_76_a16COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_76_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a16,
	cout => atwd0_ainst_atwd_control_aadd_76_a16COUT);

atwd0_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a16_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a16) # !atwd0_ainst_atwd_control_asettle_cnt_a16_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a16,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_76_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a17 = atwd0_ainst_atwd_control_asettle_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_76_a16COUT
-- atwd0_ainst_atwd_control_aadd_76_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a16COUT # !atwd0_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a17,
	cout => atwd0_ainst_atwd_control_aadd_76_a17COUT);

atwd0_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a17 # atwd0_ainst_atwd_control_asettle_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a17,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_76_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a18 = atwd0_ainst_atwd_control_asettle_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_76_a17COUT
-- atwd0_ainst_atwd_control_aadd_76_a18COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_76_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a18,
	cout => atwd0_ainst_atwd_control_aadd_76_a18COUT);

atwd0_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a18_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a18_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_76_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a19 = atwd0_ainst_atwd_control_asettle_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_76_a18COUT
-- atwd0_ainst_atwd_control_aadd_76_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a18COUT # !atwd0_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a19,
	cout => atwd0_ainst_atwd_control_aadd_76_a19COUT);

atwd0_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a19 # atwd0_ainst_atwd_control_asettle_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a19,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_76_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a20 = atwd0_ainst_atwd_control_asettle_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_76_a19COUT
-- atwd0_ainst_atwd_control_aadd_76_a20COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_76_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a20,
	cout => atwd0_ainst_atwd_control_aadd_76_a20COUT);

atwd0_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a20_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_aadd_76_a20 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a20_a & atwd0_ainst_atwd_control_aadd_76_a20 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datab => atwd0_ainst_atwd_control_aadd_76_a20,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_76_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a21 = atwd0_ainst_atwd_control_asettle_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_76_a20COUT
-- atwd0_ainst_atwd_control_aadd_76_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a20COUT # !atwd0_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a21,
	cout => atwd0_ainst_atwd_control_aadd_76_a21COUT);

atwd0_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a21 # atwd0_ainst_atwd_control_asettle_cnt_a21_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a21_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a21,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_76_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a22 = atwd0_ainst_atwd_control_asettle_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_76_a21COUT
-- atwd0_ainst_atwd_control_aadd_76_a22COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_76_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a22,
	cout => atwd0_ainst_atwd_control_aadd_76_a22COUT);

atwd0_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a22 # atwd0_ainst_atwd_control_asettle_cnt_a22_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a22_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a22,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_76_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a23 = atwd0_ainst_atwd_control_asettle_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_76_a22COUT
-- atwd0_ainst_atwd_control_aadd_76_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a22COUT # !atwd0_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a23,
	cout => atwd0_ainst_atwd_control_aadd_76_a23COUT);

atwd0_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a23_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a23) # !atwd0_ainst_atwd_control_asettle_cnt_a23_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a23,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a23_a);

atwd0_ainst_atwd_control_aadd_76_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a24 = atwd0_ainst_atwd_control_asettle_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_76_a23COUT
-- atwd0_ainst_atwd_control_aadd_76_a24COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_76_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a24,
	cout => atwd0_ainst_atwd_control_aadd_76_a24COUT);

atwd0_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a24 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a24_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_76_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a25 = atwd0_ainst_atwd_control_asettle_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_76_a24COUT
-- atwd0_ainst_atwd_control_aadd_76_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a24COUT # !atwd0_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a25,
	cout => atwd0_ainst_atwd_control_aadd_76_a25COUT);

atwd0_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a25_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a25) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_76_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a26 = atwd0_ainst_atwd_control_asettle_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_76_a25COUT
-- atwd0_ainst_atwd_control_aadd_76_a26COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_76_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a26,
	cout => atwd0_ainst_atwd_control_aadd_76_a26COUT);

atwd0_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a26_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a26) # !atwd0_ainst_atwd_control_asettle_cnt_a26_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a26,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_76_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a27 = atwd0_ainst_atwd_control_asettle_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_76_a26COUT
-- atwd0_ainst_atwd_control_aadd_76_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a26COUT # !atwd0_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a27,
	cout => atwd0_ainst_atwd_control_aadd_76_a27COUT);

atwd0_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a27_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a27) # !atwd0_ainst_atwd_control_asettle_cnt_a27_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a27,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_76_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a28 = atwd0_ainst_atwd_control_asettle_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_76_a27COUT
-- atwd0_ainst_atwd_control_aadd_76_a28COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_76_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a28,
	cout => atwd0_ainst_atwd_control_aadd_76_a28COUT);

atwd0_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a28_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a28) # !atwd0_ainst_atwd_control_asettle_cnt_a28_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a28,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_76_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a29 = atwd0_ainst_atwd_control_asettle_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_76_a28COUT
-- atwd0_ainst_atwd_control_aadd_76_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a28COUT # !atwd0_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a29,
	cout => atwd0_ainst_atwd_control_aadd_76_a29COUT);

atwd0_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a29_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a29) # !atwd0_ainst_atwd_control_asettle_cnt_a29_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_76_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a30 = atwd0_ainst_atwd_control_asettle_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_76_a29COUT
-- atwd0_ainst_atwd_control_aadd_76_a30COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_76_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a30,
	cout => atwd0_ainst_atwd_control_aadd_76_a30COUT);

atwd0_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a30_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a30) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_76_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a31 = atwd0_ainst_atwd_control_aadd_76_a30COUT $ atwd0_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a31);

atwd0_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a31 # atwd0_ainst_atwd_control_asettle_cnt_a31_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a31_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a31_a);

atwd0_ainst_atwd_control_aSelect_182_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a39 = !atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_asettle_cnt_a29_a & !atwd0_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a39);

atwd0_ainst_atwd_control_aSelect_182_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a237 = (!atwd0_ainst_atwd_control_asettle_cnt_a25_a & !atwd0_ainst_atwd_control_asettle_cnt_a27_a & !atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_asettle_cnt_a26_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a237);

atwd0_ainst_atwd_control_aSelect_182_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a83 = !atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_asettle_cnt_a15_a & !atwd0_ainst_atwd_control_asettle_cnt_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a83);

atwd0_ainst_atwd_control_aSelect_182_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a239 = (!atwd0_ainst_atwd_control_asettle_cnt_a9_a & !atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_asettle_cnt_a11_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a239);

atwd0_ainst_atwd_control_aSelect_182_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a53 = !atwd0_ainst_atwd_control_asettle_cnt_a23_a & !atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_asettle_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a53);

atwd0_ainst_atwd_control_aSelect_182_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a238 = (!atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_asettle_cnt_a19_a & !atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_asettle_cnt_a17_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a238);

atwd0_ainst_atwd_control_aSelect_182_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a129 = !atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_asettle_cnt_a7_a & !atwd0_ainst_atwd_control_asettle_cnt_a4_a & !atwd0_ainst_atwd_control_asettle_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a129);

atwd0_ainst_atwd_control_aSelect_182_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a240 = (!atwd0_ainst_atwd_control_asettle_cnt_a0_a & !atwd0_ainst_atwd_control_asettle_cnt_a3_a & !atwd0_ainst_atwd_control_asettle_cnt_a1_a & !atwd0_ainst_atwd_control_asettle_cnt_a2_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a240);

atwd0_ainst_atwd_control_aSelect_182_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a8 = atwd0_ainst_atwd_control_aSelect_182_a237 & atwd0_ainst_atwd_control_aSelect_182_a239 & atwd0_ainst_atwd_control_aSelect_182_a238 & atwd0_ainst_atwd_control_aSelect_182_a240

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_182_a237,
	datab => atwd0_ainst_atwd_control_aSelect_182_a239,
	datac => atwd0_ainst_atwd_control_aSelect_182_a238,
	datad => atwd0_ainst_atwd_control_aSelect_182_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a8);

atwd0_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a18 = DFFE(atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a18);

atwd0_ainst_atwd_control_areduce_or_213_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a0 = !atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a0);

atwd0_ainst_atwd_control_areduce_or_213_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a1 = !atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a1);

atwd0_ainst_atwd_control_areduce_or_222_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_222_a0 = !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_222_a0);

atwd0_ainst_atwd_control_areduce_or_310_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_310_a6 = !atwd0_ainst_atwd_control_areduce_or_222_a0 # !atwd0_ainst_atwd_control_astate_a8 # !atwd0_ainst_atwd_control_areduce_or_213_a1 # !atwd0_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a1,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_310_a6);

atwd0_ainst_atwd_control_aadd_103_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a0 = !atwd0_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_103_a0COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a0,
	cout => atwd0_ainst_atwd_control_aadd_103_a0COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a0_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a0) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_103_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a1 = atwd0_ainst_atwd_control_adigitize_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_103_a0COUT
-- atwd0_ainst_atwd_control_aadd_103_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a0COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a1,
	cout => atwd0_ainst_atwd_control_aadd_103_a1COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a1_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_aadd_103_a1 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_aadd_103_a1 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datab => atwd0_ainst_atwd_control_aadd_103_a1,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_103_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a2 = atwd0_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_103_a1COUT
-- atwd0_ainst_atwd_control_aadd_103_a2COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_103_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a2,
	cout => atwd0_ainst_atwd_control_aadd_103_a2COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_aadd_103_a2 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_aadd_103_a2 & atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_103_a2,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_103_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a3 = atwd0_ainst_atwd_control_adigitize_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_103_a2COUT
-- atwd0_ainst_atwd_control_aadd_103_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a2COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a3,
	cout => atwd0_ainst_atwd_control_aadd_103_a3COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_aadd_103_a3 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_aadd_103_a3 & atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_103_a3,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_103_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a4 = atwd0_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_103_a3COUT
-- atwd0_ainst_atwd_control_aadd_103_a4COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_103_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a4,
	cout => atwd0_ainst_atwd_control_aadd_103_a4COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_aadd_103_a4 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_adigitize_cnt_a4_a & atwd0_ainst_atwd_control_aadd_103_a4 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd0_ainst_atwd_control_aadd_103_a4,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_103_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a5 = atwd0_ainst_atwd_control_adigitize_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_103_a4COUT
-- atwd0_ainst_atwd_control_aadd_103_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a4COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a5,
	cout => atwd0_ainst_atwd_control_aadd_103_a5COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a5_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a5) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_103_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a6 = atwd0_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_103_a5COUT
-- atwd0_ainst_atwd_control_aadd_103_a6COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_103_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a6,
	cout => atwd0_ainst_atwd_control_aadd_103_a6COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a6_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a6) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_103_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a7 = atwd0_ainst_atwd_control_adigitize_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_103_a6COUT
-- atwd0_ainst_atwd_control_aadd_103_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a6COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a7,
	cout => atwd0_ainst_atwd_control_aadd_103_a7COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a7_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a7) # !atwd0_ainst_atwd_control_adigitize_cnt_a7_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_103_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a8 = atwd0_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_103_a7COUT
-- atwd0_ainst_atwd_control_aadd_103_a8COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_103_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a8,
	cout => atwd0_ainst_atwd_control_aadd_103_a8COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a8_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a8) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_103_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a9 = atwd0_ainst_atwd_control_adigitize_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_103_a8COUT
-- atwd0_ainst_atwd_control_aadd_103_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a8COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a9,
	cout => atwd0_ainst_atwd_control_aadd_103_a9COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a9_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a9) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_103_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a10 = atwd0_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_103_a9COUT
-- atwd0_ainst_atwd_control_aadd_103_a10COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_103_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a10,
	cout => atwd0_ainst_atwd_control_aadd_103_a10COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a10_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a10) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_103_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a11 = atwd0_ainst_atwd_control_adigitize_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_103_a10COUT
-- atwd0_ainst_atwd_control_aadd_103_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a10COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a11,
	cout => atwd0_ainst_atwd_control_aadd_103_a11COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a11_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a11) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_103_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a12 = atwd0_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_103_a11COUT
-- atwd0_ainst_atwd_control_aadd_103_a12COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_103_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a12,
	cout => atwd0_ainst_atwd_control_aadd_103_a12COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a12_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a12) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_103_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a13 = atwd0_ainst_atwd_control_adigitize_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_103_a12COUT
-- atwd0_ainst_atwd_control_aadd_103_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a12COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a13,
	cout => atwd0_ainst_atwd_control_aadd_103_a13COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a13_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a13) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_103_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a14 = atwd0_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_103_a13COUT
-- atwd0_ainst_atwd_control_aadd_103_a14COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_103_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a14,
	cout => atwd0_ainst_atwd_control_aadd_103_a14COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a14_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a14) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_103_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a15 = atwd0_ainst_atwd_control_adigitize_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_103_a14COUT
-- atwd0_ainst_atwd_control_aadd_103_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a14COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a15,
	cout => atwd0_ainst_atwd_control_aadd_103_a15COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a15_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a15) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a15_a);

atwd0_ainst_atwd_control_aSelect_195_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a83 = !atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_adigitize_cnt_a15_a & !atwd0_ainst_atwd_control_adigitize_cnt_a13_a & !atwd0_ainst_atwd_control_adigitize_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a83);

atwd0_ainst_atwd_control_aSelect_195_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a239 = (atwd0_ainst_atwd_control_adigitize_cnt_a9_a & !atwd0_ainst_atwd_control_adigitize_cnt_a11_a & !atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_adigitize_cnt_a8_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a239);

atwd0_ainst_atwd_control_aadd_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a16 = atwd0_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_103_a15COUT
-- atwd0_ainst_atwd_control_aadd_103_a16COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_103_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a16,
	cout => atwd0_ainst_atwd_control_aadd_103_a16COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a16_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a16) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a17 = atwd0_ainst_atwd_control_adigitize_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_103_a16COUT
-- atwd0_ainst_atwd_control_aadd_103_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a16COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a17,
	cout => atwd0_ainst_atwd_control_aadd_103_a17COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a17_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a17) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a18 = atwd0_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_103_a17COUT
-- atwd0_ainst_atwd_control_aadd_103_a18COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_103_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a18,
	cout => atwd0_ainst_atwd_control_aadd_103_a18COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a18_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a18) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a19 = atwd0_ainst_atwd_control_adigitize_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_103_a18COUT
-- atwd0_ainst_atwd_control_aadd_103_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a18COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a19,
	cout => atwd0_ainst_atwd_control_aadd_103_a19COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a19_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a19) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a20 = atwd0_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_103_a19COUT
-- atwd0_ainst_atwd_control_aadd_103_a20COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_103_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a20,
	cout => atwd0_ainst_atwd_control_aadd_103_a20COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a20_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a20) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a21 = atwd0_ainst_atwd_control_adigitize_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_103_a20COUT
-- atwd0_ainst_atwd_control_aadd_103_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a20COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a21,
	cout => atwd0_ainst_atwd_control_aadd_103_a21COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a21_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a21) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a22 = atwd0_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_103_a21COUT
-- atwd0_ainst_atwd_control_aadd_103_a22COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_103_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a22,
	cout => atwd0_ainst_atwd_control_aadd_103_a22COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a22_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a22) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a23 = atwd0_ainst_atwd_control_adigitize_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_103_a22COUT
-- atwd0_ainst_atwd_control_aadd_103_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a22COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a23,
	cout => atwd0_ainst_atwd_control_aadd_103_a23COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a23_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a23) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a23_a);

atwd0_ainst_atwd_control_aadd_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a24 = atwd0_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_103_a23COUT
-- atwd0_ainst_atwd_control_aadd_103_a24COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_103_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a24,
	cout => atwd0_ainst_atwd_control_aadd_103_a24COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a24) # !atwd0_ainst_atwd_control_adigitize_cnt_a24_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a25 = atwd0_ainst_atwd_control_adigitize_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_103_a24COUT
-- atwd0_ainst_atwd_control_aadd_103_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a24COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a25,
	cout => atwd0_ainst_atwd_control_aadd_103_a25COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a25) # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a26 = atwd0_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_103_a25COUT
-- atwd0_ainst_atwd_control_aadd_103_a26COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_103_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a26,
	cout => atwd0_ainst_atwd_control_aadd_103_a26COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a26 # atwd0_ainst_atwd_control_adigitize_cnt_a26_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_103_a26,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a27 = atwd0_ainst_atwd_control_adigitize_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_103_a26COUT
-- atwd0_ainst_atwd_control_aadd_103_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a26COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a27,
	cout => atwd0_ainst_atwd_control_aadd_103_a27COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a27 # atwd0_ainst_atwd_control_adigitize_cnt_a27_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a27_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_103_a27,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a28 = atwd0_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_103_a27COUT
-- atwd0_ainst_atwd_control_aadd_103_a28COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_103_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a28,
	cout => atwd0_ainst_atwd_control_aadd_103_a28COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a28) # !atwd0_ainst_atwd_control_adigitize_cnt_a28_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a29 = atwd0_ainst_atwd_control_adigitize_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_103_a28COUT
-- atwd0_ainst_atwd_control_aadd_103_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a28COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a29,
	cout => atwd0_ainst_atwd_control_aadd_103_a29COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a29 # atwd0_ainst_atwd_control_adigitize_cnt_a29_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a29_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_103_a29,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a30 = atwd0_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_103_a29COUT
-- atwd0_ainst_atwd_control_aadd_103_a30COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_103_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a30,
	cout => atwd0_ainst_atwd_control_aadd_103_a30COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a30 # atwd0_ainst_atwd_control_adigitize_cnt_a30_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a30_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a31 = atwd0_ainst_atwd_control_aadd_103_a30COUT $ atwd0_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a31);

atwd0_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a31_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a31) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a31_a);

atwd0_ainst_atwd_control_aSelect_195_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a39 = !atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_adigitize_cnt_a31_a & !atwd0_ainst_atwd_control_adigitize_cnt_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a39);

atwd0_ainst_atwd_control_aSelect_195_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a237 = (!atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_adigitize_cnt_a27_a & !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & !atwd0_ainst_atwd_control_adigitize_cnt_a26_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a237);

atwd0_ainst_atwd_control_aSelect_195_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a53 = !atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_adigitize_cnt_a21_a & !atwd0_ainst_atwd_control_adigitize_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a53);

atwd0_ainst_atwd_control_aSelect_195_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a238 = (!atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_adigitize_cnt_a17_a & !atwd0_ainst_atwd_control_adigitize_cnt_a19_a & !atwd0_ainst_atwd_control_adigitize_cnt_a16_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a238);

atwd0_ainst_atwd_control_aSelect_195_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a129 = !atwd0_ainst_atwd_control_adigitize_cnt_a7_a & !atwd0_ainst_atwd_control_adigitize_cnt_a5_a & !atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_adigitize_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a129);

atwd0_ainst_atwd_control_aSelect_195_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a240 = (!atwd0_ainst_atwd_control_adigitize_cnt_a3_a & !atwd0_ainst_atwd_control_adigitize_cnt_a0_a & !atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_adigitize_cnt_a1_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a240);

atwd0_ainst_atwd_control_aSelect_195_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a8 = atwd0_ainst_atwd_control_aSelect_195_a239 & atwd0_ainst_atwd_control_aSelect_195_a237 & atwd0_ainst_atwd_control_aSelect_195_a238 & atwd0_ainst_atwd_control_aSelect_195_a240

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_195_a239,
	datab => atwd0_ainst_atwd_control_aSelect_195_a237,
	datac => atwd0_ainst_atwd_control_aSelect_195_a238,
	datad => atwd0_ainst_atwd_control_aSelect_195_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a8);

atwd0_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a15 = DFFE(atwd0_ainst_atwd_control_astate_a15 & (atwd0_ainst_atwd_control_aSelect_195_a8 & atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_readout_areadout_done_areg0) # !atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_aSelect_195_a8 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_aSelect_195_a8,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a15);

atwd0_ainst_atwd_control_areduce_or_234_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_234 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_213_a1 # !atwd0_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_234);

atwd0_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astart_readout_areg0 & atwd0_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astart_readout_areg0,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astart_readout_areg0);

atwd0_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a8 = DFFE(!atwd0_ainst_atwd_readout_astate_a14 & (atwd0_ainst_atwd_readout_astate_a8 # atwd0_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3330",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a14,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_astart_readout_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a8);

atwd0_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a11 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a11);

atwd0_ainst_atwd_readout_areduce_or_160_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a29 = !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a14,
	datad => atwd0_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a29);

atwd0_ainst_atwd_readout_areduce_or_160_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160 = atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_areduce_or_160_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a12,
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160);

atwd0_ainst_atwd_readout_areduce_or_160_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a27 = !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a14,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a27);

atwd0_ainst_atwd_readout_areduce_or_160_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a32 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a9,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a32);

atwd0_ainst_atwd_readout_aadd_40_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a0 = !atwd0_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_40_a0COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a0,
	cout => atwd0_ainst_atwd_readout_aadd_40_a0COUT);

atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126);

atwd0_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 # atwd0_ainst_atwd_readout_areadout_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a0_a);

atwd0_ainst_atwd_readout_aadd_40_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a1 = atwd0_ainst_atwd_readout_areadout_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_40_a0COUT
-- atwd0_ainst_atwd_readout_aadd_40_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a0COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a1,
	cout => atwd0_ainst_atwd_readout_aadd_40_a1COUT);

atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123);

atwd0_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 # atwd0_ainst_atwd_readout_areadout_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a1_a);

atwd0_ainst_atwd_readout_aadd_40_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a2 = atwd0_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_40_a1COUT
-- atwd0_ainst_atwd_readout_aadd_40_a2COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_40_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a2,
	cout => atwd0_ainst_atwd_readout_aadd_40_a2COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a2 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a2_a) # !atwd0_ainst_atwd_readout_aadd_40_a2 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a2,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a2_a);

atwd0_ainst_atwd_readout_aadd_40_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a3 = atwd0_ainst_atwd_readout_areadout_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_40_a2COUT
-- atwd0_ainst_atwd_readout_aadd_40_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a2COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a3,
	cout => atwd0_ainst_atwd_readout_aadd_40_a3COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_aadd_40_a3 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_aadd_40_a3 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_aadd_40_a3,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a3_a);

atwd0_ainst_atwd_readout_aadd_40_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a4 = atwd0_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_40_a3COUT
-- atwd0_ainst_atwd_readout_aadd_40_a4COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_40_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a4,
	cout => atwd0_ainst_atwd_readout_aadd_40_a4COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a4) # !atwd0_ainst_atwd_readout_areadout_cnt_a4_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_40_a4,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a4_a);

atwd0_ainst_atwd_readout_aadd_40_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a5 = atwd0_ainst_atwd_readout_areadout_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_40_a4COUT
-- atwd0_ainst_atwd_readout_aadd_40_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a4COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a5,
	cout => atwd0_ainst_atwd_readout_aadd_40_a5COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a5 # atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a5_a);

atwd0_ainst_atwd_readout_aadd_40_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a6 = atwd0_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_40_a5COUT
-- atwd0_ainst_atwd_readout_aadd_40_a6COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_40_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a6,
	cout => atwd0_ainst_atwd_readout_aadd_40_a6COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a6 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a6_a) # !atwd0_ainst_atwd_readout_aadd_40_a6 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a6,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a6_a);

atwd0_ainst_atwd_readout_aadd_40_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a7 = atwd0_ainst_atwd_readout_areadout_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_40_a6COUT
-- atwd0_ainst_atwd_readout_aadd_40_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a6COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a7,
	cout => atwd0_ainst_atwd_readout_aadd_40_a7COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a7 # atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a7_a);

atwd0_ainst_atwd_readout_aSelect_81_a134_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a134 = !atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areadout_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a134);

atwd0_ainst_atwd_readout_aSelect_81_a252_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a252 = (!atwd0_ainst_atwd_readout_areadout_cnt_a3_a & !atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_areadout_cnt_a0_a & !atwd0_ainst_atwd_readout_areadout_cnt_a1_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a252);

atwd0_ainst_atwd_readout_aadd_40_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a8 = atwd0_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_40_a7COUT
-- atwd0_ainst_atwd_readout_aadd_40_a8COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_aadd_40_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a8,
	cout => atwd0_ainst_atwd_readout_aadd_40_a8COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a8 # atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a8_a);

atwd0_ainst_atwd_readout_aadd_40_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a9 = atwd0_ainst_atwd_readout_areadout_cnt_a9_a $ atwd0_ainst_atwd_readout_aadd_40_a8COUT
-- atwd0_ainst_atwd_readout_aadd_40_a9COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a8COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a9,
	cout => atwd0_ainst_atwd_readout_aadd_40_a9COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a9_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a9) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a9_a);

atwd0_ainst_atwd_readout_aadd_40_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a10 = atwd0_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd0_ainst_atwd_readout_aadd_40_a9COUT
-- atwd0_ainst_atwd_readout_aadd_40_a10COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_aadd_40_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a10,
	cout => atwd0_ainst_atwd_readout_aadd_40_a10COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a10_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a10_a);

atwd0_ainst_atwd_readout_aadd_40_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a11 = atwd0_ainst_atwd_readout_areadout_cnt_a11_a $ atwd0_ainst_atwd_readout_aadd_40_a10COUT
-- atwd0_ainst_atwd_readout_aadd_40_a11COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a10COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a11,
	cout => atwd0_ainst_atwd_readout_aadd_40_a11COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a11_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a11) # !atwd0_ainst_atwd_readout_areadout_cnt_a11_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a11_a);

atwd0_ainst_atwd_readout_aadd_40_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a12 = atwd0_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd0_ainst_atwd_readout_aadd_40_a11COUT
-- atwd0_ainst_atwd_readout_aadd_40_a12COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a12_a & !atwd0_ainst_atwd_readout_aadd_40_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a12,
	cout => atwd0_ainst_atwd_readout_aadd_40_a12COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a12_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a12) # !atwd0_ainst_atwd_readout_areadout_cnt_a12_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a12_a);

atwd0_ainst_atwd_readout_aadd_40_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a13 = atwd0_ainst_atwd_readout_areadout_cnt_a13_a $ atwd0_ainst_atwd_readout_aadd_40_a12COUT
-- atwd0_ainst_atwd_readout_aadd_40_a13COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a12COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a13,
	cout => atwd0_ainst_atwd_readout_aadd_40_a13COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a13_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a13) # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a13_a);

atwd0_ainst_atwd_readout_aadd_40_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a14 = atwd0_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd0_ainst_atwd_readout_aadd_40_a13COUT
-- atwd0_ainst_atwd_readout_aadd_40_a14COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_aadd_40_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a14,
	cout => atwd0_ainst_atwd_readout_aadd_40_a14COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a14_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a14) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a14_a);

atwd0_ainst_atwd_readout_aadd_40_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a15 = atwd0_ainst_atwd_readout_areadout_cnt_a15_a $ atwd0_ainst_atwd_readout_aadd_40_a14COUT
-- atwd0_ainst_atwd_readout_aadd_40_a15COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a14COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a15,
	cout => atwd0_ainst_atwd_readout_aadd_40_a15COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a15_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a15) # !atwd0_ainst_atwd_readout_areadout_cnt_a15_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a15_a);

atwd0_ainst_atwd_readout_aadd_40_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a16 = atwd0_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd0_ainst_atwd_readout_aadd_40_a15COUT
-- atwd0_ainst_atwd_readout_aadd_40_a16COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_aadd_40_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a16,
	cout => atwd0_ainst_atwd_readout_aadd_40_a16COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a16_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a16) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a16_a);

atwd0_ainst_atwd_readout_aadd_40_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a17 = atwd0_ainst_atwd_readout_areadout_cnt_a17_a $ atwd0_ainst_atwd_readout_aadd_40_a16COUT
-- atwd0_ainst_atwd_readout_aadd_40_a17COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a16COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a17,
	cout => atwd0_ainst_atwd_readout_aadd_40_a17COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a17_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a17) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a17_a);

atwd0_ainst_atwd_readout_aadd_40_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a18 = atwd0_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd0_ainst_atwd_readout_aadd_40_a17COUT
-- atwd0_ainst_atwd_readout_aadd_40_a18COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_aadd_40_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a18,
	cout => atwd0_ainst_atwd_readout_aadd_40_a18COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a18_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a18) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a18_a);

atwd0_ainst_atwd_readout_aadd_40_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a19 = atwd0_ainst_atwd_readout_areadout_cnt_a19_a $ atwd0_ainst_atwd_readout_aadd_40_a18COUT
-- atwd0_ainst_atwd_readout_aadd_40_a19COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a18COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a19,
	cout => atwd0_ainst_atwd_readout_aadd_40_a19COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a19_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a19) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a19_a);

atwd0_ainst_atwd_readout_aadd_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a20 = atwd0_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd0_ainst_atwd_readout_aadd_40_a19COUT
-- atwd0_ainst_atwd_readout_aadd_40_a20COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_aadd_40_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a20,
	cout => atwd0_ainst_atwd_readout_aadd_40_a20COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a20_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a20) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a20_a);

atwd0_ainst_atwd_readout_aadd_40_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a21 = atwd0_ainst_atwd_readout_areadout_cnt_a21_a $ atwd0_ainst_atwd_readout_aadd_40_a20COUT
-- atwd0_ainst_atwd_readout_aadd_40_a21COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a20COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a21,
	cout => atwd0_ainst_atwd_readout_aadd_40_a21COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a21_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a21) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a21_a);

atwd0_ainst_atwd_readout_aadd_40_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a22 = atwd0_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd0_ainst_atwd_readout_aadd_40_a21COUT
-- atwd0_ainst_atwd_readout_aadd_40_a22COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_aadd_40_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a22,
	cout => atwd0_ainst_atwd_readout_aadd_40_a22COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a22_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a22) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a22_a);

atwd0_ainst_atwd_readout_aadd_40_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a23 = atwd0_ainst_atwd_readout_areadout_cnt_a23_a $ atwd0_ainst_atwd_readout_aadd_40_a22COUT
-- atwd0_ainst_atwd_readout_aadd_40_a23COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a22COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a23,
	cout => atwd0_ainst_atwd_readout_aadd_40_a23COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a23_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a23) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a23_a);

atwd0_ainst_atwd_readout_aSelect_81_a58_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a58 = !atwd0_ainst_atwd_readout_areadout_cnt_a23_a & !atwd0_ainst_atwd_readout_areadout_cnt_a21_a & !atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_areadout_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a58);

atwd0_ainst_atwd_readout_aSelect_81_a250_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a250 = (!atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_areadout_cnt_a19_a & !atwd0_ainst_atwd_readout_areadout_cnt_a17_a & !atwd0_ainst_atwd_readout_areadout_cnt_a16_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a58)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a250);

atwd0_ainst_atwd_readout_aSelect_81_a88_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a88 = !atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_areadout_cnt_a15_a & !atwd0_ainst_atwd_readout_areadout_cnt_a13_a & !atwd0_ainst_atwd_readout_areadout_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a88);

atwd0_ainst_atwd_readout_aSelect_81_a251_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a251 = (!atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_areadout_cnt_a9_a & !atwd0_ainst_atwd_readout_areadout_cnt_a11_a & !atwd0_ainst_atwd_readout_areadout_cnt_a8_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a88)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a88,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a251);

atwd0_ainst_atwd_readout_aadd_40_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a24 = atwd0_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd0_ainst_atwd_readout_aadd_40_a23COUT
-- atwd0_ainst_atwd_readout_aadd_40_a24COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_aadd_40_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a24,
	cout => atwd0_ainst_atwd_readout_aadd_40_a24COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a24) # !atwd0_ainst_atwd_readout_areadout_cnt_a24_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_40_a24,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a24_a);

atwd0_ainst_atwd_readout_aadd_40_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a25 = atwd0_ainst_atwd_readout_areadout_cnt_a25_a $ atwd0_ainst_atwd_readout_aadd_40_a24COUT
-- atwd0_ainst_atwd_readout_aadd_40_a25COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a24COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a25,
	cout => atwd0_ainst_atwd_readout_aadd_40_a25COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a25_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a25) # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_40_a25,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a25_a);

atwd0_ainst_atwd_readout_aadd_40_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a26 = atwd0_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd0_ainst_atwd_readout_aadd_40_a25COUT
-- atwd0_ainst_atwd_readout_aadd_40_a26COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_aadd_40_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a26,
	cout => atwd0_ainst_atwd_readout_aadd_40_a26COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a26_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a26) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a26_a);

atwd0_ainst_atwd_readout_aadd_40_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a27 = atwd0_ainst_atwd_readout_areadout_cnt_a27_a $ atwd0_ainst_atwd_readout_aadd_40_a26COUT
-- atwd0_ainst_atwd_readout_aadd_40_a27COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a26COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a27,
	cout => atwd0_ainst_atwd_readout_aadd_40_a27COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a27_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a27) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a27_a);

atwd0_ainst_atwd_readout_aadd_40_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a28 = atwd0_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd0_ainst_atwd_readout_aadd_40_a27COUT
-- atwd0_ainst_atwd_readout_aadd_40_a28COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & !atwd0_ainst_atwd_readout_aadd_40_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a28,
	cout => atwd0_ainst_atwd_readout_aadd_40_a28COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a28_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a28) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a28_a);

atwd0_ainst_atwd_readout_aadd_40_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a29 = atwd0_ainst_atwd_readout_areadout_cnt_a29_a $ atwd0_ainst_atwd_readout_aadd_40_a28COUT
-- atwd0_ainst_atwd_readout_aadd_40_a29COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a28COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a29,
	cout => atwd0_ainst_atwd_readout_aadd_40_a29COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a29_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a29) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a29_a);

atwd0_ainst_atwd_readout_aadd_40_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a30 = atwd0_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd0_ainst_atwd_readout_aadd_40_a29COUT
-- atwd0_ainst_atwd_readout_aadd_40_a30COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_aadd_40_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a30,
	cout => atwd0_ainst_atwd_readout_aadd_40_a30COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a30 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a30_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a30_a);

atwd0_ainst_atwd_readout_aadd_40_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a31 = atwd0_ainst_atwd_readout_aadd_40_a30COUT $ atwd0_ainst_atwd_readout_areadout_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a31);

atwd0_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a31 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a31_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a31_a);

atwd0_ainst_atwd_readout_aSelect_81_a44_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a44 = !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_areadout_cnt_a29_a & !atwd0_ainst_atwd_readout_areadout_cnt_a31_a & !atwd0_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a44);

atwd0_ainst_atwd_readout_aSelect_81_a249_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a249 = (!atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & !atwd0_ainst_atwd_readout_areadout_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a249);

atwd0_ainst_atwd_readout_aSelect_81_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a12 = atwd0_ainst_atwd_readout_aSelect_81_a252 & atwd0_ainst_atwd_readout_aSelect_81_a250 & atwd0_ainst_atwd_readout_aSelect_81_a251 & atwd0_ainst_atwd_readout_aSelect_81_a249
-- atwd0_ainst_atwd_readout_aSelect_81_a253 = atwd0_ainst_atwd_readout_aSelect_81_a252 & atwd0_ainst_atwd_readout_aSelect_81_a250 & atwd0_ainst_atwd_readout_aSelect_81_a251 & atwd0_ainst_atwd_readout_aSelect_81_a249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_81_a252,
	datab => atwd0_ainst_atwd_readout_aSelect_81_a250,
	datac => atwd0_ainst_atwd_readout_aSelect_81_a251,
	datad => atwd0_ainst_atwd_readout_aSelect_81_a249,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a12,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a253);

atwd0_ainst_atwd_readout_aSelect_75_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_75_a5 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_aSelect_81_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_aSelect_81_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_75_a5);

atwd0_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a9 = DFFE(atwd0_ainst_atwd_readout_astate_a8 & !atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_aSelect_75_a5 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_control_astart_readout_areg0 # !atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_aSelect_75_a5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7350",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_control_astart_readout_areg0,
	datad => atwd0_ainst_atwd_readout_aSelect_75_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a9);

atwd0_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a10 = DFFE(atwd0_ainst_atwd_readout_astate_a9 & atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a10);

atwd0_ainst_atwd_readout_aSelect_87_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_87_a21 = !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a10 & !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a14,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_astate_a13,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_87_a21);

atwd0_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_arst_divide = DFFE(atwd0_ainst_atwd_readout_arst_divide & (atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_aSelect_87_a21) # !atwd0_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DD5D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_arst_divide,
	datac => atwd0_ainst_atwd_readout_aSelect_87_a21,
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_arst_divide);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!atwd0_ainst_atwd_readout_arst_divide & atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a $ atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a);

atwd0_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a12 = DFFE((!atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a253), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a253,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a12);

atwd0_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areadout_done_areg0 & (atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_aSelect_87_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a12,
	datab => atwd0_ainst_atwd_readout_astate_a9,
	datac => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd0_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_done_areg0);

atwd0_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a16 = DFFE(atwd0_ainst_atwd_readout_areadout_done_areg0 & atwd0_ainst_atwd_control_astate_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd0_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a16);

atwd0_ainst_atwd_control_areduce_or_222_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_222_a2 = !atwd0_ainst_atwd_control_astate_a11 & !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_222_a0 & atwd0_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_222_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_222_a2);

atwd0_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a0_a = DFFE(atwd0_ainst_atwd_control_achannel_a0_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_222_a2) # !atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_222_a2,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_achannel_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a0_a);

atwd0_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a12 = DFFE(atwd0_ainst_atwd_control_astate_a16 & (!atwd0_ainst_atwd_control_achannel_a1_a # !atwd0_ainst_atwd_control_achannel_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	datad => atwd0_ainst_atwd_control_achannel_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a12);

atwd0_ainst_atwd_control_aSelect_223_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_223_a1 = atwd0_ainst_atwd_control_astate_a12 & (atwd0_ainst_atwd_control_achannel_a1_a $ atwd0_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_achannel_a1_a,
	datad => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_223_a1);

atwd0_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a1_a = DFFE(atwd0_ainst_atwd_control_aSelect_223_a1 # atwd0_ainst_atwd_control_achannel_a1_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_223_a1,
	datab => atwd0_ainst_atwd_control_areduce_or_222_a2,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_achannel_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a1_a);

atwd0_ainst_atwd_control_aSelect_199_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_199_a10 = atwd0_ainst_atwd_control_achannel_a1_a & atwd0_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_achannel_a1_a,
	datad => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_199_a10);

atwd0_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a17 = DFFE(atwd0_ainst_atwd_control_astate_a17 & (atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync # atwd0_ainst_atwd_control_aSelect_199_a10 & atwd0_ainst_atwd_control_astate_a16) # !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_aSelect_199_a10 & atwd0_ainst_atwd_control_astate_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_aSelect_199_a10,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a17);

atwd0_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a13 = DFFE(!atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => atwd0_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a13);

atwd0_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a10 = DFFE(atwd0_ainst_atwd_control_astate_a14 # atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a10);

atwd0_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a19 = DFFE(atwd0_ainst_atwd_control_astate_a10 & (atwd0_ainst_atwd_trigger_aATWDTrigger_sig # atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd0_ainst_atwd_control_astate_a10 & atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a19);

atwd0_ainst_atwd_control_areduce_or_231_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a3 = atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a3);

atwd0_ainst_atwd_control_areduce_or_231_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a0 = !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a0);

atwd0_ainst_atwd_control_areduce_or_231_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a8 = atwd0_ainst_atwd_control_areduce_or_231_a3 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_216_a6 # !atwd0_ainst_atwd_control_areduce_or_231_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_231_a3,
	datab => atwd0_ainst_atwd_control_areduce_or_231_a0,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_216_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a8);

atwd0_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_abusy_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_control_areduce_or_231_a8 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDDD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_abusy_areg0);

atwd0_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd0_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a0_a # !atwd0_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_acommand_0_local_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_acommand_0_local_a1_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => slaveregister_inst_acommand_0_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_ai_a1718_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1718 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # atwd0_ainst_atwd_trigger_adone_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & atwd0_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => atwd0_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1718);

slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1718) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1721 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1721,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1718,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1094_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a880 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a1715 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a880,
	datab => slaveregister_inst_ai_a1715,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1094_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_1094_rtl_1_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1094_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1094_rtl_1_rtl_1_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1094_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1094_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1094_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1094_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1094_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_1094_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1);

rtl_a1898_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1898 = rtl_a2265 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1) # !rtl_a2265 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a2265,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_1094_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1898);

slaveregister_inst_aMux_1426_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1426_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1760 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0 & rtl_a1898 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1426_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a1760,
	datac => rtl_a1898,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1426_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a31627_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31627 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31627);

ATWD1_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(1),
	combout => ATWD1_D_a1_a_acombout);

atwd1_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a11 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_astate_a11 & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a11);

atwd1_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a13 = DFFE(atwd1_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a13);

atwd1_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a14 = DFFE(atwd1_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a14);

atwd1_ainst_atwd_readout_aSelect_87_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_87_a21 = !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datac => atwd1_ainst_atwd_readout_astate_a13,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_87_a21);

atwd1_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areadout_done_areg0 & (atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_aSelect_87_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datab => atwd1_ainst_atwd_readout_aSelect_87_a21,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_done_areg0);

atwd1_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a16 = DFFE(atwd1_ainst_atwd_readout_areadout_done_areg0 & atwd1_ainst_atwd_control_astate_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a16);

atwd1_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a0_a = DFFE(atwd1_ainst_atwd_control_achannel_a0_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_222_a2) # !atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datab => atwd1_ainst_atwd_control_achannel_a0_a,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a0_a);

atwd1_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a12 = DFFE(atwd1_ainst_atwd_control_astate_a16 & (!atwd1_ainst_atwd_control_achannel_a0_a # !atwd1_ainst_atwd_control_achannel_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	datad => atwd1_ainst_atwd_control_achannel_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a12);

TriggerComplete_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_1,
	combout => TriggerComplete_1_acombout);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_1_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_1_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd1_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a19 = DFFE(atwd1_ainst_atwd_trigger_aATWDTrigger_sig & (atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a19);

atwd1_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a11 = DFFE(atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a11);

atwd1_ainst_atwd_control_areduce_or_222_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_222_a0 = !atwd1_ainst_atwd_control_astate_a16 & !atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_222_a0);

atwd1_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a18 = DFFE(atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a18);

atwd1_ainst_atwd_control_areduce_or_213_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a0 = !atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a0);

atwd1_ainst_atwd_control_areduce_or_222_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_222_a2 = !atwd1_ainst_atwd_control_astate_a11 & atwd1_ainst_atwd_control_areduce_or_222_a0 & !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_222_a2);

atwd1_ainst_atwd_control_aSelect_223_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_223_a1 = atwd1_ainst_atwd_control_astate_a12 & (atwd1_ainst_atwd_control_achannel_a1_a $ atwd1_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "50A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_223_a1);

atwd1_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a1_a = DFFE(atwd1_ainst_atwd_control_aSelect_223_a1 # atwd1_ainst_atwd_control_achannel_a1_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a1_a,
	datab => atwd1_ainst_atwd_control_areduce_or_222_a2,
	datac => atwd1_ainst_atwd_control_aSelect_223_a1,
	datad => atwd1_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a1_a);

atwd1_ainst_atwd_control_aSelect_199_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_199_a10 = atwd1_ainst_atwd_control_achannel_a1_a & atwd1_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	datad => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_199_a10);

atwd1_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a17 = DFFE(atwd1_ainst_atwd_control_aSelect_199_a10 & (atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd1_ainst_atwd_control_astate_a17) # !atwd1_ainst_atwd_control_aSelect_199_a10 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd1_ainst_atwd_control_astate_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_199_a10,
	datab => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_astate_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a17);

atwd1_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a13 = DFFE(atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a13);

atwd1_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a10 = DFFE(atwd0_ainst_atwd_control_astate_a14 # atwd1_ainst_atwd_control_astate_a13 # atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd1_ainst_atwd_control_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a10);

atwd1_ainst_atwd_control_areduce_or_246_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246_a0 = !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246_a0);

atwd1_ainst_atwd_control_areduce_or_216_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_216_a6 = !atwd1_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_216_a6);

atwd1_ainst_atwd_control_areduce_or_246_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246 = atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_216_a6 # !atwd1_ainst_atwd_control_areduce_or_246_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246_a0,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_areduce_or_216_a6,
	datad => atwd1_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246);

atwd1_ainst_atwd_control_aadd_76_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a0 = !atwd1_ainst_atwd_control_asettle_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_76_a0COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a0,
	cout => atwd1_ainst_atwd_control_aadd_76_a0COUT);

atwd1_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a0_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a0) # !atwd1_ainst_atwd_control_asettle_cnt_a0_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_76_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a1 = atwd1_ainst_atwd_control_asettle_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_76_a0COUT
-- atwd1_ainst_atwd_control_aadd_76_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a0COUT # !atwd1_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a1,
	cout => atwd1_ainst_atwd_control_aadd_76_a1COUT);

atwd1_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a1 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a1_a) # !atwd1_ainst_atwd_control_aadd_76_a1 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a1,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_76_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a2 = atwd1_ainst_atwd_control_asettle_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_76_a1COUT
-- atwd1_ainst_atwd_control_aadd_76_a2COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_76_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a2,
	cout => atwd1_ainst_atwd_control_aadd_76_a2COUT);

atwd1_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a2 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a2 & atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a2,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_76_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a3 = atwd1_ainst_atwd_control_asettle_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_76_a2COUT
-- atwd1_ainst_atwd_control_aadd_76_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a2COUT # !atwd1_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a3,
	cout => atwd1_ainst_atwd_control_aadd_76_a3COUT);

atwd1_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a3 # atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_76_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a4 = atwd1_ainst_atwd_control_asettle_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_76_a3COUT
-- atwd1_ainst_atwd_control_aadd_76_a4COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_76_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a4,
	cout => atwd1_ainst_atwd_control_aadd_76_a4COUT);

atwd1_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a4 # atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_76_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a5 = atwd1_ainst_atwd_control_asettle_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_76_a4COUT
-- atwd1_ainst_atwd_control_aadd_76_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a4COUT # !atwd1_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a5,
	cout => atwd1_ainst_atwd_control_aadd_76_a5COUT);

atwd1_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a5_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a5) # !atwd1_ainst_atwd_control_asettle_cnt_a5_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a5,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_76_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a6 = atwd1_ainst_atwd_control_asettle_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_76_a5COUT
-- atwd1_ainst_atwd_control_aadd_76_a6COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_76_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a6,
	cout => atwd1_ainst_atwd_control_aadd_76_a6COUT);

atwd1_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a6 # atwd1_ainst_atwd_control_asettle_cnt_a6_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a6_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datac => atwd1_ainst_atwd_control_aadd_76_a6,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_76_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a7 = atwd1_ainst_atwd_control_asettle_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_76_a6COUT
-- atwd1_ainst_atwd_control_aadd_76_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a6COUT # !atwd1_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a7,
	cout => atwd1_ainst_atwd_control_aadd_76_a7COUT);

atwd1_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a7_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a7) # !atwd1_ainst_atwd_control_asettle_cnt_a7_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_76_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a8 = atwd1_ainst_atwd_control_asettle_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_76_a7COUT
-- atwd1_ainst_atwd_control_aadd_76_a8COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_76_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a8,
	cout => atwd1_ainst_atwd_control_aadd_76_a8COUT);

atwd1_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a8_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a8) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_76_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a9 = atwd1_ainst_atwd_control_asettle_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_76_a8COUT
-- atwd1_ainst_atwd_control_aadd_76_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a8COUT # !atwd1_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a9,
	cout => atwd1_ainst_atwd_control_aadd_76_a9COUT);

atwd1_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a9_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a9) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_76_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a10 = atwd1_ainst_atwd_control_asettle_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_76_a9COUT
-- atwd1_ainst_atwd_control_aadd_76_a10COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_76_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a10,
	cout => atwd1_ainst_atwd_control_aadd_76_a10COUT);

atwd1_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a10_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a10) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_76_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a11 = atwd1_ainst_atwd_control_asettle_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_76_a10COUT
-- atwd1_ainst_atwd_control_aadd_76_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a10COUT # !atwd1_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a11,
	cout => atwd1_ainst_atwd_control_aadd_76_a11COUT);

atwd1_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a11_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a11) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_76_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a12 = atwd1_ainst_atwd_control_asettle_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_76_a11COUT
-- atwd1_ainst_atwd_control_aadd_76_a12COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_76_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a12,
	cout => atwd1_ainst_atwd_control_aadd_76_a12COUT);

atwd1_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a12_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a12) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_76_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a13 = atwd1_ainst_atwd_control_asettle_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_76_a12COUT
-- atwd1_ainst_atwd_control_aadd_76_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a12COUT # !atwd1_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a13,
	cout => atwd1_ainst_atwd_control_aadd_76_a13COUT);

atwd1_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a13_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a13) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_76_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a14 = atwd1_ainst_atwd_control_asettle_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_76_a13COUT
-- atwd1_ainst_atwd_control_aadd_76_a14COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_76_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a14,
	cout => atwd1_ainst_atwd_control_aadd_76_a14COUT);

atwd1_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a14_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a14) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_76_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a15 = atwd1_ainst_atwd_control_asettle_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_76_a14COUT
-- atwd1_ainst_atwd_control_aadd_76_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a14COUT # !atwd1_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a15,
	cout => atwd1_ainst_atwd_control_aadd_76_a15COUT);

atwd1_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a15_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a15) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a15_a);

atwd1_ainst_atwd_control_aSelect_182_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a83 = !atwd1_ainst_atwd_control_asettle_cnt_a13_a & !atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_asettle_cnt_a15_a & !atwd1_ainst_atwd_control_asettle_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a83);

atwd1_ainst_atwd_control_aSelect_182_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a239 = (!atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_asettle_cnt_a9_a & !atwd1_ainst_atwd_control_asettle_cnt_a11_a & !atwd1_ainst_atwd_control_asettle_cnt_a8_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a239);

atwd1_ainst_atwd_control_aadd_76_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a16 = atwd1_ainst_atwd_control_asettle_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_76_a15COUT
-- atwd1_ainst_atwd_control_aadd_76_a16COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_76_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a16,
	cout => atwd1_ainst_atwd_control_aadd_76_a16COUT);

atwd1_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a16_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a16) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_76_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a17 = atwd1_ainst_atwd_control_asettle_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_76_a16COUT
-- atwd1_ainst_atwd_control_aadd_76_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a16COUT # !atwd1_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a17,
	cout => atwd1_ainst_atwd_control_aadd_76_a17COUT);

atwd1_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a17_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a17) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_76_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a18 = atwd1_ainst_atwd_control_asettle_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_76_a17COUT
-- atwd1_ainst_atwd_control_aadd_76_a18COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_76_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a18,
	cout => atwd1_ainst_atwd_control_aadd_76_a18COUT);

atwd1_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a18_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a18) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_76_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a19 = atwd1_ainst_atwd_control_asettle_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_76_a18COUT
-- atwd1_ainst_atwd_control_aadd_76_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a18COUT # !atwd1_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a19,
	cout => atwd1_ainst_atwd_control_aadd_76_a19COUT);

atwd1_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a19_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a19) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_76_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a20 = atwd1_ainst_atwd_control_asettle_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_76_a19COUT
-- atwd1_ainst_atwd_control_aadd_76_a20COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_76_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a20,
	cout => atwd1_ainst_atwd_control_aadd_76_a20COUT);

atwd1_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a20_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a20) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_76_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a21 = atwd1_ainst_atwd_control_asettle_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_76_a20COUT
-- atwd1_ainst_atwd_control_aadd_76_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a20COUT # !atwd1_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a21,
	cout => atwd1_ainst_atwd_control_aadd_76_a21COUT);

atwd1_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a21_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a21) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_76_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a22 = atwd1_ainst_atwd_control_asettle_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_76_a21COUT
-- atwd1_ainst_atwd_control_aadd_76_a22COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_76_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a22,
	cout => atwd1_ainst_atwd_control_aadd_76_a22COUT);

atwd1_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a22_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a22) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_76_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a23 = atwd1_ainst_atwd_control_asettle_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_76_a22COUT
-- atwd1_ainst_atwd_control_aadd_76_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a22COUT # !atwd1_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a23,
	cout => atwd1_ainst_atwd_control_aadd_76_a23COUT);

atwd1_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a23_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a23) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a23_a);

atwd1_ainst_atwd_control_aSelect_182_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a53 = !atwd1_ainst_atwd_control_asettle_cnt_a23_a & !atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_asettle_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a53);

atwd1_ainst_atwd_control_aSelect_182_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a238 = (!atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_asettle_cnt_a17_a & !atwd1_ainst_atwd_control_asettle_cnt_a19_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a238);

atwd1_ainst_atwd_control_aadd_76_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a24 = atwd1_ainst_atwd_control_asettle_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_76_a23COUT
-- atwd1_ainst_atwd_control_aadd_76_a24COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_76_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a24,
	cout => atwd1_ainst_atwd_control_aadd_76_a24COUT);

atwd1_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a24) # !atwd1_ainst_atwd_control_asettle_cnt_a24_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_76_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a25 = atwd1_ainst_atwd_control_asettle_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_76_a24COUT
-- atwd1_ainst_atwd_control_aadd_76_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a24COUT # !atwd1_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a25,
	cout => atwd1_ainst_atwd_control_aadd_76_a25COUT);

atwd1_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a25) # !atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_76_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a26 = atwd1_ainst_atwd_control_asettle_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_76_a25COUT
-- atwd1_ainst_atwd_control_aadd_76_a26COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_76_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a26,
	cout => atwd1_ainst_atwd_control_aadd_76_a26COUT);

atwd1_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a26 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a26_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_76_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a27 = atwd1_ainst_atwd_control_asettle_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_76_a26COUT
-- atwd1_ainst_atwd_control_aadd_76_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a26COUT # !atwd1_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a27,
	cout => atwd1_ainst_atwd_control_aadd_76_a27COUT);

atwd1_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a27_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a27) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_76_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a28 = atwd1_ainst_atwd_control_asettle_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_76_a27COUT
-- atwd1_ainst_atwd_control_aadd_76_a28COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_76_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a28,
	cout => atwd1_ainst_atwd_control_aadd_76_a28COUT);

atwd1_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a28 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a28_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_76_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a29 = atwd1_ainst_atwd_control_asettle_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_76_a28COUT
-- atwd1_ainst_atwd_control_aadd_76_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a28COUT # !atwd1_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a29,
	cout => atwd1_ainst_atwd_control_aadd_76_a29COUT);

atwd1_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a29 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a29_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_76_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a30 = atwd1_ainst_atwd_control_asettle_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_76_a29COUT
-- atwd1_ainst_atwd_control_aadd_76_a30COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_76_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a30,
	cout => atwd1_ainst_atwd_control_aadd_76_a30COUT);

atwd1_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a30_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a30) # !atwd1_ainst_atwd_control_asettle_cnt_a30_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_76_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a31 = atwd1_ainst_atwd_control_aadd_76_a30COUT $ atwd1_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a31);

atwd1_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a31_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a31) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a31_a);

atwd1_ainst_atwd_control_aSelect_182_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a39 = !atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_asettle_cnt_a29_a & !atwd1_ainst_atwd_control_asettle_cnt_a31_a & !atwd1_ainst_atwd_control_asettle_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a39);

atwd1_ainst_atwd_control_aSelect_182_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a237 = (!atwd1_ainst_atwd_control_asettle_cnt_a25_a & !atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_asettle_cnt_a27_a & !atwd1_ainst_atwd_control_asettle_cnt_a24_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a237);

atwd1_ainst_atwd_control_aSelect_182_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a129 = atwd1_ainst_atwd_control_asettle_cnt_a7_a & !atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_asettle_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a129);

atwd1_ainst_atwd_control_aSelect_182_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a240 = (!atwd1_ainst_atwd_control_asettle_cnt_a1_a & !atwd1_ainst_atwd_control_asettle_cnt_a3_a & !atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_asettle_cnt_a0_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a240);

atwd1_ainst_atwd_control_aSelect_182_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a8 = atwd1_ainst_atwd_control_aSelect_182_a239 & atwd1_ainst_atwd_control_aSelect_182_a238 & atwd1_ainst_atwd_control_aSelect_182_a237 & atwd1_ainst_atwd_control_aSelect_182_a240

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_182_a239,
	datab => atwd1_ainst_atwd_control_aSelect_182_a238,
	datac => atwd1_ainst_atwd_control_aSelect_182_a237,
	datad => atwd1_ainst_atwd_control_aSelect_182_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a8);

atwd1_ainst_atwd_control_areduce_or_310_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_310_a6 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15 # !atwd1_ainst_atwd_control_areduce_or_246_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_246_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_310_a6);

atwd1_ainst_atwd_control_aadd_103_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a0 = !atwd1_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_103_a0COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a0,
	cout => atwd1_ainst_atwd_control_aadd_103_a0COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a0_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a0) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_103_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a1 = atwd1_ainst_atwd_control_adigitize_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_103_a0COUT
-- atwd1_ainst_atwd_control_aadd_103_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a0COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a1,
	cout => atwd1_ainst_atwd_control_aadd_103_a1COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a1 # atwd1_ainst_atwd_control_adigitize_cnt_a1_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a1_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aadd_103_a1,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_103_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a2 = atwd1_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_103_a1COUT
-- atwd1_ainst_atwd_control_aadd_103_a2COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_103_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a2,
	cout => atwd1_ainst_atwd_control_aadd_103_a2COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a2 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a2 & atwd1_ainst_atwd_control_adigitize_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a2,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_103_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a3 = atwd1_ainst_atwd_control_adigitize_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_103_a2COUT
-- atwd1_ainst_atwd_control_aadd_103_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a2COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a3,
	cout => atwd1_ainst_atwd_control_aadd_103_a3COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a3_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a3) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_103_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a4 = atwd1_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_103_a3COUT
-- atwd1_ainst_atwd_control_aadd_103_a4COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_103_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a4,
	cout => atwd1_ainst_atwd_control_aadd_103_a4COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a4) # !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a4,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_103_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a5 = atwd1_ainst_atwd_control_adigitize_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_103_a4COUT
-- atwd1_ainst_atwd_control_aadd_103_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a4COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a5,
	cout => atwd1_ainst_atwd_control_aadd_103_a5COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a5_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a5) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_103_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a6 = atwd1_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_103_a5COUT
-- atwd1_ainst_atwd_control_aadd_103_a6COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_103_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a6,
	cout => atwd1_ainst_atwd_control_aadd_103_a6COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a6_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a6) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_103_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a7 = atwd1_ainst_atwd_control_adigitize_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_103_a6COUT
-- atwd1_ainst_atwd_control_aadd_103_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a6COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a7,
	cout => atwd1_ainst_atwd_control_aadd_103_a7COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a7_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a7) # !atwd1_ainst_atwd_control_adigitize_cnt_a7_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a7,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_103_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a8 = atwd1_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_103_a7COUT
-- atwd1_ainst_atwd_control_aadd_103_a8COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_103_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a8,
	cout => atwd1_ainst_atwd_control_aadd_103_a8COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a8 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a8 & atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a8,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_103_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a9 = atwd1_ainst_atwd_control_adigitize_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_103_a8COUT
-- atwd1_ainst_atwd_control_aadd_103_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a8COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a9,
	cout => atwd1_ainst_atwd_control_aadd_103_a9COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_103_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a10 = atwd1_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_103_a9COUT
-- atwd1_ainst_atwd_control_aadd_103_a10COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_103_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a10,
	cout => atwd1_ainst_atwd_control_aadd_103_a10COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a10_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a10) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_103_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a11 = atwd1_ainst_atwd_control_adigitize_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_103_a10COUT
-- atwd1_ainst_atwd_control_aadd_103_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a10COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a11,
	cout => atwd1_ainst_atwd_control_aadd_103_a11COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a11_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_aadd_103_a11 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a & atwd1_ainst_atwd_control_aadd_103_a11 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datab => atwd1_ainst_atwd_control_aadd_103_a11,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_103_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a12 = atwd1_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_103_a11COUT
-- atwd1_ainst_atwd_control_aadd_103_a12COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_103_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a12,
	cout => atwd1_ainst_atwd_control_aadd_103_a12COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a12_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a12) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_103_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a13 = atwd1_ainst_atwd_control_adigitize_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_103_a12COUT
-- atwd1_ainst_atwd_control_aadd_103_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a12COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a13,
	cout => atwd1_ainst_atwd_control_aadd_103_a13COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a13_a # atwd1_ainst_atwd_control_aadd_103_a13 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_aadd_103_a13 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_aadd_103_a13,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_103_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a14 = atwd1_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_103_a13COUT
-- atwd1_ainst_atwd_control_aadd_103_a14COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_103_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a14,
	cout => atwd1_ainst_atwd_control_aadd_103_a14COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a14 # atwd1_ainst_atwd_control_adigitize_cnt_a14_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a14_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_103_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a15 = atwd1_ainst_atwd_control_adigitize_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_103_a14COUT
-- atwd1_ainst_atwd_control_aadd_103_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a14COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a15,
	cout => atwd1_ainst_atwd_control_aadd_103_a15COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a15 # atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a15_a);

atwd1_ainst_atwd_control_aadd_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a16 = atwd1_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_103_a15COUT
-- atwd1_ainst_atwd_control_aadd_103_a16COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_103_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a16,
	cout => atwd1_ainst_atwd_control_aadd_103_a16COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a16) # !atwd1_ainst_atwd_control_adigitize_cnt_a16_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a17 = atwd1_ainst_atwd_control_adigitize_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_103_a16COUT
-- atwd1_ainst_atwd_control_aadd_103_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a16COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a17,
	cout => atwd1_ainst_atwd_control_aadd_103_a17COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a17_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a17) # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a18 = atwd1_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_103_a17COUT
-- atwd1_ainst_atwd_control_aadd_103_a18COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_103_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a18,
	cout => atwd1_ainst_atwd_control_aadd_103_a18COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a18 # atwd1_ainst_atwd_control_adigitize_cnt_a18_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a18_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a19 = atwd1_ainst_atwd_control_adigitize_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_103_a18COUT
-- atwd1_ainst_atwd_control_aadd_103_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a18COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a19,
	cout => atwd1_ainst_atwd_control_aadd_103_a19COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a19 # atwd1_ainst_atwd_control_adigitize_cnt_a19_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a19_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a20 = atwd1_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_103_a19COUT
-- atwd1_ainst_atwd_control_aadd_103_a20COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_103_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a20,
	cout => atwd1_ainst_atwd_control_aadd_103_a20COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a20_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a20) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a21 = atwd1_ainst_atwd_control_adigitize_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_103_a20COUT
-- atwd1_ainst_atwd_control_aadd_103_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a20COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a21,
	cout => atwd1_ainst_atwd_control_aadd_103_a21COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a21_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a21) # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a22 = atwd1_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_103_a21COUT
-- atwd1_ainst_atwd_control_aadd_103_a22COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_103_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a22,
	cout => atwd1_ainst_atwd_control_aadd_103_a22COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a22 # atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a22_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a23 = atwd1_ainst_atwd_control_adigitize_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_103_a22COUT
-- atwd1_ainst_atwd_control_aadd_103_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a22COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a23,
	cout => atwd1_ainst_atwd_control_aadd_103_a23COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a23 # atwd1_ainst_atwd_control_adigitize_cnt_a23_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a23_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datac => atwd1_ainst_atwd_control_aadd_103_a23,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a23_a);

atwd1_ainst_atwd_control_aSelect_195_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a53 = !atwd1_ainst_atwd_control_adigitize_cnt_a21_a & !atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_adigitize_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a53);

atwd1_ainst_atwd_control_aSelect_195_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a238 = (!atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_adigitize_cnt_a17_a & !atwd1_ainst_atwd_control_adigitize_cnt_a19_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a238);

atwd1_ainst_atwd_control_aSelect_195_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a83 = !atwd1_ainst_atwd_control_adigitize_cnt_a13_a & !atwd1_ainst_atwd_control_adigitize_cnt_a15_a & !atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_adigitize_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a83);

atwd1_ainst_atwd_control_aSelect_195_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a239 = (!atwd1_ainst_atwd_control_adigitize_cnt_a10_a & atwd1_ainst_atwd_control_adigitize_cnt_a9_a & !atwd1_ainst_atwd_control_adigitize_cnt_a11_a & !atwd1_ainst_atwd_control_adigitize_cnt_a8_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a239);

atwd1_ainst_atwd_control_aadd_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a24 = atwd1_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_103_a23COUT
-- atwd1_ainst_atwd_control_aadd_103_a24COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_103_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a24,
	cout => atwd1_ainst_atwd_control_aadd_103_a24COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_aadd_103_a24 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a24_a & atwd1_ainst_atwd_control_aadd_103_a24 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_aadd_103_a24,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a25 = atwd1_ainst_atwd_control_adigitize_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_103_a24COUT
-- atwd1_ainst_atwd_control_aadd_103_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a24COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a25,
	cout => atwd1_ainst_atwd_control_aadd_103_a25COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_aadd_103_a25 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & atwd1_ainst_atwd_control_aadd_103_a25 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_aadd_103_a25,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a26 = atwd1_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_103_a25COUT
-- atwd1_ainst_atwd_control_aadd_103_a26COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_103_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a26,
	cout => atwd1_ainst_atwd_control_aadd_103_a26COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a26_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a26) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a27 = atwd1_ainst_atwd_control_adigitize_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_103_a26COUT
-- atwd1_ainst_atwd_control_aadd_103_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a26COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a27,
	cout => atwd1_ainst_atwd_control_aadd_103_a27COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a27_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a27) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a28 = atwd1_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_103_a27COUT
-- atwd1_ainst_atwd_control_aadd_103_a28COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_103_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a28,
	cout => atwd1_ainst_atwd_control_aadd_103_a28COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a28_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a28) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a29 = atwd1_ainst_atwd_control_adigitize_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_103_a28COUT
-- atwd1_ainst_atwd_control_aadd_103_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a28COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a29,
	cout => atwd1_ainst_atwd_control_aadd_103_a29COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a29_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a29) # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a30 = atwd1_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_103_a29COUT
-- atwd1_ainst_atwd_control_aadd_103_a30COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_103_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a30,
	cout => atwd1_ainst_atwd_control_aadd_103_a30COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a30_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a30) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a31 = atwd1_ainst_atwd_control_aadd_103_a30COUT $ atwd1_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a31);

atwd1_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a31_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_aadd_103_a31 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a31_a & atwd1_ainst_atwd_control_aadd_103_a31 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datab => atwd1_ainst_atwd_control_aadd_103_a31,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a31_a);

atwd1_ainst_atwd_control_aSelect_195_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a39 = !atwd1_ainst_atwd_control_adigitize_cnt_a29_a & !atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_adigitize_cnt_a31_a & !atwd1_ainst_atwd_control_adigitize_cnt_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a39);

atwd1_ainst_atwd_control_aSelect_195_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a237 = (!atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & !atwd1_ainst_atwd_control_adigitize_cnt_a27_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a237);

atwd1_ainst_atwd_control_aSelect_195_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a129 = !atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_adigitize_cnt_a7_a & !atwd1_ainst_atwd_control_adigitize_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a129);

atwd1_ainst_atwd_control_aSelect_195_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a240 = (!atwd1_ainst_atwd_control_adigitize_cnt_a3_a & !atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_adigitize_cnt_a0_a & !atwd1_ainst_atwd_control_adigitize_cnt_a1_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a240);

atwd1_ainst_atwd_control_aSelect_195_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a8 = atwd1_ainst_atwd_control_aSelect_195_a238 & atwd1_ainst_atwd_control_aSelect_195_a239 & atwd1_ainst_atwd_control_aSelect_195_a237 & atwd1_ainst_atwd_control_aSelect_195_a240

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_195_a238,
	datab => atwd1_ainst_atwd_control_aSelect_195_a239,
	datac => atwd1_ainst_atwd_control_aSelect_195_a237,
	datad => atwd1_ainst_atwd_control_aSelect_195_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a8);

atwd1_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a9 = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aSelect_182_a8 & atwd1_ainst_atwd_control_astate_a18 # !atwd1_ainst_atwd_control_aSelect_195_a8) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_182_a8 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aSelect_182_a8,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a9);

atwd1_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a15 = DFFE(atwd1_ainst_atwd_control_astate_a15 & (atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_195_a8 # !atwd1_ainst_atwd_readout_areadout_done_areg0) # !atwd1_ainst_atwd_control_astate_a15 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_195_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd1_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a15);

atwd1_ainst_atwd_control_areduce_or_213_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a1 = !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a1);

atwd1_ainst_atwd_control_areduce_or_234_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_234 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_213_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_213_a1,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_234);

atwd1_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astart_readout_areg0 & atwd1_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astart_readout_areg0);

atwd1_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a8 = DFFE(!atwd1_ainst_atwd_readout_astate_a14 & (atwd1_ainst_atwd_control_astart_readout_areg0 # atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a8);

atwd1_ainst_atwd_readout_areduce_or_160_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a27 = !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a13,
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a27);

atwd1_ainst_atwd_readout_areduce_or_160_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a32 = atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a32);

atwd1_ainst_atwd_readout_aadd_40_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a0 = !atwd1_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_40_a0COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a0,
	cout => atwd1_ainst_atwd_readout_aadd_40_a0COUT);

atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 = atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126);

atwd1_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 # atwd1_ainst_atwd_readout_areadout_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a0_a);

atwd1_ainst_atwd_readout_aadd_40_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a1 = atwd1_ainst_atwd_readout_areadout_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_40_a0COUT
-- atwd1_ainst_atwd_readout_aadd_40_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a0COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a1,
	cout => atwd1_ainst_atwd_readout_aadd_40_a1COUT);

atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 = atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123);

atwd1_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 # atwd1_ainst_atwd_readout_areadout_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a1_a);

atwd1_ainst_atwd_readout_aadd_40_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a2 = atwd1_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_40_a1COUT
-- atwd1_ainst_atwd_readout_aadd_40_a2COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_40_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a2,
	cout => atwd1_ainst_atwd_readout_aadd_40_a2COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a2 # atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a2_a);

atwd1_ainst_atwd_readout_aadd_40_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a3 = atwd1_ainst_atwd_readout_areadout_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_40_a2COUT
-- atwd1_ainst_atwd_readout_aadd_40_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a2COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a3,
	cout => atwd1_ainst_atwd_readout_aadd_40_a3COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a3_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a3) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a3_a);

atwd1_ainst_atwd_readout_aadd_40_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a4 = atwd1_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_40_a3COUT
-- atwd1_ainst_atwd_readout_aadd_40_a4COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_40_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a4,
	cout => atwd1_ainst_atwd_readout_aadd_40_a4COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a4_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a4) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a4_a);

atwd1_ainst_atwd_readout_aadd_40_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a5 = atwd1_ainst_atwd_readout_areadout_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_40_a4COUT
-- atwd1_ainst_atwd_readout_aadd_40_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a4COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a5,
	cout => atwd1_ainst_atwd_readout_aadd_40_a5COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a5_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_aadd_40_a5 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areadout_cnt_a5_a & atwd1_ainst_atwd_readout_aadd_40_a5 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datab => atwd1_ainst_atwd_readout_aadd_40_a5,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a5_a);

atwd1_ainst_atwd_readout_aadd_40_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a6 = atwd1_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_40_a5COUT
-- atwd1_ainst_atwd_readout_aadd_40_a6COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_40_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a6,
	cout => atwd1_ainst_atwd_readout_aadd_40_a6COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a6) # !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a6_a);

atwd1_ainst_atwd_readout_aadd_40_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a7 = atwd1_ainst_atwd_readout_areadout_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_40_a6COUT
-- atwd1_ainst_atwd_readout_aadd_40_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a6COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a7,
	cout => atwd1_ainst_atwd_readout_aadd_40_a7COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a7_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a7) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a7_a);

atwd1_ainst_atwd_readout_aadd_40_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a8 = atwd1_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd1_ainst_atwd_readout_aadd_40_a7COUT
-- atwd1_ainst_atwd_readout_aadd_40_a8COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_aadd_40_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a8,
	cout => atwd1_ainst_atwd_readout_aadd_40_a8COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a8_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a8) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a8_a);

atwd1_ainst_atwd_readout_aadd_40_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a9 = atwd1_ainst_atwd_readout_areadout_cnt_a9_a $ atwd1_ainst_atwd_readout_aadd_40_a8COUT
-- atwd1_ainst_atwd_readout_aadd_40_a9COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a8COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a9,
	cout => atwd1_ainst_atwd_readout_aadd_40_a9COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a9_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a9) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a9_a);

atwd1_ainst_atwd_readout_aadd_40_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a10 = atwd1_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd1_ainst_atwd_readout_aadd_40_a9COUT
-- atwd1_ainst_atwd_readout_aadd_40_a10COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_aadd_40_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a10,
	cout => atwd1_ainst_atwd_readout_aadd_40_a10COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a10_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a10) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a10_a);

atwd1_ainst_atwd_readout_aadd_40_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a11 = atwd1_ainst_atwd_readout_areadout_cnt_a11_a $ atwd1_ainst_atwd_readout_aadd_40_a10COUT
-- atwd1_ainst_atwd_readout_aadd_40_a11COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a10COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a11,
	cout => atwd1_ainst_atwd_readout_aadd_40_a11COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a11_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a11) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a11_a);

atwd1_ainst_atwd_readout_aadd_40_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a12 = atwd1_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd1_ainst_atwd_readout_aadd_40_a11COUT
-- atwd1_ainst_atwd_readout_aadd_40_a12COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_aadd_40_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a12,
	cout => atwd1_ainst_atwd_readout_aadd_40_a12COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a12_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a12) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a12_a);

atwd1_ainst_atwd_readout_aadd_40_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a13 = atwd1_ainst_atwd_readout_areadout_cnt_a13_a $ atwd1_ainst_atwd_readout_aadd_40_a12COUT
-- atwd1_ainst_atwd_readout_aadd_40_a13COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a12COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a13,
	cout => atwd1_ainst_atwd_readout_aadd_40_a13COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a13_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a13) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a13_a);

atwd1_ainst_atwd_readout_aadd_40_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a14 = atwd1_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd1_ainst_atwd_readout_aadd_40_a13COUT
-- atwd1_ainst_atwd_readout_aadd_40_a14COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_aadd_40_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a14,
	cout => atwd1_ainst_atwd_readout_aadd_40_a14COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a14_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a14) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a14_a);

atwd1_ainst_atwd_readout_aadd_40_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a15 = atwd1_ainst_atwd_readout_areadout_cnt_a15_a $ atwd1_ainst_atwd_readout_aadd_40_a14COUT
-- atwd1_ainst_atwd_readout_aadd_40_a15COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a14COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a15,
	cout => atwd1_ainst_atwd_readout_aadd_40_a15COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a15_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a15) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a15_a);

atwd1_ainst_atwd_readout_aSelect_81_a88_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a88 = !atwd1_ainst_atwd_readout_areadout_cnt_a13_a & !atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_areadout_cnt_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a88);

atwd1_ainst_atwd_readout_aSelect_81_a251_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a251 = (!atwd1_ainst_atwd_readout_areadout_cnt_a11_a & !atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_areadout_cnt_a9_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a88)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a88,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a251);

atwd1_ainst_atwd_readout_aSelect_81_a134_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a134 = !atwd1_ainst_atwd_readout_areadout_cnt_a5_a & !atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_areadout_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a134);

atwd1_ainst_atwd_readout_aSelect_81_a252_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a252 = (!atwd1_ainst_atwd_readout_areadout_cnt_a0_a & !atwd1_ainst_atwd_readout_areadout_cnt_a3_a & !atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_areadout_cnt_a1_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a252);

atwd1_ainst_atwd_readout_aadd_40_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a16 = atwd1_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd1_ainst_atwd_readout_aadd_40_a15COUT
-- atwd1_ainst_atwd_readout_aadd_40_a16COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_aadd_40_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a16,
	cout => atwd1_ainst_atwd_readout_aadd_40_a16COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a16_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a16) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a16_a);

atwd1_ainst_atwd_readout_aadd_40_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a17 = atwd1_ainst_atwd_readout_areadout_cnt_a17_a $ atwd1_ainst_atwd_readout_aadd_40_a16COUT
-- atwd1_ainst_atwd_readout_aadd_40_a17COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a16COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a17,
	cout => atwd1_ainst_atwd_readout_aadd_40_a17COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a17_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a17) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a17_a);

atwd1_ainst_atwd_readout_aadd_40_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a18 = atwd1_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd1_ainst_atwd_readout_aadd_40_a17COUT
-- atwd1_ainst_atwd_readout_aadd_40_a18COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_aadd_40_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a18,
	cout => atwd1_ainst_atwd_readout_aadd_40_a18COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a18_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a18) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a18_a);

atwd1_ainst_atwd_readout_aadd_40_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a19 = atwd1_ainst_atwd_readout_areadout_cnt_a19_a $ atwd1_ainst_atwd_readout_aadd_40_a18COUT
-- atwd1_ainst_atwd_readout_aadd_40_a19COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a18COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a19,
	cout => atwd1_ainst_atwd_readout_aadd_40_a19COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a19_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a19) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a19_a);

atwd1_ainst_atwd_readout_aadd_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a20 = atwd1_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd1_ainst_atwd_readout_aadd_40_a19COUT
-- atwd1_ainst_atwd_readout_aadd_40_a20COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_aadd_40_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a20,
	cout => atwd1_ainst_atwd_readout_aadd_40_a20COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a20_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a20) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a20_a);

atwd1_ainst_atwd_readout_aadd_40_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a21 = atwd1_ainst_atwd_readout_areadout_cnt_a21_a $ atwd1_ainst_atwd_readout_aadd_40_a20COUT
-- atwd1_ainst_atwd_readout_aadd_40_a21COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a20COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a21,
	cout => atwd1_ainst_atwd_readout_aadd_40_a21COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a21_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a21) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a21_a);

atwd1_ainst_atwd_readout_aadd_40_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a22 = atwd1_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd1_ainst_atwd_readout_aadd_40_a21COUT
-- atwd1_ainst_atwd_readout_aadd_40_a22COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_aadd_40_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a22,
	cout => atwd1_ainst_atwd_readout_aadd_40_a22COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a22_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a22) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a22_a);

atwd1_ainst_atwd_readout_aSelect_81_a58_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a58 = !atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_areadout_cnt_a23_a & !atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_areadout_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a58);

atwd1_ainst_atwd_readout_aSelect_81_a250_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a250 = (!atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_areadout_cnt_a17_a & !atwd1_ainst_atwd_readout_areadout_cnt_a19_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a58)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a250);

atwd1_ainst_atwd_readout_aSelect_81_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a12 = atwd1_ainst_atwd_readout_aSelect_81_a249 & atwd1_ainst_atwd_readout_aSelect_81_a251 & atwd1_ainst_atwd_readout_aSelect_81_a252 & atwd1_ainst_atwd_readout_aSelect_81_a250
-- atwd1_ainst_atwd_readout_aSelect_81_a253 = atwd1_ainst_atwd_readout_aSelect_81_a249 & atwd1_ainst_atwd_readout_aSelect_81_a251 & atwd1_ainst_atwd_readout_aSelect_81_a252 & atwd1_ainst_atwd_readout_aSelect_81_a250

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_81_a249,
	datab => atwd1_ainst_atwd_readout_aSelect_81_a251,
	datac => atwd1_ainst_atwd_readout_aSelect_81_a252,
	datad => atwd1_ainst_atwd_readout_aSelect_81_a250,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a12,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a253);

atwd1_ainst_atwd_readout_aSelect_75_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_75_a5 = atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_aSelect_81_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_aSelect_81_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_75_a5);

atwd1_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a9 = DFFE(atwd1_ainst_atwd_control_astart_readout_areg0 & (!atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_aSelect_75_a5 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_control_astart_readout_areg0 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_aSelect_75_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astart_readout_areg0,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_75_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a9);

atwd1_ainst_atwd_readout_areduce_or_160_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a29 = !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a13,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a29);

atwd1_ainst_atwd_readout_areduce_or_160_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160 = atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_areduce_or_160_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160);

atwd1_ainst_atwd_readout_aadd_40_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a23 = atwd1_ainst_atwd_readout_areadout_cnt_a23_a $ atwd1_ainst_atwd_readout_aadd_40_a22COUT
-- atwd1_ainst_atwd_readout_aadd_40_a23COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a22COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a23,
	cout => atwd1_ainst_atwd_readout_aadd_40_a23COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a23_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a23) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a23_a);

atwd1_ainst_atwd_readout_aadd_40_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a24 = atwd1_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd1_ainst_atwd_readout_aadd_40_a23COUT
-- atwd1_ainst_atwd_readout_aadd_40_a24COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_aadd_40_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a24,
	cout => atwd1_ainst_atwd_readout_aadd_40_a24COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a24) # !atwd1_ainst_atwd_readout_areadout_cnt_a24_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a24,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a24_a);

atwd1_ainst_atwd_readout_aadd_40_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a25 = atwd1_ainst_atwd_readout_areadout_cnt_a25_a $ atwd1_ainst_atwd_readout_aadd_40_a24COUT
-- atwd1_ainst_atwd_readout_aadd_40_a25COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a24COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a25,
	cout => atwd1_ainst_atwd_readout_aadd_40_a25COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a25_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a25) # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a25,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a25_a);

atwd1_ainst_atwd_readout_aadd_40_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a26 = atwd1_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd1_ainst_atwd_readout_aadd_40_a25COUT
-- atwd1_ainst_atwd_readout_aadd_40_a26COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_aadd_40_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a26,
	cout => atwd1_ainst_atwd_readout_aadd_40_a26COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a26_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a26) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a26_a);

atwd1_ainst_atwd_readout_aadd_40_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a27 = atwd1_ainst_atwd_readout_areadout_cnt_a27_a $ atwd1_ainst_atwd_readout_aadd_40_a26COUT
-- atwd1_ainst_atwd_readout_aadd_40_a27COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a26COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a27,
	cout => atwd1_ainst_atwd_readout_aadd_40_a27COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a27_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a27) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a27_a);

atwd1_ainst_atwd_readout_aadd_40_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a28 = atwd1_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd1_ainst_atwd_readout_aadd_40_a27COUT
-- atwd1_ainst_atwd_readout_aadd_40_a28COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a28_a & !atwd1_ainst_atwd_readout_aadd_40_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a28,
	cout => atwd1_ainst_atwd_readout_aadd_40_a28COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a28_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a28) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a28_a);

atwd1_ainst_atwd_readout_aadd_40_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a29 = atwd1_ainst_atwd_readout_areadout_cnt_a29_a $ atwd1_ainst_atwd_readout_aadd_40_a28COUT
-- atwd1_ainst_atwd_readout_aadd_40_a29COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a28COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a29,
	cout => atwd1_ainst_atwd_readout_aadd_40_a29COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a29_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a29) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a29_a);

atwd1_ainst_atwd_readout_aadd_40_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a30 = atwd1_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd1_ainst_atwd_readout_aadd_40_a29COUT
-- atwd1_ainst_atwd_readout_aadd_40_a30COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_aadd_40_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a30,
	cout => atwd1_ainst_atwd_readout_aadd_40_a30COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a30_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a30) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a30_a);

atwd1_ainst_atwd_readout_aadd_40_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a31 = atwd1_ainst_atwd_readout_aadd_40_a30COUT $ atwd1_ainst_atwd_readout_areadout_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a31);

atwd1_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a31 # atwd1_ainst_atwd_readout_areadout_cnt_a31_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a31_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a31_a);

atwd1_ainst_atwd_readout_aSelect_81_a44_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a44 = !atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_areadout_cnt_a29_a & !atwd1_ainst_atwd_readout_areadout_cnt_a31_a & !atwd1_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a44);

atwd1_ainst_atwd_readout_aSelect_81_a249_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a249 = (!atwd1_ainst_atwd_readout_areadout_cnt_a25_a & !atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_areadout_cnt_a27_a & !atwd1_ainst_atwd_readout_areadout_cnt_a24_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a249);

atwd1_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a12 = DFFE((atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a253), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a253,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a12);

atwd1_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_arst_divide = DFFE(atwd1_ainst_atwd_readout_arst_divide & (atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_aSelect_87_a21) # !atwd1_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a12,
	datab => atwd1_ainst_atwd_readout_arst_divide,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_arst_divide);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!atwd1_ainst_atwd_readout_arst_divide & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a $ atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a);

atwd1_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a10 = DFFE(atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd1_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a10);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 = atwd1_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0);

atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD1_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD1_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(2),
	combout => ATWD1_D_a2_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD1_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD1_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(3),
	combout => ATWD1_D_a3_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD1_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD1_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(4),
	combout => ATWD1_D_a4_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD1_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

ATWD1_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(9),
	combout => ATWD1_D_a9_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD1_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD1_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(8),
	combout => ATWD1_D_a8_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD1_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD1_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(7),
	combout => ATWD1_D_a7_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD1_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD1_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(6),
	combout => ATWD1_D_a6_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD1_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a6_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a6_a);

ATWD1_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(5),
	combout => ATWD1_D_a5_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD1_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a4_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datac => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a4_a);

atwd1_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a1_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a1_a);

ATWD1_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(0),
	combout => ATWD1_D_a0_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD1_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

slaveregister_inst_ai_a5360_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a5360 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31632

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31632,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a5360);

atwd1_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a0_a_a2 = slaveregister_inst_ai_a5360 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a5360 & (atwd1_ainst_gray2bin_abin_sig_a1_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F066",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a1_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datad => slaveregister_inst_ai_a5360,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a0_a_a2);

atwd1_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_adata_valid_areg0 & (atwd1_ainst_atwd_readout_astate_a10 # !atwd1_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FABA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	datac => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adata_valid_areg0);

rtl_a3_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3 = atwd1_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a31632 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31627

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31632,
	datab => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31627,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3);

atwd1_ainst_atwd_control_areduce_or_231_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a0 = !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a0);

atwd1_ainst_atwd_control_areduce_or_231_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a3 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a3);

atwd1_ainst_atwd_control_areduce_or_231_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a8 = atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_areduce_or_231_a3 # !atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_216_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_216_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_231_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a8);

atwd1_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_abusy_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_control_areduce_or_231_a8 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDDD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_abusy_areg0);

atwd1_ainst_atwd_readout_aadd_41_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a0 = !atwd1_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_41_a0COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a0,
	cout => atwd1_ainst_atwd_readout_aadd_41_a0COUT);

atwd1_ainst_atwd_readout_aSelect_177_a113_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_177_a113 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a0 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a0 # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_41_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_177_a113);

atwd1_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a113 # atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_160 # !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd1_ainst_atwd_readout_aSelect_177_a113,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a);

slaveregister_inst_ai_a31630_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31630 = !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a31627 & ahb_slave_inst_areg_enable_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a15_a_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31630);

atwd1_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a0_a_a2);

atwd1_ainst_atwd_readout_aadd_41_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a1 = atwd1_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_41_a0COUT
-- atwd1_ainst_atwd_readout_aadd_41_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a0COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a1,
	cout => atwd1_ainst_atwd_readout_aadd_41_a1COUT);

atwd1_ainst_atwd_readout_aSelect_175_a112_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_175_a112 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a1 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a1 # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD05",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_aadd_41_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_175_a112);

atwd1_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aSelect_175_a112 # atwd1_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_160 # !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_aSelect_175_a112,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd1_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a1_a_a5 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a) # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a31630,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a1_a_a5);

atwd1_ainst_atwd_readout_aSelect_173_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_173_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_173_a12);

atwd1_ainst_atwd_readout_aSelect_177_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_177_a4 = !atwd1_ainst_atwd_readout_astate_a8 & !atwd1_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_177_a4);

atwd1_ainst_atwd_readout_aadd_41_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a2 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_41_a1COUT
-- atwd1_ainst_atwd_readout_aadd_41_a2COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_41_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a2,
	cout => atwd1_ainst_atwd_readout_aadd_41_a2COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_aSelect_173_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_173_a12,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd1_ainst_atwd_readout_aadd_41_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd1_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a2_a_a8);

atwd1_ainst_atwd_readout_aSelect_171_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_171_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_171_a12);

atwd1_ainst_atwd_readout_aadd_41_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a3 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_41_a2COUT
-- atwd1_ainst_atwd_readout_aadd_41_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a2COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a3,
	cout => atwd1_ainst_atwd_readout_aadd_41_a3COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_aSelect_171_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_171_a12,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd1_ainst_atwd_readout_aadd_41_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd1_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a5_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a3_a_a11);

atwd1_ainst_atwd_readout_aadd_41_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a4 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_41_a3COUT
-- atwd1_ainst_atwd_readout_aadd_41_a4COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_41_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a4,
	cout => atwd1_ainst_atwd_readout_aadd_41_a4COUT);

atwd1_ainst_atwd_readout_aSelect_169_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_169_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_169_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_169_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_41_a4,
	datad => atwd1_ainst_atwd_readout_aSelect_169_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd1_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a4_a_a14);

atwd1_ainst_atwd_readout_aadd_41_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a5 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_41_a4COUT
-- atwd1_ainst_atwd_readout_aadd_41_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a4COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a5,
	cout => atwd1_ainst_atwd_readout_aadd_41_a5COUT);

atwd1_ainst_atwd_readout_aSelect_167_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_167_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_167_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_167_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_41_a5,
	datad => atwd1_ainst_atwd_readout_aSelect_167_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd1_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a5_a_a17);

atwd1_ainst_atwd_readout_aSelect_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_165_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_165_a12);

atwd1_ainst_atwd_readout_aadd_41_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a6 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_41_a5COUT
-- atwd1_ainst_atwd_readout_aadd_41_a6COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_41_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a6,
	cout => atwd1_ainst_atwd_readout_aadd_41_a6COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_aSelect_165_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_aSelect_165_a12,
	datac => atwd1_ainst_atwd_readout_aadd_41_a6,
	datad => atwd1_ainst_atwd_readout_aSelect_177_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd1_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a6_a_a20);

atwd1_ainst_atwd_readout_aadd_41_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a7 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_41_a6COUT
-- atwd1_ainst_atwd_readout_aadd_41_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a6COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a7,
	cout => atwd1_ainst_atwd_readout_aadd_41_a7COUT);

atwd1_ainst_atwd_readout_aSelect_163_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_163_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_163_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_163_a12 # atwd1_ainst_atwd_readout_aadd_41_a7 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_41_a7,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd1_ainst_atwd_readout_aSelect_163_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd1_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => slaveregister_inst_ai_a31630,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a7_a_a23);

atwd1_ainst_atwd_readout_aadd_41_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a8 = atwd1_ainst_atwd_readout_aaddr_cnt_a8_a $ !atwd1_ainst_atwd_readout_aadd_41_a7COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a8);

atwd1_ainst_atwd_readout_aSelect_161_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_161_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_161_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_161_a12 # atwd1_ainst_atwd_readout_aadd_41_a8 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_41_a8,
	datab => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_161_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd1_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a8_a_a26 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a10_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a) # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => slaveregister_inst_ai_a31630,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a5357_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a5357 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31632

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31632,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a5357);

ATWD0_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(0),
	combout => ATWD0_D_a0_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 = atwd0_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD0_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

ATWD0_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(5),
	combout => ATWD0_D_a5_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD0_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD0_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(9),
	combout => ATWD0_D_a9_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD0_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD0_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(6),
	combout => ATWD0_D_a6_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD0_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD0_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(8),
	combout => ATWD0_D_a8_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD0_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD0_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(7),
	combout => ATWD0_D_a7_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD0_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a6_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a6_a);

ATWD0_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(4),
	combout => ATWD0_D_a4_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD0_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a4_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a4_a);

ATWD0_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(3),
	combout => ATWD0_D_a3_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD0_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD0_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(1),
	combout => ATWD0_D_a1_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD0_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD0_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(2),
	combout => ATWD0_D_a2_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD0_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a1_a = atwd0_ainst_gray2bin_abin_sig_a4_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a1_a);

atwd0_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a0_a_a2 = slaveregister_inst_ai_a5357 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a5357 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B1E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a5357,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a0_a_a2);

atwd0_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_adata_valid_areg0 & (atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adata_valid_areg0);

rtl_a2_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2 = atwd0_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a31627 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31632

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31632,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2);

atwd0_ainst_atwd_readout_aadd_41_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a0 = !atwd0_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_41_a0COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a0,
	cout => atwd0_ainst_atwd_readout_aadd_41_a0COUT);

atwd0_ainst_atwd_readout_aSelect_177_a113_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_177_a113 = atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a0 # !atwd0_ainst_atwd_control_abusy_areg0 & (atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a0 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_abusy_areg0,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_41_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_177_a113);

atwd0_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a113 # atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_160 # !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a113,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd0_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a0_a_a2 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a0_a_a2);

atwd0_ainst_atwd_readout_aadd_41_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a1 = atwd0_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_41_a0COUT
-- atwd0_ainst_atwd_readout_aadd_41_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a0COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a1,
	cout => atwd0_ainst_atwd_readout_aadd_41_a1COUT);

atwd0_ainst_atwd_readout_aSelect_175_a112_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_175_a112 = atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_readout_aadd_41_a1 & atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_control_abusy_areg0 & (atwd0_ainst_atwd_readout_aadd_41_a1 & atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_abusy_areg0,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aadd_41_a1,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_175_a112);

atwd0_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aSelect_175_a112 # atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_160 # !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datad => atwd0_ainst_atwd_readout_aSelect_175_a112,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd0_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a1_a_a5);

atwd0_ainst_atwd_readout_aSelect_177_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_177_a4 = !atwd0_ainst_atwd_control_abusy_areg0 & !atwd0_ainst_atwd_readout_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_177_a4);

atwd0_ainst_atwd_readout_aadd_41_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a2 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_41_a1COUT
-- atwd0_ainst_atwd_readout_aadd_41_a2COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_41_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a2,
	cout => atwd0_ainst_atwd_readout_aadd_41_a2COUT);

atwd0_ainst_atwd_readout_aSelect_173_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_173_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_173_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_173_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_41_a2,
	datad => atwd0_ainst_atwd_readout_aSelect_173_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd0_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a2_a_a8);

atwd0_ainst_atwd_readout_aadd_41_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a3 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_41_a2COUT
-- atwd0_ainst_atwd_readout_aadd_41_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a2COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a3,
	cout => atwd0_ainst_atwd_readout_aadd_41_a3COUT);

atwd0_ainst_atwd_readout_aSelect_171_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_171_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_171_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_171_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_41_a3,
	datad => atwd0_ainst_atwd_readout_aSelect_171_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd0_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a3_a_a11);

atwd0_ainst_atwd_readout_aSelect_169_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_169_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_169_a12);

atwd0_ainst_atwd_readout_aadd_41_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a4 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_41_a3COUT
-- atwd0_ainst_atwd_readout_aadd_41_a4COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_41_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a4,
	cout => atwd0_ainst_atwd_readout_aadd_41_a4COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aSelect_169_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aadd_41_a4 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_169_a12,
	datab => atwd0_ainst_atwd_readout_aadd_41_a4,
	datac => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd0_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a4_a_a14);

atwd0_ainst_atwd_readout_aSelect_167_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_167_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_167_a12);

atwd0_ainst_atwd_readout_aadd_41_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a5 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_41_a4COUT
-- atwd0_ainst_atwd_readout_aadd_41_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a4COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a5,
	cout => atwd0_ainst_atwd_readout_aadd_41_a5COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aSelect_167_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aadd_41_a5 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_167_a12,
	datab => atwd0_ainst_atwd_readout_aadd_41_a5,
	datac => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd0_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a5_a_a17);

atwd0_ainst_atwd_readout_aSelect_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_165_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_165_a12);

atwd0_ainst_atwd_readout_aadd_41_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a6 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_41_a5COUT
-- atwd0_ainst_atwd_readout_aadd_41_a6COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_41_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a6,
	cout => atwd0_ainst_atwd_readout_aadd_41_a6COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_165_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aSelect_165_a12,
	datad => atwd0_ainst_atwd_readout_aadd_41_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd0_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a31630,
	datac => ahb_slave_inst_areg_address_a8_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a6_a_a20);

atwd0_ainst_atwd_readout_aSelect_163_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_163_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_163_a12);

atwd0_ainst_atwd_readout_aadd_41_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a7 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_41_a6COUT
-- atwd0_ainst_atwd_readout_aadd_41_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a6COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a7,
	cout => atwd0_ainst_atwd_readout_aadd_41_a7COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_aSelect_163_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aadd_41_a7 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_163_a12,
	datab => atwd0_ainst_atwd_readout_aadd_41_a7,
	datac => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd0_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0) # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => ahb_slave_inst_areg_address_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a7_a_a23);

atwd0_ainst_atwd_readout_aSelect_161_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_161_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_161_a12);

atwd0_ainst_atwd_readout_aadd_41_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a8 = atwd0_ainst_atwd_readout_aaddr_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_41_a7COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a8);

atwd0_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_161_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aSelect_161_a12,
	datad => atwd0_ainst_atwd_readout_aadd_41_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd0_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => slaveregister_inst_ai_a31630,
	datad => ahb_slave_inst_areg_address_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a7870_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7870 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7870);

slaveregister_inst_ai_a31712_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31712 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a7870)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => slaveregister_inst_ai_a7870,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31712);

slaveregister_inst_ai_a7340_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7340 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31712 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1426_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1426_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31712,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7340);

slaveregister_inst_areg_rdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a0_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7341 # slaveregister_inst_ai_a7340) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7179, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7341,
	datab => slaveregister_inst_ai_a7179,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7340,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a0_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 1,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a);

slaveregister_inst_ai_a1844_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1844 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1844);

slaveregister_inst_ai_a7189_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7189 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a1844) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a3,
	datab => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_ai_a1844,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7189);

slaveregister_inst_ai_a7348_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7348 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_ai_a31631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7348);

COM_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(1),
	combout => COM_AD_D_a1_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a1_a = DFFE(COM_AD_D_a1_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a1_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a1_a);

inst_com_ADC_RC_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31744,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a1_a_a5);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a1841_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1841 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1841);

slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a1841) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1844

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_ai_a1844,
	datad => slaveregister_inst_ai_a1841,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a879_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a879 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a879);

slaveregister_inst_acom_ctrl_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a1_a);

slaveregister_inst_ai_a1817_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1817 = slaveregister_inst_areg_rdata_a1_a_areg0 & (slaveregister_inst_acom_ctrl_local_a1_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_acom_ctrl_local_a1_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a1_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1817);

slaveregister_inst_aMux_1093_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a879) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1817

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a879,
	datad => slaveregister_inst_ai_a1817,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1093_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1093_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1093_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_1_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a1_a);

slaveregister_inst_ai_a1805_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1805 = slaveregister_inst_areg_rdata_a1_a_areg0 & (slaveregister_inst_acommand_1_local_a1_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_acommand_1_local_a1_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a1_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1805);

slaveregister_inst_ai_a1808_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1808 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1808);

slaveregister_inst_aMux_1093_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a1805 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1808

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1805,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a1808,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1093_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1093_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1093_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_0_a8);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1796_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1796 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1796);

slaveregister_inst_acommand_3_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a1_a);

slaveregister_inst_ai_a1793_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1793 = slaveregister_inst_acommand_3_local_a1_a & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a1_a & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a1_a,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1793);

slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1793) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1796

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a1796,
	datad => slaveregister_inst_ai_a1793,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1790_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1790 = inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1790);

slaveregister_inst_aMux_1093_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a879 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a1790 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1093_rtl_1_rtl_2_a0,
	datab => slaveregister_inst_ai_a1790,
	datac => slaveregister_inst_ai_a879,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1093_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1093_rtl_1_rtl_0_a8 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1093_rtl_1_rtl_0_a8,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1093_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1784_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1784 = inst_hit_counter_aoneSPEcnt_a1_a_areg0 & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a1_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a1_a_areg0,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1784);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1781_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1781 = inst_hit_counter_amultiSPEcnt_a1_a_areg0 & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a1_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a1_a_areg0,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1781);

slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1781) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1784 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1784,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1781,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_2_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a1_a);

slaveregister_inst_ai_a1778_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1778 = slaveregister_inst_areg_rdata_a1_a_areg0 & (slaveregister_inst_acommand_2_local_a1_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_acommand_2_local_a1_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1778);

slaveregister_inst_aMux_1093_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a879 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1778

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a879,
	datab => slaveregister_inst_aMux_1093_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1778,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1093_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1093_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1093_rtl_1_rtl_3_a8,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1093_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_1093_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT);

slaveregister_inst_ai_a1823_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1823 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1823);

slaveregister_inst_ai_a1829_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1829 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1829);

slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a879) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1829

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a879,
	datad => slaveregister_inst_ai_a1829,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a879 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1823

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a879,
	datac => slaveregister_inst_ai_a1823,
	datad => slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a1);

rtl_a2274_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2274 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a200,
	datad => slaveregister_inst_aMux_1093_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2274);

rtl_a1910_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1910 = slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1 & (rtl_a2274 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2274

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_1093_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2274,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1910);

FLASH_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(1),
	combout => FLASH_AD_D_a1_a_acombout);

inst_flash_ADC_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a1_a_a5 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a1_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a1_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => FLASH_AD_D_a1_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a1_a_a5);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a1847_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1847 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1847);

slaveregister_inst_aMux_1425_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1425_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1847 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1910

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1425_rtl_1_rtl_1_a0,
	datac => rtl_a1910,
	datad => slaveregister_inst_ai_a1847,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1425_rtl_1_rtl_1_a1);

atwd1_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a31630 & atwd1_ainst_gray2bin_abin_sig_a1_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a31630,
	datac => atwd1_ainst_gray2bin_abin_sig_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a1_a_a5);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

atwd0_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a31630 & atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a1_a_a5);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a8128_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8128 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8128);

slaveregister_inst_ai_a31714_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31714 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a31627,
	datad => slaveregister_inst_ai_a8128,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31714);

slaveregister_inst_ai_a7347_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7347 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31714 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1425_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1425_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31714,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7347);

slaveregister_inst_areg_rdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a1_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7348 # slaveregister_inst_ai_a7347) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7189, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7189,
	datab => slaveregister_inst_ai_a7348,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7347,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a1_a_areg0);

slaveregister_inst_ai_a7355_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7355 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7355);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 2,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a);

slaveregister_inst_ai_a1931_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1931 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1931);

slaveregister_inst_ai_a7199_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7199 = ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & (slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_ai_a1931 # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => slaveregister_inst_ai_a1931,
	datad => slaveregister_inst_areduce_nor_4_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7199);

COM_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(2),
	combout => COM_AD_D_a2_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a2_a = DFFE(COM_AD_D_a2_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a2_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a2_a);

inst_com_ADC_RC_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a2_a_a8 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a2_a_a8);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a1928_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1928 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1928);

slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a1928) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a1931 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1931,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a1928,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0);

FLASH_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(2),
	combout => FLASH_AD_D_a2_a_acombout);

inst_flash_ADC_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a2_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a2_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a2_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31744,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a2_a_a8);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a1934_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1934 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1934);

slaveregister_inst_acommand_0_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a2_a);

slaveregister_inst_ai_a1895_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1895 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1895);

slaveregister_inst_ai_a878_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a878 = slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a878);

slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a878) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1895 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1895,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a878,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a2_a);

slaveregister_inst_ai_a1889_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1889 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1889);

slaveregister_inst_aMux_1092_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a878 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a1889 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1092_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a1889,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a878,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_0_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1883_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1883 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1883);

slaveregister_inst_acommand_2_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a2_a);

slaveregister_inst_ai_a1880_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1880 = slaveregister_inst_acommand_2_local_a2_a & (slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a2_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a2_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1880);

slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1880) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1883

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1883,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1880,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1877_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1877 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a2_a_areg0) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1877);

slaveregister_inst_aMux_1092_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a878 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1877

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_1092_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a878,
	datad => slaveregister_inst_ai_a1877,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1092_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1092_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1092_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1092_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1868_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1868 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1868);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1871_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1871 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1871);

slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a1868 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1871

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1868,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1871,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a2_a);

slaveregister_inst_ai_a1865_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1865 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1865);

slaveregister_inst_aMux_1092_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a878 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a1865 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1092_rtl_1_rtl_2_a0,
	datab => slaveregister_inst_ai_a1865,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a878,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a2_a);

slaveregister_inst_aMux_1092_rtl_1_rtl_3_a10_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_3_a10 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a2_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a2_a,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_3_a10);

slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1092_rtl_1_rtl_3_a10 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1092_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1092_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1092_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1092_rtl_1_rtl_3_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a1916_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1916 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1916);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT);

slaveregister_inst_ai_a1913_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1913 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1913);

slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1913) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1916

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a1916,
	datad => slaveregister_inst_ai_a1913,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a8);

rtl_a2283_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2283 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a200,
	datad => slaveregister_inst_aMux_1092_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2283);

rtl_a1922_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1922 = slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1 & (rtl_a2283 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2283

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1092_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2283,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1922);

slaveregister_inst_aMux_1424_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1424_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1934 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0 & rtl_a1922 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1424_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a1934,
	datac => rtl_a1922,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1424_rtl_1_rtl_1_a1);

atwd1_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a3_a = atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a3_a);

atwd1_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a2_a_a8 = slaveregister_inst_ai_a5360 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a5360 & (atwd1_ainst_gray2bin_abin_sig_a3_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D1E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a3_a,
	datab => slaveregister_inst_ai_a5360,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a2_a_a8);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

atwd0_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a3_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a3_a);

atwd0_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a2_a_a8 = slaveregister_inst_ai_a5357 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a5357 & (atwd0_ainst_gray2bin_abin_sig_a3_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F606",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => slaveregister_inst_ai_a5357,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a2_a_a8);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a8386_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8386 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8386);

slaveregister_inst_ai_a31716_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31716 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8386)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a31627,
	datad => slaveregister_inst_ai_a8386,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31716);

slaveregister_inst_ai_a7354_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7354 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31716 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1424_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1424_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31716,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7354);

slaveregister_inst_areg_rdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a2_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7355 # slaveregister_inst_ai_a7354) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7199, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7355,
	datab => slaveregister_inst_ai_a7199,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7354,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a2_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 3,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a);

slaveregister_inst_ai_a2018_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2018 = slaveregister_inst_areg_rdata_a3_a_areg0 & (slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a3_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2018);

slaveregister_inst_ai_a7209_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7209 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2018) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a3,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a2018,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7209);

slaveregister_inst_ai_a7362_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7362 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => slaveregister_inst_ai_a31631,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7362);

atwd1_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a3_a_a11 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a3_a) # !slaveregister_inst_ai_a31630 & atwd1_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datab => slaveregister_inst_ai_a31630,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a3_a_a11);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

atwd0_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a3_a_a11 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a) # !slaveregister_inst_ai_a31630 & atwd0_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a3_a_a11);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a8644_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8644 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8644);

slaveregister_inst_ai_a31718_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31718 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8644)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a8644,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31718);

FLASH_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(3),
	combout => FLASH_AD_D_a3_a_acombout);

inst_flash_ADC_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a3_a_a11 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a3_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a3_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => FLASH_AD_D_a3_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a3_a_a11);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a2021_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2021 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2021);

COM_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(3),
	combout => COM_AD_D_a3_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a3_a = DFFE(COM_AD_D_a3_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a3_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a3_a);

inst_com_ADC_RC_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a3_a_a11 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a3_a_a11);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a2015_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2015 = slaveregister_inst_areg_rdata_a3_a_areg0 & (inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a3_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2015);

slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2015 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2018

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a2015,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2018,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_0_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a3_a);

slaveregister_inst_ai_a1982_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1982 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a3_a,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1982);

slaveregister_inst_acommand_1_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a3_a);

slaveregister_inst_ai_a1979_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1979 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1979);

slaveregister_inst_aMux_1091_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1979) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1982

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1982,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1979,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1091_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1091_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1091_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_0_a8);

slaveregister_inst_ai_a877_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a877 = slaveregister_inst_areg_rdata_a3_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a877);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1964_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1964 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1964);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1970_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1970 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1970);

slaveregister_inst_acommand_3_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a3_a);

slaveregister_inst_ai_a1967_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1967 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1967);

slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1967) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1970

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1970,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1967,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_1091_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a877 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1964

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a877,
	datac => slaveregister_inst_ai_a1964,
	datad => slaveregister_inst_aMux_1091_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1091_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1091_rtl_1_rtl_0_a8 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1091_rtl_1_rtl_0_a8,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1091_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_2_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a3_a);

slaveregister_inst_ai_a1952_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1952 = slaveregister_inst_acommand_2_local_a3_a & (slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a3_a & slaveregister_inst_areg_rdata_a3_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a3_a,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1952);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1955_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1955 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1955);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1958_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1958 = inst_hit_counter_aoneSPEcnt_a3_a_areg0 & (slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a3_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1958);

slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1955) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1958

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a1955,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1958,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1091_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a877 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a1952 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a877,
	datab => slaveregister_inst_ai_a1952,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1091_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_1_a1);

slaveregister_inst_acom_ctrl_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a3_a);

slaveregister_inst_ai_a1991_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1991 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a3_a,
	datad => slaveregister_inst_areg_rdata_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1991);

slaveregister_inst_aMux_1091_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a877 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1991

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a877,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1991,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1091_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1091_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1091_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1091_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1091_rtl_1_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1091_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_1091_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1091_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT);

slaveregister_inst_ai_a1997_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1997 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1997);

slaveregister_inst_ai_a2003_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2003 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2003);

slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a877) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2003

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a877,
	datad => slaveregister_inst_ai_a2003,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a877 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1997

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a877,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a1997,
	datad => slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a1);

rtl_a2292_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2292 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_areg_rdata_a3_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a200,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1091_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2292);

rtl_a1934_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1934 = slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1 & (rtl_a2292 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2292

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1091_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2292,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1934);

slaveregister_inst_aMux_1423_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1423_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2021 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1934

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a2021,
	datac => slaveregister_inst_aMux_1423_rtl_1_rtl_1_a0,
	datad => rtl_a1934,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1423_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7361_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7361 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31718 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1423_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => slaveregister_inst_ai_a31718,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_1423_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7361);

slaveregister_inst_areg_rdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a3_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7362 # slaveregister_inst_ai_a7361) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7209, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7209,
	datab => slaveregister_inst_ai_a7362,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7361,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a3_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 4,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a);

slaveregister_inst_ai_a2105_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2105 = slaveregister_inst_areg_rdata_a4_a_areg0 & (slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2105);

slaveregister_inst_ai_a7219_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7219 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2105) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a3,
	datab => slaveregister_inst_ai_a2105,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7219);

slaveregister_inst_ai_a7369_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7369 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => slaveregister_inst_ai_a31631,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7369);

COM_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(4),
	combout => COM_AD_D_a4_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a4_a = DFFE(COM_AD_D_a4_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a4_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a4_a);

inst_com_ADC_RC_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a4_a_a14 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a4_a_a14);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a2102_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2102 = slaveregister_inst_areg_rdata_a4_a_areg0 & (inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a4_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2102);

slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2102 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2105

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a2102,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2105,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a2042_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2042 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2042);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a2045_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2045 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2045);

slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a2042 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2045 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2042,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2045,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a4_a);

slaveregister_inst_ai_a2039_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2039 = slaveregister_inst_acommand_3_local_a4_a & (slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a4_a & slaveregister_inst_areg_rdata_a4_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_3_local_a4_a,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2039);

slaveregister_inst_ai_a876_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a876 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a876);

slaveregister_inst_aMux_1090_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a876 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2039 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1090_rtl_1_rtl_2_a0,
	datab => slaveregister_inst_ai_a2039,
	datac => slaveregister_inst_ai_a876,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_2_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a2057_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2057 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2057);

slaveregister_inst_acommand_2_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a4_a);

slaveregister_inst_ai_a2054_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2054 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2054);

slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2054) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2057 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2057,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2054,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a2051_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2051 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a4_a_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2051);

slaveregister_inst_aMux_1090_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a876 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2051

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_1090_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a876,
	datad => slaveregister_inst_ai_a2051,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a2063_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2063 = slaveregister_inst_acommand_1_local_a4_a & (slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a4_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a4_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2063);

slaveregister_inst_acommand_0_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a4_a);

slaveregister_inst_ai_a2069_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2069 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a4_a) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2069);

slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a876) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2069

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a876,
	datad => slaveregister_inst_ai_a2069,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1090_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a876 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2063

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a876,
	datac => slaveregister_inst_ai_a2063,
	datad => slaveregister_inst_aMux_1090_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_1090_rtl_1_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1090_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1090_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1090_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a4_a);

slaveregister_inst_ai_a2078_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2078 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2078);

slaveregister_inst_aMux_1090_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a876 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2078

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a876,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2078,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1090_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1090_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_1090_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1090_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1090_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1090_rtl_1_rtl_2_a1,
	datab => slaveregister_inst_aMux_1090_rtl_1_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1090_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT);

slaveregister_inst_ai_a2087_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2087 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2087);

slaveregister_inst_ai_a2090_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2090 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2090);

slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2087) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2090

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2087,
	datad => slaveregister_inst_ai_a2090,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a8);

rtl_a2301_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2301 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a200,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_aMux_1090_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2301);

rtl_a1946_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1946 = slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1 & (rtl_a2301 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2301

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_1090_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2301,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1946);

FLASH_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(4),
	combout => FLASH_AD_D_a4_a_acombout);

inst_flash_ADC_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a4_a_a14 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a4_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a4_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a4_a_acombout,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a4_a_a14);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a2108_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2108 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2108);

slaveregister_inst_aMux_1422_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1422_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2108 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1946

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1422_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a1946,
	datad => slaveregister_inst_ai_a2108,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1422_rtl_1_rtl_1_a1);

atwd1_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a4_a_a14 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a4_a) # !slaveregister_inst_ai_a31630 & atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => slaveregister_inst_ai_a31630,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a4_a_a14);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

atwd0_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a4_a_a14 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a) # !slaveregister_inst_ai_a31630 & atwd0_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datac => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a4_a_a14);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a8902_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8902 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8902);

slaveregister_inst_ai_a31720_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31720 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8902)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a8902,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31720);

slaveregister_inst_ai_a7368_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7368 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31720 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1422_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31631,
	datac => slaveregister_inst_aMux_1422_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31720,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7368);

slaveregister_inst_areg_rdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a4_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7369 # slaveregister_inst_ai_a7368) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7219, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7219,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a7369,
	datad => slaveregister_inst_ai_a7368,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a4_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 5,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a);

slaveregister_inst_ai_a2192_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2192 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2192);

slaveregister_inst_ai_a7229_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7229 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2192) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a3,
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_ai_a2192,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7229);

slaveregister_inst_ai_a7376_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7376 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_ai_a31631,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7376);

atwd0_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a5_a_a17 = slaveregister_inst_ai_a5357 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a5357 & (atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B1E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a5357,
	datab => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a5_a_a17);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

atwd1_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a5_a_a17 = slaveregister_inst_ai_a5360 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a5360 & (atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F606",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => slaveregister_inst_ai_a5360,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a5_a_a17);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a9160_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9160 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9160);

slaveregister_inst_ai_a31722_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31722 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a5_a_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a9160,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31722);

COM_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(5),
	combout => COM_AD_D_a5_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a5_a = DFFE(COM_AD_D_a5_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a5_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a5_a);

inst_com_ADC_RC_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a5_a_a17 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a5_a_a17);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a2189_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2189 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2189);

slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2189) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2192 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2192,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2189,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a2129_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2129 = inst_hit_counter_amultiSPEcnt_a5_a_areg0 & (slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a5_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a5_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2129);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a2132_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2132 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a5_a_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2132);

slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a2129 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2132

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2129,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2132,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_2_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a5_a);

slaveregister_inst_ai_a2126_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2126 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a5_a) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2126);

slaveregister_inst_ai_a875_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a875 = slaveregister_inst_areg_rdata_a5_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a875);

slaveregister_inst_aMux_1089_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a875 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2126 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1089_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2126,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a875,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a5_a);

slaveregister_inst_ai_a2153_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2153 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a5_a) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2153);

slaveregister_inst_acommand_0_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a5_a);

slaveregister_inst_ai_a2156_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2156 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2156);

slaveregister_inst_aMux_1089_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2153 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2156

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2153,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2156,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1089_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1089_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1089_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_0_a8);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a2138_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2138 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2138);

slaveregister_inst_acommand_3_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a5_a);

slaveregister_inst_ai_a2141_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2141 = slaveregister_inst_areg_rdata_a5_a_areg0 & (slaveregister_inst_acommand_3_local_a5_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_acommand_3_local_a5_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a5_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2141);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a2144_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2144 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2144);

slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2141) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2144

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2141,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2144,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_1089_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a875 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2138

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2138,
	datac => slaveregister_inst_ai_a875,
	datad => slaveregister_inst_aMux_1089_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1089_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1089_rtl_1_rtl_0_a8 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1089_rtl_1_rtl_0_a8,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1089_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a5_a);

slaveregister_inst_ai_a2165_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2165 = slaveregister_inst_areg_rdata_a5_a_areg0 & (slaveregister_inst_acom_ctrl_local_a5_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_acom_ctrl_local_a5_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a5_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2165);

slaveregister_inst_aMux_1089_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a875 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2165

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a875,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2165,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1089_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1089_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1089_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1089_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1089_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1089_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_aMux_1089_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_1089_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT);

slaveregister_inst_ai_a2171_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2171 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2171);

slaveregister_inst_ai_a2177_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2177 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2177);

slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a875) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2177

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a875,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2177,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a875 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2171

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a875,
	datac => slaveregister_inst_ai_a2171,
	datad => slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a1);

rtl_a2310_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2310 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_aMux_1089_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2310);

rtl_a1958_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1958 = slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1 & (rtl_a2310 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2310

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1089_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2310,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1958);

FLASH_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(5),
	combout => FLASH_AD_D_a5_a_acombout);

inst_flash_ADC_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a5_a_a17 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a5_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a5_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a5_a_acombout,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a5_a_a17);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a2195_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2195 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2195);

slaveregister_inst_aMux_1421_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1421_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2195 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0 & rtl_a1958 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1421_rtl_1_rtl_1_a0,
	datab => rtl_a1958,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2195,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1421_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7375_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7375 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31722 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1421_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31722,
	datac => slaveregister_inst_ai_a31631,
	datad => slaveregister_inst_aMux_1421_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7375);

slaveregister_inst_areg_rdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a5_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7376 # slaveregister_inst_ai_a7375) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7229, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7229,
	datab => slaveregister_inst_ai_a7376,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7375,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a5_a_areg0);

slaveregister_inst_ai_a7383_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7383 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31631,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_areg_rdata_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7383);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 6,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a);

slaveregister_inst_ai_a2279_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2279 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2279);

slaveregister_inst_ai_a7239_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7239 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2279) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => slaveregister_inst_ai_a2279,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7239);

atwd1_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31630 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a31630 & atwd1_ainst_gray2bin_abin_sig_a6_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31630,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a6_a_a20);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

atwd0_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a6_a_a20 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a) # !slaveregister_inst_ai_a31630 & atwd0_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datad => atwd0_ainst_gray2bin_abin_sig_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a6_a_a20);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a9418_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9418 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9418);

slaveregister_inst_ai_a31724_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31724 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9418)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a9418,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31724);

COM_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(6),
	combout => COM_AD_D_a6_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a6_a = DFFE(COM_AD_D_a6_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a6_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a6_a);

inst_com_ADC_RC_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a6_a_a20 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a6_a_a20);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a2276_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2276 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2276);

slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2276 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2279

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2276,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2279,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0);

FLASH_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(6),
	combout => FLASH_AD_D_a6_a_acombout);

inst_flash_ADC_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a6_a_a20 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a6_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a6_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a6_a_acombout,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a6_a_a20);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a2282_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2282 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2282);

slaveregister_inst_ai_a874_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a874 = slaveregister_inst_areg_rdata_a6_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a874);

slaveregister_inst_acommand_0_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a6_a);

slaveregister_inst_ai_a2243_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2243 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2243);

slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a874 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2243

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a874,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2243,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a6_a);

slaveregister_inst_ai_a2237_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2237 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2237);

slaveregister_inst_aMux_1088_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a874 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2237

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1088_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2237,
	datad => slaveregister_inst_ai_a874,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_0_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2225_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2225 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a6_a_areg0) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2225);

slaveregister_inst_acommand_2_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a6_a);

slaveregister_inst_ai_a2228_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2228 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2228);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2231_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2231 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a6_a_areg0) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2231);

slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2228) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2231

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2228,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2231,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1088_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a874 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2225 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2225,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_1088_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a874,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1088_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1088_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1088_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1088_rtl_1_rtl_1_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_3_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a6_a);

slaveregister_inst_ai_a2213_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2213 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2213);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2219_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2219 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2219);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2216_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2216 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2216);

slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2216) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2219 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2219,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2216,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_1088_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a874 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2213 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2213,
	datab => slaveregister_inst_ai_a874,
	datac => slaveregister_inst_aMux_1088_rtl_1_rtl_2_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a6_a);

slaveregister_inst_ai_a2252_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2252 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2252);

slaveregister_inst_aMux_1088_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a874) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2252 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2252,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a874,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1088_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1088_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1088_rtl_1_rtl_3_a0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1088_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1088_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1088_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1088_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1088_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1088_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a2264_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2264 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2264);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT);

slaveregister_inst_ai_a2261_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2261 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2261);

slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2261) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2264

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2264,
	datad => slaveregister_inst_ai_a2261,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a8);

rtl_a2319_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2319 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_areg_rdata_a6_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1088_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2319);

rtl_a1970_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1970 = ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2319 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1088_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_1088_rtl_1_rtl_4_a1,
	datad => rtl_a2319,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1970);

slaveregister_inst_aMux_1420_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1420_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2282 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1970

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1420_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2282,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1970,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1420_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7382_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7382 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31724 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1420_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => slaveregister_inst_ai_a31724,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_1420_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7382);

slaveregister_inst_areg_rdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a6_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7383 # slaveregister_inst_ai_a7382) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7239, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAD8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a7383,
	datac => slaveregister_inst_ai_a7239,
	datad => slaveregister_inst_ai_a7382,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a6_a_areg0);

slaveregister_inst_ai_a7390_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7390 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a7_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_ai_a31631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7390);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 7,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a);

slaveregister_inst_ai_a2366_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2366 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2366);

slaveregister_inst_ai_a7249_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7249 = ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & (slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_ai_a2366 # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a7_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a7_a_areg0,
	datab => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a3,
	datad => slaveregister_inst_ai_a2366,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7249);

atwd1_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a7_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a7_a);

atwd1_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a7_a_a23 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a7_a) # !slaveregister_inst_ai_a31630 & atwd1_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_gray2bin_abin_sig_a7_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a7_a_a23);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

atwd0_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a7_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a7_a);

atwd0_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a7_a_a23 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a) # !slaveregister_inst_ai_a31630 & atwd0_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => atwd0_ainst_gray2bin_abin_sig_a7_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a7_a_a23);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a9676_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9676 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9676);

slaveregister_inst_ai_a31726_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31726 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9676)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a7_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a31627,
	datad => slaveregister_inst_ai_a9676,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31726);

COM_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(7),
	combout => COM_AD_D_a7_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a7_a = DFFE(COM_AD_D_a7_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a7_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a7_a);

inst_com_ADC_RC_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a7_a_a23 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a7_a_a23);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a2363_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2363 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2363);

slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2363) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a2366,
	datad => slaveregister_inst_ai_a2363,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0);

FLASH_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(7),
	combout => FLASH_AD_D_a7_a_acombout);

inst_flash_ADC_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a7_a_a23 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a7_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a7_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => FLASH_AD_D_a7_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a7_a_a23);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a2369_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2369 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2369);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2312_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2312 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2312);

slaveregister_inst_ai_a873_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a873 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a873);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2318_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2318 = inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 & (slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0,
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2318);

slaveregister_inst_acommand_3_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a7_a);

slaveregister_inst_ai_a2315_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2315 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2315);

slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2315) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2318

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2318,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2315,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_1087_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a873 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2312 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2312,
	datab => slaveregister_inst_ai_a873,
	datac => slaveregister_inst_aMux_1087_rtl_1_rtl_2_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a7_a);

slaveregister_inst_ai_a2327_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2327 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2327);

slaveregister_inst_acommand_0_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a7_a);

slaveregister_inst_ai_a2330_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2330 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a7_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_0_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2330);

slaveregister_inst_aMux_1087_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2327) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2330

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2327,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2330,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1087_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1087_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_aMux_1087_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_0_a8);

slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1087_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1087_rtl_1_rtl_0_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1087_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1087_rtl_1_rtl_0_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a7_a);

slaveregister_inst_ai_a2339_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2339 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2339);

slaveregister_inst_aMux_1087_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a873) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2339

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a873,
	datad => slaveregister_inst_ai_a2339,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1087_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1087_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_1087_rtl_1_rtl_3_a0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_3_a8);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2306_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2306 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a7_a_areg0) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a7_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2306);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2303_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2303 = inst_hit_counter_amultiSPEcnt_a7_a_areg0 & (slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a7_a_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a7_a_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2303);

slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2303) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2306 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2306,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2303,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_2_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a7_a);

slaveregister_inst_ai_a2300_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2300 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2300);

slaveregister_inst_aMux_1087_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a873 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2300 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1087_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a873,
	datac => slaveregister_inst_ai_a2300,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1087_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1087_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1087_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_1087_rtl_1_rtl_3_a8,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1087_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT);

slaveregister_inst_ai_a2345_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2345 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2345);

slaveregister_inst_ai_a2351_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2351 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2351);

slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a873) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2351

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a873,
	datad => slaveregister_inst_ai_a2351,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a873 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2345

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2345,
	datac => slaveregister_inst_ai_a873,
	datad => slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a1);

rtl_a2328_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2328 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a200,
	datad => slaveregister_inst_aMux_1087_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2328);

rtl_a1982_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1982 = slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1 & (rtl_a2328 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2328

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_1087_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2328,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1982);

slaveregister_inst_aMux_1419_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1419_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2369 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1982

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1419_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2369,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1982,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1419_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7389_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7389 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31726 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1419_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31726,
	datac => slaveregister_inst_ai_a31631,
	datad => slaveregister_inst_aMux_1419_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7389);

slaveregister_inst_areg_rdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a7_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7390 # slaveregister_inst_ai_a7389) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7249, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7390,
	datab => slaveregister_inst_ai_a7249,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7389,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a7_a_areg0);

slaveregister_inst_ai_a7397_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7397 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => slaveregister_inst_ai_a31631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7397);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 8,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a);

slaveregister_inst_ai_a2453_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2453 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2453);

slaveregister_inst_ai_a7259_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7259 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2453) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a2453,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7259);

atwd1_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a8_a_a26 = slaveregister_inst_ai_a5360 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a5360 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8BB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datab => slaveregister_inst_ai_a5360,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

atwd0_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a8_a_a26 = slaveregister_inst_ai_a5357 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a5357 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D1E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => slaveregister_inst_ai_a5357,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a9934_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9934 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9934);

slaveregister_inst_ai_a31728_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31728 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9934)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a9934,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31728);

COM_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(8),
	combout => COM_AD_D_a8_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a8_a = DFFE(COM_AD_D_a8_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a8_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a8_a);

inst_com_ADC_RC_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31744,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a8_a_a26);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a2450_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2450 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2450);

slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2450 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2453

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2450,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a2453,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0);

FLASH_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(8),
	combout => FLASH_AD_D_a8_a_acombout);

inst_flash_ADC_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a31744 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a8_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a8_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a8_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31744,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a2456_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2456 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2456);

slaveregister_inst_acom_ctrl_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a8_a);

slaveregister_inst_ai_a2426_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2426 = slaveregister_inst_areg_rdata_a8_a_areg0 & (slaveregister_inst_acom_ctrl_local_a8_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & slaveregister_inst_acom_ctrl_local_a8_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a8_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2426);

slaveregister_inst_ai_a872_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a872 = slaveregister_inst_areg_rdata_a8_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a872);

slaveregister_inst_aMux_1086_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a872) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2426 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2426,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a872,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1086_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1086_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => slaveregister_inst_aMux_1086_rtl_1_rtl_3_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_3_a8);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2393_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2393 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2393);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2390_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2390 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2390);

slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2390) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2393 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2393,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2390,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a8_a);

slaveregister_inst_ai_a2387_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2387 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2387);

slaveregister_inst_aMux_1086_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a872 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2387

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_1086_rtl_1_rtl_2_a0,
	datac => slaveregister_inst_ai_a2387,
	datad => slaveregister_inst_ai_a872,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_2_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a8_a);

slaveregister_inst_ai_a2402_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2402 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2402);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2405_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2405 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a8_a_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2405);

slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2402 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2405 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2402,
	datab => slaveregister_inst_ai_a2405,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2399_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2399 = slaveregister_inst_areg_rdata_a8_a_areg0 & (inst_hit_counter_amultiSPEcnt_a8_a_areg0 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & inst_hit_counter_amultiSPEcnt_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2399);

COINC_DOWN_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_A,
	combout => COINC_DOWN_A_acombout);

slaveregister_inst_ai_a2408_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2408 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_DOWN_A_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => COINC_DOWN_A_acombout,
	datad => slaveregister_inst_areg_rdata_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2408);

slaveregister_inst_aMux_1086_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2408 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2399 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1086_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2399,
	datac => slaveregister_inst_ai_a2408,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a8_a);

slaveregister_inst_ai_a2411_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2411 = slaveregister_inst_areg_rdata_a8_a_areg0 & (slaveregister_inst_acommand_1_local_a8_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & slaveregister_inst_acommand_1_local_a8_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a8_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2411);

slaveregister_inst_acommand_0_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a8_a);

slaveregister_inst_ai_a2417_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2417 = slaveregister_inst_areg_rdata_a8_a_areg0 & (slaveregister_inst_acommand_0_local_a8_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & slaveregister_inst_acommand_0_local_a8_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2417);

slaveregister_inst_acommand_0_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a9_a);

atwd1_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_acommand_0_local_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_old);

atwd1_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd1_ainst_atwd_trigger_aenable_disc_sig & (slaveregister_inst_acommand_0_local_a9_a & !atwd1_ainst_atwd_trigger_aenable_disc_old # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig) # !atwd1_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_acommand_0_local_a9_a & !atwd1_ainst_atwd_trigger_aenable_disc_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0ACE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_trigger_aenable_disc_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_sig);

atwd1_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd1_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a8_a # slaveregister_inst_acommand_0_local_a9_a & !atwd1_ainst_atwd_trigger_aenable_disc_sig), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5504",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datad => slaveregister_inst_acommand_0_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_ai_a2414_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2414 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # atwd1_ainst_atwd_trigger_adone_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & atwd1_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => atwd1_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2414);

slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2414) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2417 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2417,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2414,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1086_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a872 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2411 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a872,
	datab => slaveregister_inst_ai_a2411,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1086_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_1086_rtl_1_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1086_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1086_rtl_1_rtl_1_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1086_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1086_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1086_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1086_rtl_1_rtl_3_a8,
	datac => slaveregister_inst_aMux_1086_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1086_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a2438_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2438 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2438);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT);

slaveregister_inst_ai_a2435_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2435 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2435);

slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2435) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2438

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2438,
	datad => slaveregister_inst_ai_a2435,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a8);

rtl_a2337_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2337 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_areg_rdata_a8_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1086_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2337);

rtl_a1994_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1994 = slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1 & (rtl_a2337 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1 & rtl_a2337 & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1086_rtl_1_rtl_4_a1,
	datab => rtl_a2337,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1994);

slaveregister_inst_aMux_1418_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1418_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2456 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1994

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1418_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2456,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1994,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1418_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7396_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7396 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31728 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1418_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31728,
	datab => slaveregister_inst_ai_a31631,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_1418_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7396);

slaveregister_inst_areg_rdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a8_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7397 # slaveregister_inst_ai_a7396) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7259, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7397,
	datab => slaveregister_inst_ai_a7259,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7396,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a8_a_areg0);

slaveregister_inst_ai_a7404_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7404 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_ai_a31631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7404);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 9,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a);

slaveregister_inst_ai_a2540_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2540 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2540);

slaveregister_inst_ai_a7269_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7269 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2540) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a2540,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7269);

COM_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(9),
	combout => COM_AD_D_a9_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a9_a = DFFE(COM_AD_D_a9_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a9_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a9_a);

inst_com_ADC_RC_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a9_a_a29 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_D_int_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31744,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a9_a_a29);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a2537_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2537 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2537);

slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2537) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2540 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2540,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2537,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_2_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a9_a);

slaveregister_inst_ai_a2474_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2474 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2474);

COINC_DOWN_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_ABAR,
	combout => COINC_DOWN_ABAR_acombout);

slaveregister_inst_ai_a2483_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2483 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_DOWN_ABAR_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => COINC_DOWN_ABAR_acombout,
	datad => slaveregister_inst_areg_rdata_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2483);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2480_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2480 = slaveregister_inst_areg_rdata_a9_a_areg0 & (inst_hit_counter_aoneSPEcnt_a9_a_areg0 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & inst_hit_counter_aoneSPEcnt_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datab => inst_hit_counter_aoneSPEcnt_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2480);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2477_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2477 = slaveregister_inst_areg_rdata_a9_a_areg0 & (inst_hit_counter_amultiSPEcnt_a9_a_areg0 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & inst_hit_counter_amultiSPEcnt_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2477);

slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2477) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2480

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2480,
	datad => slaveregister_inst_ai_a2477,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1085_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2483 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2474 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2474,
	datab => slaveregister_inst_ai_a2483,
	datac => slaveregister_inst_aMux_1085_rtl_1_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a2504_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2504 = slaveregister_inst_areg_rdata_a9_a_areg0 & (slaveregister_inst_acommand_0_local_a9_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_acommand_0_local_a9_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2504);

slaveregister_inst_acommand_1_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a9_a);

slaveregister_inst_ai_a2501_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2501 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2501);

slaveregister_inst_aMux_1085_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2501) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2504

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2504,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2501,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1085_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1085_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1085_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_0_a8);

slaveregister_inst_ai_a871_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a871 = slaveregister_inst_areg_rdata_a9_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a871);

slaveregister_inst_acommand_3_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a9_a);

slaveregister_inst_ai_a2489_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2489 = slaveregister_inst_areg_rdata_a9_a_areg0 & (slaveregister_inst_acommand_3_local_a9_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_acommand_3_local_a9_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a9_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2489);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2492_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2492 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2492);

slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2489) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2492

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2489,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2492,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2486_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2486 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2486);

slaveregister_inst_aMux_1085_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a871 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2486

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a871,
	datab => slaveregister_inst_aMux_1085_rtl_1_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2486,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1085_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1085_rtl_1_rtl_0_a8 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1085_rtl_1_rtl_0_a8,
	datac => slaveregister_inst_aMux_1085_rtl_1_rtl_2_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a9_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a9_a);

slaveregister_inst_ai_a2513_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2513 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acom_ctrl_local_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acom_ctrl_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0AF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2513);

slaveregister_inst_aMux_1085_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a871) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2513

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a871,
	datad => slaveregister_inst_ai_a2513,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1085_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1085_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1085_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1085_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1085_rtl_1_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1085_rtl_1_rtl_1_a1,
	datab => slaveregister_inst_aMux_1085_rtl_1_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1085_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a2525_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2525 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2525);

slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a871) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2525

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a871,
	datad => slaveregister_inst_ai_a2525,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT);

slaveregister_inst_ai_a2519_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2519 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2519);

slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a871 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2519

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a871,
	datad => slaveregister_inst_ai_a2519,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a1);

rtl_a2346_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2346 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a200,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_aMux_1085_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2346);

rtl_a2006_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2006 = slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1 & (rtl_a2346 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2346

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_1085_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2346,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2006);

FLASH_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(9),
	combout => FLASH_AD_D_a9_a_acombout);

inst_flash_ADC_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a9_a_a29 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a9_a_acombout) # !slaveregister_inst_ai_a31744 & FLASH_AD_D_a9_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a9_a_acombout,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a9_a_a29);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a2543_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2543 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2543);

slaveregister_inst_aMux_1417_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1417_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2543 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2006

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1417_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a2006,
	datad => slaveregister_inst_ai_a2543,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1417_rtl_1_rtl_1_a1);

atwd1_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a9_a_a29 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0) # !slaveregister_inst_ai_a31630 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a9_a_a29);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

atwd0_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a9_a_a29 = slaveregister_inst_ai_a31630 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a) # !slaveregister_inst_ai_a31630 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31630,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a9_a_a29);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a10192_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10192 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10192);

slaveregister_inst_ai_a31730_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31730 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10192)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a10192,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31730);

slaveregister_inst_ai_a7403_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7403 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31730 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1417_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31631,
	datac => slaveregister_inst_aMux_1417_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31730,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7403);

slaveregister_inst_areg_rdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a9_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7404 # slaveregister_inst_ai_a7403) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7269, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7404,
	datab => slaveregister_inst_ai_a7269,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7403,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a9_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 10,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a);

slaveregister_inst_ai_a2627_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2627 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2627);

slaveregister_inst_ai_a7279_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7279 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2627) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2627,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7279);

slaveregister_inst_ai_a7411_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7411 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7411);

COM_AD_OTR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_OTR,
	combout => COM_AD_OTR_acombout);

inst_com_ADC_RC_aCOM_AD_OTR_int_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_OTR_int = DFFE(COM_AD_OTR_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_OTR_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_OTR_int);

inst_com_ADC_RC_adata_sig_a10_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a10_a_a32 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_OTR_int # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a) # !slaveregister_inst_ai_a31744 & inst_com_ADC_RC_aCOM_AD_OTR_int

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_OTR_int,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a10_a_a32);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a10_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a2624_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2624 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2624);

slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2624) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2627 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2627,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2624,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a870_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a870 = slaveregister_inst_areg_rdata_a10_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a870);

slaveregister_inst_acommand_1_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a10_a);

slaveregister_inst_ai_a2585_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2585 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2585);

slaveregister_inst_acommand_0_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a10_a);

slaveregister_inst_ai_a2591_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2591 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2591);

slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a870 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2591

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a870,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2591,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1084_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a870 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2585 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a870,
	datab => slaveregister_inst_ai_a2585,
	datac => slaveregister_inst_aMux_1084_rtl_1_rtl_0_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_0_a1);

COINC_DOWN_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_B,
	combout => COINC_DOWN_B_acombout);

slaveregister_inst_ai_a2582_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2582 = COINC_DOWN_B_acombout & (slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_DOWN_B_acombout & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_DOWN_B_acombout,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2582);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2573_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2573 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2573);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2579_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2579 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2579);

slaveregister_inst_acommand_2_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a10_a);

slaveregister_inst_ai_a2576_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2576 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_2_local_a10_a,
	datad => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2576);

slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2576) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2579 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2579,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2576,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1084_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2582 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2573

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2582,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2573,
	datad => slaveregister_inst_aMux_1084_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1084_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1084_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1084_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1084_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_3_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a10_a);

slaveregister_inst_ai_a2561_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2561 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2561);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2564_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2564 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2564);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2567_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2567 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2567);

slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a2564 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2567

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2564,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2567,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_1084_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a870 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2561 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a870,
	datab => slaveregister_inst_ai_a2561,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1084_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a10_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a10_a);

slaveregister_inst_ai_a2600_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2600 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acom_ctrl_local_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acom_ctrl_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2600);

slaveregister_inst_aMux_1084_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a870 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2600 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2600,
	datab => slaveregister_inst_ai_a870,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1084_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1084_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1084_rtl_1_rtl_3_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1084_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1084_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1084_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1084_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1084_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT);

slaveregister_inst_ai_a2609_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2609 = slaveregister_inst_areg_rdata_a10_a_areg0 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2609);

slaveregister_inst_ai_a2612_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2612 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2612);

slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2609) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2612

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2609,
	datad => slaveregister_inst_ai_a2612,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a8);

rtl_a2355_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2355 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_aMux_1084_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2355);

rtl_a2018_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2018 = slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1 & (rtl_a2355 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2355

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1084_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2355,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2018);

FLASH_NCO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_NCO,
	combout => FLASH_NCO_acombout);

inst_flash_ADC_adata_sig_a10_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a10_a_a32 = slaveregister_inst_ai_a31744 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_NCO_acombout) # !slaveregister_inst_ai_a31744 & FLASH_NCO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_NCO_acombout,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a10_a_a32);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a10_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a2630_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2630 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2630);

slaveregister_inst_aMux_1416_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1416_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2630 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2018

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1416_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a2018,
	datad => slaveregister_inst_ai_a2630,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1416_rtl_1_rtl_1_a1);

atwd0_adata_sig_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a10_a = slaveregister_inst_ai_a31632 & slaveregister_inst_ai_a31627 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31632,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a10_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a10_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

atwd1_adata_sig_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a10_a = slaveregister_inst_ai_a31627 & slaveregister_inst_ai_a31632 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a10_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a10_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a10450_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10450 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10450);

slaveregister_inst_ai_a31732_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31732 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10450)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_ai_a10450,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31732);

slaveregister_inst_ai_a7410_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7410 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31732 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1416_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31631,
	datac => slaveregister_inst_aMux_1416_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31732,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7410);

slaveregister_inst_areg_rdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a10_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7411 # slaveregister_inst_ai_a7410) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7279, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a7279,
	datac => slaveregister_inst_ai_a7411,
	datad => slaveregister_inst_ai_a7410,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a10_a_areg0);

slaveregister_inst_ai_a7418_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7418 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_areg_rdata_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7418);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 11,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a);

slaveregister_inst_ai_a2714_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2714 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2714);

slaveregister_inst_ai_a7289_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7289 = ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & (slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_ai_a2714 # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a11_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a15_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => slaveregister_inst_ai_a2714,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7289);

inst_flash_ADC_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a11_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a11_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a2717_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2717 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2717);

inst_com_ADC_RC_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a11_a = slaveregister_inst_ai_a31744 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a11_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a2711_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2711 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2711);

slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2711 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2714

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2711,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2714,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0);

slaveregister_inst_acom_ctrl_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a11_a);

slaveregister_inst_ai_a2687_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2687 = slaveregister_inst_areg_rdata_a11_a_areg0 & (slaveregister_inst_acom_ctrl_local_a11_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_acom_ctrl_local_a11_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a11_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2687);

slaveregister_inst_ai_a869_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a869 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a869);

slaveregister_inst_aMux_1083_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a869 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2687 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2687,
	datab => slaveregister_inst_ai_a869,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1083_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1083_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1083_rtl_1_rtl_3_a0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_3_a8);

COINC_DOWN_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_BBAR,
	combout => COINC_DOWN_BBAR_acombout);

slaveregister_inst_ai_a2657_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2657 = COINC_DOWN_BBAR_acombout & (slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_DOWN_BBAR_acombout & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_DOWN_BBAR_acombout,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2657);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2654_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2654 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2654);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2651_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2651 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a11_a_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2651);

slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2651) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2654 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2654,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2651,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_2_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a11_a);

slaveregister_inst_ai_a2648_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2648 = slaveregister_inst_acommand_2_local_a11_a & (slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a11_a & slaveregister_inst_areg_rdata_a11_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a11_a,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2648);

slaveregister_inst_aMux_1083_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2657 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2648 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2657,
	datab => slaveregister_inst_aMux_1083_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a2648,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_1_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2660_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2660 = inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 & (slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2660);

slaveregister_inst_acommand_3_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a11_a);

slaveregister_inst_ai_a2663_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2663 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2663);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2666_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2666 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2666);

slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2663 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2666

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2663,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2666,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_1083_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a869 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2660 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2660,
	datab => slaveregister_inst_aMux_1083_rtl_1_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a869,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a11_a);

slaveregister_inst_ai_a2675_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2675 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2675);

slaveregister_inst_acommand_0_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a11_a);

slaveregister_inst_ai_a2678_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2678 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2678);

slaveregister_inst_aMux_1083_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2675 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2678

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2675,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2678,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1083_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1083_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1083_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_0_a8);

slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1083_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1083_rtl_1_rtl_0_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1083_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1083_rtl_1_rtl_0_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1083_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1083_rtl_1_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1083_rtl_1_rtl_3_a8,
	datab => slaveregister_inst_aMux_1083_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1083_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a2699_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2699 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2699);

slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a869) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2699

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a869,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2699,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT);

slaveregister_inst_ai_a2693_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2693 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2693);

slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a869 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2693

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a869,
	datab => slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2693,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a1);

rtl_a2364_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2364 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => slaveregister_inst_aMux_1083_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2364);

rtl_a2030_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2030 = slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1 & (rtl_a2364 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2364

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1083_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2364,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2030);

slaveregister_inst_aMux_1415_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1415_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2717 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2030

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a2717,
	datac => slaveregister_inst_aMux_1415_rtl_1_rtl_1_a0,
	datad => rtl_a2030,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1415_rtl_1_rtl_1_a1);

atwd1_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a11_a = slaveregister_inst_ai_a31627 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_ai_a31632

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datad => slaveregister_inst_ai_a31632,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a11_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

atwd0_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a11_a = slaveregister_inst_ai_a31627 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_ai_a31632

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datad => slaveregister_inst_ai_a31632,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a11_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a10708_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10708 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10708);

slaveregister_inst_ai_a31734_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31734 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10708)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => slaveregister_inst_ai_a31627,
	datad => slaveregister_inst_ai_a10708,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31734);

slaveregister_inst_ai_a7417_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7417 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31734 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1415_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1415_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a31631,
	datad => slaveregister_inst_ai_a31734,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7417);

slaveregister_inst_areg_rdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a11_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7418 # slaveregister_inst_ai_a7417) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7289, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7418,
	datab => slaveregister_inst_ai_a7289,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7417,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a11_a_areg0);

slaveregister_inst_ai_a7425_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7425 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7425);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 12,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a);

slaveregister_inst_ai_a2801_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2801 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2801);

slaveregister_inst_ai_a7299_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7299 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2801) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a3,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a2801,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7299);

inst_com_ADC_RC_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a12_a = slaveregister_inst_ai_a31744 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a12_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a2798_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2798 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2798);

slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2798 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2801

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a2798,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2801,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2747_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2747 = inst_hit_counter_amultiSPEcnt_a12_a_areg0 & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a12_a_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a12_a_areg0,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2747);

slaveregister_inst_acommand_2_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a12_a);

slaveregister_inst_ai_a2750_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2750 = slaveregister_inst_acommand_2_local_a12_a & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a12_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a12_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2750);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2753_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2753 = inst_hit_counter_aoneSPEcnt_a12_a_areg0 & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a12_a_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a12_a_areg0,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2753);

slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2750 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2753

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2750,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2753,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0);

COINC_UP_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_A,
	combout => COINC_UP_A_acombout);

slaveregister_inst_ai_a2756_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2756 = COINC_UP_A_acombout & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_UP_A_acombout & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_A_acombout,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2756);

slaveregister_inst_aMux_1082_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2756 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2747 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2747,
	datab => slaveregister_inst_aMux_1082_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2756,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a12_a);

slaveregister_inst_ai_a2759_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2759 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0F5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2759);

slaveregister_inst_ai_a868_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a868 = slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a868);

slaveregister_inst_acommand_0_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a12_a);

slaveregister_inst_ai_a2765_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2765 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a12_a,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2765);

slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a868) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2765

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a868,
	datad => slaveregister_inst_ai_a2765,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1082_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a868 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2759 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2759,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a868,
	datad => slaveregister_inst_aMux_1082_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1082_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1082_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1082_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_1082_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a12_a);

slaveregister_inst_ai_a2774_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2774 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acom_ctrl_local_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acom_ctrl_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2774);

slaveregister_inst_aMux_1082_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a868 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2774

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a868,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2774,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1082_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1082_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a12_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1082_rtl_1_rtl_3_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_3_a8);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2738_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2738 = inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2738);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2741_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2741 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2741);

slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a2738 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2741 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2738,
	datab => slaveregister_inst_ai_a2741,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a12_a);

slaveregister_inst_ai_a2735_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2735 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2735);

slaveregister_inst_aMux_1082_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a868 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2735 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1082_rtl_1_rtl_2_a0,
	datab => slaveregister_inst_ai_a2735,
	datac => slaveregister_inst_ai_a868,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1082_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1082_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1082_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1082_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_1082_rtl_1_rtl_3_a8,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1082_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT);

slaveregister_inst_ai_a2783_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2783 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2783);

slaveregister_inst_ai_a2786_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2786 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2786);

slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2783) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2786

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2783,
	datad => slaveregister_inst_ai_a2786,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a8);

rtl_a2373_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2373 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a200,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1082_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2373);

rtl_a2042_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2042 = ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2373 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1082_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_1082_rtl_1_rtl_4_a1,
	datad => rtl_a2373,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2042);

inst_flash_ADC_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a12_a = slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a12_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a2804_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2804 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2804);

slaveregister_inst_aMux_1414_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1414_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2804 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2042

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1414_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a2042,
	datad => slaveregister_inst_ai_a2804,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1414_rtl_1_rtl_1_a1);

atwd1_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a12_a = slaveregister_inst_ai_a31627 & slaveregister_inst_ai_a31632 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a12_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

atwd0_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a12_a = slaveregister_inst_ai_a31627 & slaveregister_inst_ai_a31632 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a12_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a10966_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10966 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10966);

slaveregister_inst_ai_a31736_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31736 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10966)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a12_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a31627,
	datad => slaveregister_inst_ai_a10966,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31736);

slaveregister_inst_ai_a7424_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7424 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31736 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1414_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1414_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31736,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7424);

slaveregister_inst_areg_rdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a12_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7425 # slaveregister_inst_ai_a7424) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7299, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7425,
	datab => slaveregister_inst_ai_a7299,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7424,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a12_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 13,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a);

slaveregister_inst_ai_a2888_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2888 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2888);

slaveregister_inst_ai_a7309_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7309 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2888) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a13_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a2888,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7309);

slaveregister_inst_ai_a7432_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7432 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_ai_a31631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7432);

inst_flash_ADC_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a13_a = slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a13_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a2891_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2891 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2891);

inst_com_ADC_RC_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a13_a = slaveregister_inst_ai_a31744 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a13_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a2885_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2885 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2885);

slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2885) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2888

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a2885,
	datad => slaveregister_inst_ai_a2888,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a867_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a867 = slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a867);

slaveregister_inst_acom_ctrl_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a13_a);

slaveregister_inst_ai_a2861_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2861 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2861);

slaveregister_inst_aMux_1081_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a867 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2861

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a867,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2861,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1081_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1081_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1081_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_3_a8);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2828_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2828 = inst_hit_counter_aoneSPEcnt_a13_a_areg0 & (slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a13_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a13_a_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2828);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2825_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2825 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2825);

slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a2825 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2828 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2828,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2825,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0);

COINC_UP_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_ABAR,
	combout => COINC_UP_ABAR_acombout);

slaveregister_inst_ai_a2831_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2831 = COINC_UP_ABAR_acombout & (slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_UP_ABAR_acombout & slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_ABAR_acombout,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2831);

slaveregister_inst_acommand_2_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a13_a);

slaveregister_inst_ai_a2822_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2822 = slaveregister_inst_areg_rdata_a13_a_areg0 & (slaveregister_inst_acommand_2_local_a13_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a13_a_areg0 & slaveregister_inst_acommand_2_local_a13_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a13_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2822);

slaveregister_inst_aMux_1081_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2831 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2822

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1081_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2831,
	datad => slaveregister_inst_ai_a2822,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_1_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2840_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2840 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2840);

slaveregister_inst_acommand_3_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a13_a);

slaveregister_inst_ai_a2837_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2837 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2837);

slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2837) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2840 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2840,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2837,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2834_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2834 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2834);

slaveregister_inst_aMux_1081_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a867 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1081_rtl_1_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a867,
	datad => slaveregister_inst_ai_a2834,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a13_a);

slaveregister_inst_ai_a2852_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2852 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2852);

slaveregister_inst_acommand_1_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a13_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a13_a);

slaveregister_inst_ai_a2849_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2849 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acommand_1_local_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2849);

slaveregister_inst_aMux_1081_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2849) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2852

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2852,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2849,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1081_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1081_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1081_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_0_a8);

slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1081_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1081_rtl_1_rtl_0_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1081_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1081_rtl_1_rtl_0_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1081_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1081_rtl_1_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1081_rtl_1_rtl_3_a8,
	datab => slaveregister_inst_aMux_1081_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1081_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a2873_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2873 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2873);

slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a867) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2873

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a867,
	datad => slaveregister_inst_ai_a2873,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT);

slaveregister_inst_ai_a2867_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2867 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2867);

slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a867 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2867

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a867,
	datab => slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2867,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a1);

rtl_a2382_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2382 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a200,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_aMux_1081_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2382);

rtl_a2054_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2054 = slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1 & (rtl_a2382 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2382

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1081_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2382,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2054);

slaveregister_inst_aMux_1413_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1413_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2891 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2054

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a2891,
	datac => slaveregister_inst_aMux_1413_rtl_1_rtl_1_a0,
	datad => rtl_a2054,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1413_rtl_1_rtl_1_a1);

atwd1_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a13_a = slaveregister_inst_ai_a31632 & slaveregister_inst_ai_a31627 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31632,
	datab => slaveregister_inst_ai_a31627,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a13_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

atwd0_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a13_a = slaveregister_inst_ai_a31627 & slaveregister_inst_ai_a31632 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a13_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a11224_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a11224 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a11224);

slaveregister_inst_ai_a31738_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31738 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a11224)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a31627,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_ai_a11224,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31738);

slaveregister_inst_ai_a7431_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7431 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31738 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1413_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1413_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a31631,
	datad => slaveregister_inst_ai_a31738,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7431);

slaveregister_inst_areg_rdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a13_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7432 # slaveregister_inst_ai_a7431) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7309, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7309,
	datab => slaveregister_inst_ai_a7432,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7431,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a13_a_areg0);

slaveregister_inst_ai_a7439_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7439 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_areg_rdata_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7439);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 14,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a);

slaveregister_inst_ai_a2975_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2975 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2975);

slaveregister_inst_ai_a7319_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7319 = slaveregister_inst_areduce_nor_4_a3 & (ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a2975) # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datab => slaveregister_inst_areduce_nor_4_a3,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a2975,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7319);

inst_com_ADC_RC_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a14_a = slaveregister_inst_ai_a31744 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a14_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a2972_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2972 = slaveregister_inst_areg_rdata_a14_a_areg0 & (inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datab => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2972);

slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2972 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2975

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a2972,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2975,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2927_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2927 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a14_a_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2927);

slaveregister_inst_acommand_2_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a14_a);

slaveregister_inst_ai_a2924_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2924 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2924);

slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2924) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2927

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2927,
	datad => slaveregister_inst_ai_a2924,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2921_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2921 = slaveregister_inst_areg_rdata_a14_a_areg0 & (inst_hit_counter_amultiSPEcnt_a14_a_areg0 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & inst_hit_counter_amultiSPEcnt_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2921);

COINC_UP_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_B,
	combout => COINC_UP_B_acombout);

slaveregister_inst_ai_a2930_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2930 = slaveregister_inst_areg_rdata_a14_a_areg0 & (COINC_UP_B_acombout # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & COINC_UP_B_acombout & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datab => COINC_UP_B_acombout,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2930);

slaveregister_inst_aMux_1080_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2930 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2921

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2921,
	datad => slaveregister_inst_ai_a2930,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_0_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a14_a);

slaveregister_inst_ai_a2939_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2939 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2939);

slaveregister_inst_ai_a866_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a866 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a866);

slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a866) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2939 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2939,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a866,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a14_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a14_a);

slaveregister_inst_ai_a2933_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2933 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2933);

slaveregister_inst_aMux_1080_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a866 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2933 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a2933,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a866,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_1080_rtl_1_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1080_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_1_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1080_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a14_a);

slaveregister_inst_ai_a2948_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2948 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a14_a,
	datad => slaveregister_inst_areg_rdata_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2948);

slaveregister_inst_aMux_1080_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a866) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2948

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a866,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2948,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1080_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1080_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_3_a8);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2915_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2915 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2915);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2912_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2912 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2912);

slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2912) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2915 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2915,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2912,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a14_a);

slaveregister_inst_ai_a2909_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2909 = slaveregister_inst_acommand_3_local_a14_a & (slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a14_a & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a14_a,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2909);

slaveregister_inst_aMux_1080_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a866 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2909 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_2_a0,
	datab => slaveregister_inst_ai_a2909,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a866,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1080_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1080_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1080_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_1080_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a2960_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2960 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2960);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT);

slaveregister_inst_ai_a2957_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2957 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2957);

slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2957) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2960 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2960,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2957,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a8);

rtl_a2391_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2391 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a8 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => slaveregister_inst_aMux_1080_rtl_0_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2391);

rtl_a2066_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2066 = slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1 & (rtl_a2391 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1 & ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2391

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1080_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2391,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2066);

inst_flash_ADC_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a14_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31744

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a31744,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a14_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a2978_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2978 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2978);

slaveregister_inst_aMux_1412_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1412_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2978 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2066

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1412_rtl_1_rtl_1_a0,
	datac => rtl_a2066,
	datad => slaveregister_inst_ai_a2978,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1412_rtl_1_rtl_1_a1);

atwd1_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a14_a = slaveregister_inst_ai_a31627 & slaveregister_inst_ai_a31632 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a14_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

atwd0_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a14_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a & slaveregister_inst_ai_a31632 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a31627

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a31627,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a14_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a11482_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a11482 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a11482);

slaveregister_inst_ai_a31740_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31740 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a11482)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => slaveregister_inst_ai_a11482,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31740);

slaveregister_inst_ai_a7438_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7438 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31740 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1412_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a31631,
	datac => slaveregister_inst_aMux_1412_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a31740,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7438);

slaveregister_inst_areg_rdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a14_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7439 # slaveregister_inst_ai_a7438) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7319, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7439,
	datab => slaveregister_inst_ai_a7319,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7438,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a14_a_areg0);

slaveregister_inst_ai_a7446_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7446 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a31631)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31631,
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7446);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 15,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a);

slaveregister_inst_ai_a3062_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3062 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3062);

slaveregister_inst_ai_a7329_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7329 = ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_address_a15_a_areg0 & (slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_ai_a3062 # !slaveregister_inst_areduce_nor_4_a3 & slaveregister_inst_areg_rdata_a15_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a15_a_areg0,
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a3,
	datad => slaveregister_inst_ai_a3062,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7329);

slaveregister_inst_ai_a865_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a865 = slaveregister_inst_areg_rdata_a15_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a865);

slaveregister_inst_ai_a3047_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3047 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3047);

slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a865 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3047

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a865,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3047,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a);

slaveregister_inst_ai_a3041_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3041 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3041);

slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a865 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3041

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a865,
	datab => slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3041,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a1);

rtl_a2400_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2400 = slaveregister_inst_acommand_0_local_a30_a_a200 & slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a1 # !slaveregister_inst_acommand_0_local_a30_a_a200 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a200,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_aMux_1079_rtl_0_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2400);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a3014_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3014 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3014);

slaveregister_inst_acommand_3_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a15_a);

slaveregister_inst_ai_a3011_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3011 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3011);

slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3011) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3014 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3014,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3011,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a3008_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3008 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3008);

slaveregister_inst_aMux_1079_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a865 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3008

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1079_rtl_1_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3008,
	datad => slaveregister_inst_ai_a865,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a15_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a15_a);

slaveregister_inst_ai_a3023_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3023 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acommand_1_local_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3023);

slaveregister_inst_acommand_0_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a15_a);

slaveregister_inst_ai_a3026_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3026 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3026);

slaveregister_inst_aMux_1079_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3023) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3026

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3023,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3026,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1079_rtl_1_rtl_0_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_0_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1079_rtl_1_rtl_0_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_aMux_1079_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_0_a8);

slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1079_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1079_rtl_1_rtl_0_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1079_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1079_rtl_1_rtl_0_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ai_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a3002_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3002 = inst_hit_counter_aoneSPEcnt_a15_a_areg0 & (slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a15_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a15_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3002);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ai_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a2999_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2999 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2999);

slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2999) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3002 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3002,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2999,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_2_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a15_a);

slaveregister_inst_ai_a2996_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2996 = slaveregister_inst_acommand_2_local_a15_a & (slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a15_a & slaveregister_inst_areg_rdata_a15_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a15_a,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2996);

COINC_UP_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_BBAR,
	combout => COINC_UP_BBAR_acombout);

slaveregister_inst_ai_a3005_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3005 = COINC_UP_BBAR_acombout & (slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_UP_BBAR_acombout & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_BBAR_acombout,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3005);

slaveregister_inst_aMux_1079_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3005 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2996

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1079_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2996,
	datad => slaveregister_inst_ai_a3005,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_1_a1);

slaveregister_inst_acom_ctrl_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a15_a);

slaveregister_inst_ai_a3035_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3035 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3035);

slaveregister_inst_aMux_1079_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a865 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3035 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3035,
	datab => slaveregister_inst_ai_a865,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1079_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_1079_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => slaveregister_inst_aMux_1079_rtl_1_rtl_3_a0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1079_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1079_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1079_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1079_rtl_1_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1079_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_1079_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1079_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1079_rtl_1_rtl_4_a1);

rtl_a2078_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2078 = ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2400 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1079_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => rtl_a2400,
	datad => slaveregister_inst_aMux_1079_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2078);

inst_com_ADC_RC_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a15_a = slaveregister_inst_ai_a31744 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a15_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a3059_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3059 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3059);

slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3059) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3062 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3062,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a3059,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0);

inst_flash_ADC_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a15_a = slaveregister_inst_ai_a31744 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a31744,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a15_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a3065_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3065 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3065);

slaveregister_inst_aMux_1411_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1411_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3065 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0 & rtl_a2078 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2078,
	datab => slaveregister_inst_aMux_1411_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3065,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1411_rtl_1_rtl_1_a1);

atwd0_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a15_a = slaveregister_inst_ai_a31632 & slaveregister_inst_ai_a31627 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31632,
	datab => slaveregister_inst_ai_a31627,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a15_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

atwd1_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a15_a = slaveregister_inst_ai_a31627 & slaveregister_inst_ai_a31632 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31627,
	datab => slaveregister_inst_ai_a31632,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a15_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a11740_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a11740 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a11740);

slaveregister_inst_ai_a31742_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31742 = slaveregister_inst_ai_a31627 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a11740)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a31627,
	datad => slaveregister_inst_ai_a11740,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31742);

slaveregister_inst_ai_a7445_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7445 = slaveregister_inst_ai_a31631 & (slaveregister_inst_ai_a31742 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1411_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1411_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a31631,
	datad => slaveregister_inst_ai_a31742,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7445);

slaveregister_inst_areg_rdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a15_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7446 # slaveregister_inst_ai_a7445) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a7329, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7446,
	datab => slaveregister_inst_ai_a7329,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7445,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a15_a_areg0);

slaveregister_inst_ai_a31636_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31636 = !ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31636);

slaveregister_inst_ai_a29024_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a29024 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # ahb_slave_inst_areg_address_a13_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a29024);

slaveregister_inst_ai_a29023_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a29023 = ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # ahb_slave_inst_areg_address_a13_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a29023);

slaveregister_inst_ai_a29025_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a29025 = !ahb_slave_inst_areg_address_a19_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # ahb_slave_inst_areg_address_a14_a_areg0 # ahb_slave_inst_areg_address_a13_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5554",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a29025);

slaveregister_inst_ai_a29185_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a29185 = slaveregister_inst_ai_a29024 # slaveregister_inst_ai_a29023 # slaveregister_inst_ai_a29025 # !slaveregister_inst_ai_a31636

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31636,
	datab => slaveregister_inst_ai_a29024,
	datac => slaveregister_inst_ai_a29023,
	datad => slaveregister_inst_ai_a29025,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a29185);

slaveregister_inst_acommand_0_local_a30_a_a202_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a202 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	cascout => slaveregister_inst_acommand_0_local_a30_a_a202);

slaveregister_inst_ai_a31743_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31743 = (!ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a6_a_areg0) & CASCADE(slaveregister_inst_acommand_0_local_a30_a_a202)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	cascin => slaveregister_inst_acommand_0_local_a30_a_a202,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31743);

slaveregister_inst_acommand_3_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a16_a);

slaveregister_inst_ai_a3083_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3083 = slaveregister_inst_areg_rdata_a16_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a16_a) # !slaveregister_inst_areg_rdata_a16_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3083);

slaveregister_inst_ai_a951_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a951 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a16_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a951);

slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_areg_rdata_a16_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1078_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a951 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3083 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3083,
	datab => slaveregister_inst_ai_a951,
	datac => slaveregister_inst_aMux_1078_rtl_1_rtl_2_a8,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a16_a);

slaveregister_inst_ai_a3122_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3122 = slaveregister_inst_areg_rdata_a16_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a16_a) # !slaveregister_inst_areg_rdata_a16_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3122);

slaveregister_inst_aMux_1078_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a951) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3122

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3122,
	datad => slaveregister_inst_ai_a951,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1078_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1078_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1078_rtl_1_rtl_3_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_2_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a16_a);

slaveregister_inst_ai_a3098_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3098 = slaveregister_inst_acommand_2_local_a16_a & (slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a16_a & slaveregister_inst_areg_rdata_a16_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a16_a,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3098);

slaveregister_inst_aMux_1078_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3098 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a951

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3098,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a951,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1078_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1078_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a16_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_1078_rtl_1_rtl_1_a0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_1_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a16_a);

slaveregister_inst_ai_a3107_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3107 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3107);

slaveregister_inst_ai_a3113_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3113 = slaveregister_inst_areg_rdata_a16_a_areg0 & (slaveregister_inst_acommand_0_local_a16_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_acommand_0_local_a16_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a16_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3113);

inst_flash_ADC_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adone_areg0 = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_ai_a5 & inst_flash_ADC_aMEM_write_addr_a9_a # !inst_flash_ADC_ai_a5 & inst_flash_ADC_adone_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a9_a,
	datac => inst_flash_ADC_adone_areg0,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adone_areg0);

slaveregister_inst_ai_a3110_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3110 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => inst_flash_ADC_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3110);

slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a3110) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3113 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3113,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3110,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1078_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a951 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3107 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3107,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a951,
	datad => slaveregister_inst_aMux_1078_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1078_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1078_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1078_rtl_1_rtl_1_a8,
	datad => slaveregister_inst_aMux_1078_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1078_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1078_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1078_rtl_1_rtl_2_a1,
	datac => slaveregister_inst_aMux_1078_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_1078_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a21307_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21307 = timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a & (slaveregister_inst_ai_a31743 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1) # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a,
	datab => slaveregister_inst_ai_a31743,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_1078_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21307);

slaveregister_inst_areg_rdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a16_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a16_a_areg0 & (slaveregister_inst_ai_a29185 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a21307) # !slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a21307, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a16_a_areg0,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a21307,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a16_a_areg0);

slaveregister_inst_acommand_2_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a17_a);

slaveregister_inst_ai_a3149_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3149 = slaveregister_inst_areg_rdata_a17_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a17_a) # !slaveregister_inst_areg_rdata_a17_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a17_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3149);

slaveregister_inst_ai_a950_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a950 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a950);

slaveregister_inst_aMux_1077_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3149 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a950

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3149,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a950,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1077_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1077_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => slaveregister_inst_aMux_1077_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_1_a8);

slaveregister_inst_ai_a3176_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3176 = slaveregister_inst_acommand_0_local_a17_a & (slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a17_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a17_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3176);

slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a950) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3176 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3176,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a950,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a17_a);

slaveregister_inst_ai_a3170_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3170 = slaveregister_inst_areg_rdata_a17_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_areg_rdata_a17_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a17_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3170);

slaveregister_inst_aMux_1077_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a950 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3170

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_1077_rtl_1_rtl_0_a0,
	datac => slaveregister_inst_ai_a3170,
	datad => slaveregister_inst_ai_a950,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a17_a);

slaveregister_inst_ai_a3158_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3158 = slaveregister_inst_acommand_3_local_a17_a & (slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a17_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_3_local_a17_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3158);

slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a17_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1077_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a950 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3158 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3158,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a950,
	datad => slaveregister_inst_aMux_1077_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1077_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1077_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1077_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1077_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a17_a);

slaveregister_inst_ai_a3185_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3185 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3185);

slaveregister_inst_aMux_1077_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a950) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3185 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3185,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a950,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1077_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1077_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => slaveregister_inst_aMux_1077_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1077_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1077_rtl_1_rtl_1_a8 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1077_rtl_1_rtl_1_a8,
	datab => slaveregister_inst_aMux_1077_rtl_1_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1077_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a21469_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21469 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a31743 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_1077_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21469);

slaveregister_inst_areg_rdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a17_a_areg0 = DFFE(slaveregister_inst_ai_a29185 & (slaveregister_inst_areg_rdata_a17_a_areg0 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a21469) # !slaveregister_inst_ai_a29185 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a21469, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a29185,
	datab => slaveregister_inst_ai_a31653,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => slaveregister_inst_ai_a21469,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a17_a_areg0);

slaveregister_inst_acommand_3_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a18_a);

slaveregister_inst_ai_a3209_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3209 = slaveregister_inst_areg_rdata_a18_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a18_a) # !slaveregister_inst_areg_rdata_a18_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3209);

slaveregister_inst_ai_a949_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a949 = slaveregister_inst_areg_rdata_a18_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a949);

slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1076_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a949 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3209 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3209,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a949,
	datad => slaveregister_inst_aMux_1076_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a18_a);

slaveregister_inst_ai_a3239_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3239 = slaveregister_inst_acommand_0_local_a18_a & (slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a18_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a18_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3239);

slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a949 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3239

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a949,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3239,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a18_a);

slaveregister_inst_ai_a3233_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3233 = slaveregister_inst_areg_rdata_a18_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a18_a) # !slaveregister_inst_areg_rdata_a18_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3233);

slaveregister_inst_aMux_1076_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a949 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3233

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1076_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a949,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3233,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a18_a);

slaveregister_inst_ai_a3224_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3224 = slaveregister_inst_areg_rdata_a18_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a18_a) # !slaveregister_inst_areg_rdata_a18_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3224);

slaveregister_inst_aMux_1076_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3224) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a949

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a949,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3224,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1076_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1076_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_1076_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1076_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1076_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1076_rtl_1_rtl_0_a1,
	datad => slaveregister_inst_aMux_1076_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a18_a);

slaveregister_inst_ai_a3248_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3248 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a18_a,
	datad => slaveregister_inst_areg_rdata_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3248);

slaveregister_inst_aMux_1076_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a949) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a949,
	datad => slaveregister_inst_ai_a3248,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1076_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1076_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a18_a_areg0,
	datad => slaveregister_inst_aMux_1076_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1076_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1076_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1076_rtl_1_rtl_2_a1,
	datac => slaveregister_inst_aMux_1076_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_1076_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a21631_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21631 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a # slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1076_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21631);

slaveregister_inst_areg_rdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a18_a_areg0 = DFFE(slaveregister_inst_ai_a31653 & (slaveregister_inst_ai_a21631 # slaveregister_inst_areg_rdata_a18_a_areg0 & slaveregister_inst_ai_a29185) # !slaveregister_inst_ai_a31653 & slaveregister_inst_areg_rdata_a18_a_areg0 & slaveregister_inst_ai_a29185, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31653,
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => slaveregister_inst_ai_a29185,
	datad => slaveregister_inst_ai_a21631,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a18_a_areg0);

slaveregister_inst_acommand_3_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a19_a);

slaveregister_inst_ai_a3284_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3284 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3284);

slaveregister_inst_ai_a948_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a948 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a948);

slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1075_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a948 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3284 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3284,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a948,
	datad => slaveregister_inst_aMux_1075_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a19_a);

slaveregister_inst_ai_a3302_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3302 = slaveregister_inst_acommand_0_local_a19_a & (slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a19_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a19_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3302);

slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a948 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3302

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a948,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3302,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a19_a);

slaveregister_inst_ai_a3296_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3296 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3296);

slaveregister_inst_aMux_1075_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a948 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3296 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a948,
	datab => slaveregister_inst_aMux_1075_rtl_1_rtl_0_a0,
	datac => slaveregister_inst_ai_a3296,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1075_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1075_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1075_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1075_rtl_1_rtl_0_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a19_a);

slaveregister_inst_ai_a3311_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3311 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3311);

slaveregister_inst_aMux_1075_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a948) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3311 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3311,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a948,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1075_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1075_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => slaveregister_inst_aMux_1075_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_2_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a19_a);

slaveregister_inst_ai_a3275_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3275 = slaveregister_inst_areg_rdata_a19_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a19_a) # !slaveregister_inst_areg_rdata_a19_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a19_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3275);

slaveregister_inst_aMux_1075_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3275 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a948

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3275,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a948,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1075_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1075_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1075_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1075_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1075_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1075_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1075_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1075_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1075_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_1075_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1075_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a21793_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21793 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a31743 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_1075_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a31743 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a31743,
	datac => slaveregister_inst_aMux_1075_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21793);

slaveregister_inst_areg_rdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a19_a_areg0 = DFFE(slaveregister_inst_ai_a31653 & (slaveregister_inst_ai_a21793 # slaveregister_inst_ai_a29185 & slaveregister_inst_areg_rdata_a19_a_areg0) # !slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a29185 & slaveregister_inst_areg_rdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31653,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => slaveregister_inst_ai_a21793,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a19_a_areg0);

slaveregister_inst_ai_a947_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a947 = slaveregister_inst_areg_rdata_a20_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a947);

slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a20_a);

slaveregister_inst_ai_a3335_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3335 = slaveregister_inst_areg_rdata_a20_a_areg0 & (slaveregister_inst_acommand_3_local_a20_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_acommand_3_local_a20_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a20_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3335);

slaveregister_inst_aMux_1074_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a947 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3335 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a947,
	datab => slaveregister_inst_aMux_1074_rtl_1_rtl_2_a8,
	datac => slaveregister_inst_ai_a3335,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a20_a);

slaveregister_inst_ai_a3365_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3365 = slaveregister_inst_acommand_0_local_a20_a & (slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a20_a & slaveregister_inst_areg_rdata_a20_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a20_a,
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3365);

slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a947 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3365

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a947,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3365,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a20_a);

slaveregister_inst_ai_a3359_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3359 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_1_local_a20_a,
	datad => slaveregister_inst_areg_rdata_a20_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3359);

slaveregister_inst_aMux_1074_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a947 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3359

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1074_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a947,
	datad => slaveregister_inst_ai_a3359,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a20_a);

slaveregister_inst_ai_a3350_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3350 = slaveregister_inst_areg_rdata_a20_a_areg0 & (slaveregister_inst_acommand_2_local_a20_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_acommand_2_local_a20_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a20_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3350);

slaveregister_inst_aMux_1074_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3350) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a947 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a947,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3350,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1074_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1074_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_1074_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_areg_rdata_a20_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1074_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1074_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1074_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1074_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a20_a);

slaveregister_inst_ai_a3374_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3374 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a20_a,
	datad => slaveregister_inst_areg_rdata_a20_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3374);

slaveregister_inst_aMux_1074_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a947 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3374 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a947,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3374,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1074_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1074_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B830",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_1074_rtl_1_rtl_3_a0,
	datad => slaveregister_inst_areg_rdata_a20_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1074_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1074_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1074_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1074_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_1074_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a21955_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21955 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a # slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1074_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21955);

slaveregister_inst_areg_rdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a20_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a20_a_areg0 & (slaveregister_inst_ai_a29185 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a21955) # !slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a21955, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a20_a_areg0,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a21955,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a20_a_areg0);

slaveregister_inst_ai_a946_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a946 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a21_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a946);

slaveregister_inst_acommand_0_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a21_a);

slaveregister_inst_ai_a3428_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3428 = slaveregister_inst_areg_rdata_a21_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a21_a) # !slaveregister_inst_areg_rdata_a21_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3428);

slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a946) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3428

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a946,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3428,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a21_a);

slaveregister_inst_ai_a3422_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3422 = slaveregister_inst_acommand_1_local_a21_a & (slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a21_a & slaveregister_inst_areg_rdata_a21_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a21_a,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3422);

slaveregister_inst_aMux_1073_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a946 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3422

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1073_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3422,
	datad => slaveregister_inst_ai_a946,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a21_a);

slaveregister_inst_ai_a3410_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3410 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3410);

slaveregister_inst_aMux_1073_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a946 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3410

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a946,
	datac => slaveregister_inst_aMux_1073_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a3410,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1073_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1073_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1073_rtl_1_rtl_0_a1,
	datad => slaveregister_inst_aMux_1073_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a21_a);

slaveregister_inst_ai_a3437_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3437 = slaveregister_inst_areg_rdata_a21_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a21_a) # !slaveregister_inst_areg_rdata_a21_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3437);

slaveregister_inst_aMux_1073_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a946) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3437

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3437,
	datad => slaveregister_inst_ai_a946,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1073_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1073_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => slaveregister_inst_aMux_1073_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_2_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a21_a);

slaveregister_inst_ai_a3401_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3401 = slaveregister_inst_areg_rdata_a21_a_areg0 & (slaveregister_inst_acommand_2_local_a21_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_acommand_2_local_a21_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a21_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3401);

slaveregister_inst_aMux_1073_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3401) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a946

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a946,
	datad => slaveregister_inst_ai_a3401,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1073_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1073_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => slaveregister_inst_aMux_1073_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1073_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1073_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1073_rtl_1_rtl_4_a0,
	datac => slaveregister_inst_aMux_1073_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_1073_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22117_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22117 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a # slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1073_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22117);

slaveregister_inst_areg_rdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a21_a_areg0 = DFFE(slaveregister_inst_ai_a29185 & (slaveregister_inst_areg_rdata_a21_a_areg0 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22117) # !slaveregister_inst_ai_a29185 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22117, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a29185,
	datab => slaveregister_inst_ai_a31653,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => slaveregister_inst_ai_a22117,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a21_a_areg0);

slaveregister_inst_ai_a945_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a945 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a945);

slaveregister_inst_acom_ctrl_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a22_a);

slaveregister_inst_ai_a3500_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3500 = slaveregister_inst_areg_rdata_a22_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a22_a) # !slaveregister_inst_areg_rdata_a22_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3500);

slaveregister_inst_aMux_1072_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a945 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3500

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a945,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3500,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1072_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1072_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1072_rtl_1_rtl_3_a0,
	datad => slaveregister_inst_areg_rdata_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_areg_rdata_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a22_a);

slaveregister_inst_ai_a3461_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3461 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_3_local_a22_a,
	datad => slaveregister_inst_areg_rdata_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3461);

slaveregister_inst_aMux_1072_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a945 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3461

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_1072_rtl_1_rtl_2_a8,
	datac => slaveregister_inst_ai_a945,
	datad => slaveregister_inst_ai_a3461,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_2_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a22_a);

slaveregister_inst_ai_a3476_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3476 = slaveregister_inst_areg_rdata_a22_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a22_a) # !slaveregister_inst_areg_rdata_a22_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3476);

slaveregister_inst_aMux_1072_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3476) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a945

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a945,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3476,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1072_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1072_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1072_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_0_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a22_a);

slaveregister_inst_ai_a3491_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3491 = slaveregister_inst_areg_rdata_a22_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a22_a) # !slaveregister_inst_areg_rdata_a22_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3491);

slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a945 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3491

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a945,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3491,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a22_a);

slaveregister_inst_ai_a3485_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3485 = slaveregister_inst_areg_rdata_a22_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a22_a) # !slaveregister_inst_areg_rdata_a22_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3485);

slaveregister_inst_aMux_1072_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a945 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3485

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a945,
	datab => slaveregister_inst_aMux_1072_rtl_1_rtl_0_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3485,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_1072_rtl_1_rtl_1_a8 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1072_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1072_rtl_1_rtl_1_a8,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1072_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1072_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1072_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1072_rtl_1_rtl_3_a8,
	datab => slaveregister_inst_aMux_1072_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1072_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22279_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22279 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a # slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1072_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22279);

slaveregister_inst_areg_rdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a22_a_areg0 = DFFE(slaveregister_inst_ai_a31653 & (slaveregister_inst_ai_a22279 # slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_ai_a29185) # !slaveregister_inst_ai_a31653 & slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_ai_a29185, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31653,
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => slaveregister_inst_ai_a29185,
	datad => slaveregister_inst_ai_a22279,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a22_a_areg0);

slaveregister_inst_ai_a944_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a944 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a23_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a944);

slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a23_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a23_a);

slaveregister_inst_ai_a3536_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3536 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_3_local_a23_a,
	datad => slaveregister_inst_areg_rdata_a23_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3536);

slaveregister_inst_aMux_1071_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a944 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3536 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a944,
	datab => slaveregister_inst_aMux_1071_rtl_1_rtl_2_a8,
	datac => slaveregister_inst_ai_a3536,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a23_a);

slaveregister_inst_ai_a3548_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3548 = slaveregister_inst_acommand_1_local_a23_a & (slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a23_a & slaveregister_inst_areg_rdata_a23_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a23_a,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3548);

slaveregister_inst_acommand_0_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a23_a);

slaveregister_inst_ai_a3554_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3554 = slaveregister_inst_acommand_0_local_a23_a & (slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a23_a & slaveregister_inst_areg_rdata_a23_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a23_a,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3554);

slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a944 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3554 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a944,
	datab => slaveregister_inst_ai_a3554,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1071_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a944 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3548 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a944,
	datab => slaveregister_inst_ai_a3548,
	datac => slaveregister_inst_aMux_1071_rtl_1_rtl_0_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1071_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1071_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1071_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1071_rtl_1_rtl_0_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a23_a);

slaveregister_inst_ai_a3563_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3563 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a23_a,
	datad => slaveregister_inst_areg_rdata_a23_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3563);

slaveregister_inst_aMux_1071_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a944) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3563

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a944,
	datad => slaveregister_inst_ai_a3563,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1071_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1071_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aMux_1071_rtl_1_rtl_3_a0,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_2_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a23_a);

slaveregister_inst_ai_a3527_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3527 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_2_local_a23_a,
	datad => slaveregister_inst_areg_rdata_a23_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3527);

slaveregister_inst_aMux_1071_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3527) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a944

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a944,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3527,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1071_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1071_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1071_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_areg_rdata_a23_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1071_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1071_rtl_1_rtl_1_a8 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1071_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_1071_rtl_1_rtl_3_a8,
	datac => slaveregister_inst_aMux_1071_rtl_1_rtl_1_a8,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22441_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22441 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a # slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1071_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22441);

slaveregister_inst_areg_rdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a23_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a23_a_areg0 & (slaveregister_inst_ai_a29185 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22441) # !slaveregister_inst_areg_rdata_a23_a_areg0 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22441, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a23_a_areg0,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a22441,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a23_a_areg0);

slaveregister_inst_ai_a943_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a943 = slaveregister_inst_areg_rdata_a24_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a943);

slaveregister_inst_acom_ctrl_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a24_a);

slaveregister_inst_ai_a3626_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3626 = slaveregister_inst_areg_rdata_a24_a_areg0 & (slaveregister_inst_acom_ctrl_local_a24_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_acom_ctrl_local_a24_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a24_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3626);

slaveregister_inst_aMux_1070_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a943) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3626

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a943,
	datad => slaveregister_inst_ai_a3626,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1070_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1070_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => slaveregister_inst_aMux_1070_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a24_a);

slaveregister_inst_ai_a3587_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3587 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3587);

slaveregister_inst_aMux_1070_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a943 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3587 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1070_rtl_1_rtl_2_a8,
	datab => slaveregister_inst_ai_a3587,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a943,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_2_a1);

FL_ATTN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_ATTN,
	combout => FL_ATTN_acombout);

slaveregister_inst_ai_a3608_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3608 = slaveregister_inst_areg_rdata_a24_a_areg0 & (ahb_slave_inst_areg_write_areg0 # FL_ATTN_acombout) # !slaveregister_inst_areg_rdata_a24_a_areg0 & !ahb_slave_inst_areg_write_areg0 & FL_ATTN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => FL_ATTN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3608);

slaveregister_inst_acommand_2_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a24_a);

slaveregister_inst_ai_a3602_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3602 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3602);

slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3602) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a943

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3602,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a943,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1070_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3608 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a943

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a943,
	datac => slaveregister_inst_ai_a3608,
	datad => slaveregister_inst_aMux_1070_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_0_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a24_a);

slaveregister_inst_ai_a3617_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3617 = slaveregister_inst_areg_rdata_a24_a_areg0 & (slaveregister_inst_acommand_0_local_a24_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_acommand_0_local_a24_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a24_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3617);

slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a943) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3617 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3617,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a943,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a24_a);

slaveregister_inst_ai_a3611_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3611 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3611);

slaveregister_inst_aMux_1070_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a943 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3611

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1070_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a943,
	datad => slaveregister_inst_ai_a3611,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1070_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1070_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1070_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_1070_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1070_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1070_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1070_rtl_1_rtl_3_a8,
	datac => slaveregister_inst_aMux_1070_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1070_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22606_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22606 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a # slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1070_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22606);

slaveregister_inst_areg_rdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a24_a_areg0 = DFFE(slaveregister_inst_ai_a31653 & (slaveregister_inst_ai_a22606 # slaveregister_inst_ai_a29185 & slaveregister_inst_areg_rdata_a24_a_areg0) # !slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a29185 & slaveregister_inst_areg_rdata_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31653,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => slaveregister_inst_ai_a22606,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a24_a_areg0);

slaveregister_inst_acommand_2_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a25_a);

slaveregister_inst_ai_a3653_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3653 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_2_local_a25_a,
	datad => slaveregister_inst_areg_rdata_a25_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3653);

slaveregister_inst_ai_a942_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a942 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a25_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a942);

slaveregister_inst_aMux_1069_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3653 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a942

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3653,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a942,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1069_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1069_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1069_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_areg_rdata_a25_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_1_a8);

slaveregister_inst_acom_ctrl_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a25_a);

slaveregister_inst_ai_a3689_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3689 = slaveregister_inst_areg_rdata_a25_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a25_a) # !slaveregister_inst_areg_rdata_a25_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3689);

slaveregister_inst_aMux_1069_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a942 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3689 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a942,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3689,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1069_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1069_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_1069_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_3_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a25_a);

slaveregister_inst_ai_a3662_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3662 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3662);

slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1069_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a942 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3662 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a942,
	datab => slaveregister_inst_ai_a3662,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1069_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a25_a);

slaveregister_inst_ai_a3680_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3680 = slaveregister_inst_areg_rdata_a25_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a25_a) # !slaveregister_inst_areg_rdata_a25_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3680);

slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a942) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3680

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a942,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3680,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a25_a);

slaveregister_inst_ai_a3674_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3674 = slaveregister_inst_areg_rdata_a25_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a25_a) # !slaveregister_inst_areg_rdata_a25_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3674);

slaveregister_inst_aMux_1069_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a942 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3674

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1069_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3674,
	datad => slaveregister_inst_ai_a942,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_1069_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1069_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1069_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1069_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1069_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1069_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1069_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1069_rtl_1_rtl_1_a8 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1069_rtl_1_rtl_1_a8,
	datab => slaveregister_inst_aMux_1069_rtl_1_rtl_3_a8,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1069_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1069_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22768_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22768 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a31743 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_1069_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a31743 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a31743,
	datac => slaveregister_inst_aMux_1069_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22768);

slaveregister_inst_areg_rdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a25_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a25_a_areg0 & (slaveregister_inst_ai_a29185 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22768) # !slaveregister_inst_areg_rdata_a25_a_areg0 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22768, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a25_a_areg0,
	datab => slaveregister_inst_ai_a31653,
	datac => slaveregister_inst_ai_a29185,
	datad => slaveregister_inst_ai_a22768,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a25_a_areg0);

slaveregister_inst_ai_a941_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a941 = slaveregister_inst_areg_rdata_a26_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a941);

slaveregister_inst_acommand_1_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a26_a);

slaveregister_inst_ai_a3737_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3737 = slaveregister_inst_acommand_1_local_a26_a & (slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a26_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a26_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3737);

slaveregister_inst_acommand_0_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a26_a);

slaveregister_inst_ai_a3743_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3743 = slaveregister_inst_areg_rdata_a26_a_areg0 & (slaveregister_inst_acommand_0_local_a26_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_acommand_0_local_a26_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a26_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a26_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3743);

slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a941) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3743

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3743,
	datad => slaveregister_inst_ai_a941,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1068_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a941 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3737

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a941,
	datac => slaveregister_inst_ai_a3737,
	datad => slaveregister_inst_aMux_1068_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a26_a);

slaveregister_inst_ai_a3728_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3728 = slaveregister_inst_acommand_2_local_a26_a & (slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a26_a & slaveregister_inst_areg_rdata_a26_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a26_a,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3728);

slaveregister_inst_aMux_1068_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3728) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a941 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a941,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3728,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1068_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1068_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1068_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_areg_rdata_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1068_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1068_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1068_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1068_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_3_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a26_a);

slaveregister_inst_ai_a3713_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3713 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3713);

slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1068_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a941 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3713

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a3713,
	datac => slaveregister_inst_aMux_1068_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a941,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a26_a);

slaveregister_inst_ai_a3752_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3752 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3752);

slaveregister_inst_aMux_1068_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a941 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3752 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a941,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3752,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1068_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1068_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => slaveregister_inst_aMux_1068_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1068_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1068_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1068_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_1068_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1068_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22930_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22930 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a31743 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_1068_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22930);

slaveregister_inst_areg_rdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a26_a_areg0 = DFFE(slaveregister_inst_ai_a29185 & (slaveregister_inst_areg_rdata_a26_a_areg0 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22930) # !slaveregister_inst_ai_a29185 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a22930, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a29185,
	datab => slaveregister_inst_areg_rdata_a26_a_areg0,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a22930,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a26_a_areg0);

slaveregister_inst_acommand_2_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a27_a);

slaveregister_inst_ai_a3779_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3779 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a27_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3779);

slaveregister_inst_ai_a940_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a940 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a27_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a940);

slaveregister_inst_aMux_1067_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3779 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a940 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3779,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a940,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1067_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1067_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a27_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1067_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_1_a8);

slaveregister_inst_acom_ctrl_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a27_a);

slaveregister_inst_ai_a3815_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3815 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a27_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3815);

slaveregister_inst_aMux_1067_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a940) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3815 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3815,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a940,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1067_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1067_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1067_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_0_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a27_a);

slaveregister_inst_ai_a3806_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3806 = slaveregister_inst_areg_rdata_a27_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a27_a) # !slaveregister_inst_areg_rdata_a27_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3806);

slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a940) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3806

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3806,
	datad => slaveregister_inst_ai_a940,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a27_a);

slaveregister_inst_ai_a3800_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3800 = slaveregister_inst_acommand_1_local_a27_a & (slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a27_a & slaveregister_inst_areg_rdata_a27_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a27_a,
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3800);

slaveregister_inst_aMux_1067_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a940 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3800 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1067_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a940,
	datac => slaveregister_inst_ai_a3800,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a27_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a27_a);

slaveregister_inst_ai_a3788_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3788 = slaveregister_inst_areg_rdata_a27_a_areg0 & (slaveregister_inst_acommand_3_local_a27_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_acommand_3_local_a27_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a27_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3788);

slaveregister_inst_aMux_1067_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a940 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3788

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_1067_rtl_1_rtl_2_a8,
	datac => slaveregister_inst_ai_a940,
	datad => slaveregister_inst_ai_a3788,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1067_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1067_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1067_rtl_1_rtl_0_a1,
	datad => slaveregister_inst_aMux_1067_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1067_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1067_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1067_rtl_1_rtl_1_a8,
	datac => slaveregister_inst_aMux_1067_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_1067_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23092_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23092 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a # slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1067_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23092);

slaveregister_inst_areg_rdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a27_a_areg0 = DFFE(slaveregister_inst_ai_a31653 & (slaveregister_inst_ai_a23092 # slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_ai_a29185) # !slaveregister_inst_ai_a31653 & slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_ai_a29185, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31653,
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => slaveregister_inst_ai_a29185,
	datad => slaveregister_inst_ai_a23092,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a27_a_areg0);

slaveregister_inst_ai_a939_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a939 = slaveregister_inst_areg_rdata_a28_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a28_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a939);

slaveregister_inst_acom_ctrl_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a28_a);

slaveregister_inst_ai_a3878_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3878 = slaveregister_inst_areg_rdata_a28_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a28_a) # !slaveregister_inst_areg_rdata_a28_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3878);

slaveregister_inst_aMux_1066_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a939) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3878

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a939,
	datad => slaveregister_inst_ai_a3878,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1066_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1066_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_1066_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_3_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a28_a);

slaveregister_inst_ai_a3839_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3839 = slaveregister_inst_areg_rdata_a28_a_areg0 & (slaveregister_inst_acommand_3_local_a28_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a28_a_areg0 & slaveregister_inst_acommand_3_local_a28_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a28_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3839);

slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a28_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1066_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a939 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3839 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3839,
	datab => slaveregister_inst_aMux_1066_rtl_1_rtl_2_a8,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a939,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a28_a);

slaveregister_inst_ai_a3863_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3863 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_1_local_a28_a,
	datad => slaveregister_inst_areg_rdata_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3863);

slaveregister_inst_acommand_0_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a28_a);

slaveregister_inst_ai_a3869_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3869 = slaveregister_inst_acommand_0_local_a28_a & (slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a28_a & slaveregister_inst_areg_rdata_a28_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => slaveregister_inst_areg_rdata_a28_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3869);

slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a939 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3869 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a939,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3869,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1066_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a939 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3863 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3863,
	datab => slaveregister_inst_ai_a939,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_1066_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_0_a1);

FL_TDO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_TDO,
	combout => FL_TDO_acombout);

slaveregister_inst_ai_a3860_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3860 = slaveregister_inst_areg_rdata_a28_a_areg0 & (ahb_slave_inst_areg_write_areg0 # FL_TDO_acombout) # !slaveregister_inst_areg_rdata_a28_a_areg0 & !ahb_slave_inst_areg_write_areg0 & FL_TDO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => FL_TDO_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3860);

slaveregister_inst_acommand_2_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a28_a);

slaveregister_inst_ai_a3854_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3854 = slaveregister_inst_areg_rdata_a28_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a28_a) # !slaveregister_inst_areg_rdata_a28_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3854);

slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3854) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a939

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a939,
	datad => slaveregister_inst_ai_a3854,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1066_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3860 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a939

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3860,
	datac => slaveregister_inst_ai_a939,
	datad => slaveregister_inst_aMux_1066_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1066_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1066_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1066_rtl_1_rtl_0_a1,
	datad => slaveregister_inst_aMux_1066_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1066_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_1066_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_1066_rtl_1_rtl_3_a8,
	datac => slaveregister_inst_aMux_1066_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1066_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23257_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23257 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a31743 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_1066_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23257);

slaveregister_inst_areg_rdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a28_a_areg0 = DFFE(slaveregister_inst_ai_a29185 & (slaveregister_inst_areg_rdata_a28_a_areg0 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a23257) # !slaveregister_inst_ai_a29185 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a23257, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a29185,
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a23257,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a28_a_areg0);

slaveregister_inst_acom_ctrl_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a29_a);

slaveregister_inst_ai_a3941_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3941 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3941);

slaveregister_inst_ai_a938_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a938 = slaveregister_inst_areg_rdata_a29_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a938);

slaveregister_inst_aMux_1065_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a938) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3941 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a3941,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a938,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1065_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1065_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a29_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1065_rtl_1_rtl_3_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a29_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a29_a);

slaveregister_inst_ai_a3914_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3914 = slaveregister_inst_areg_rdata_a29_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a29_a) # !slaveregister_inst_areg_rdata_a29_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a29_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3914);

slaveregister_inst_aMux_1065_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a938 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3914 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1065_rtl_1_rtl_2_a8,
	datab => slaveregister_inst_ai_a938,
	datac => slaveregister_inst_ai_a3914,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a29_a);

slaveregister_inst_ai_a3926_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3926 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_1_local_a29_a,
	datad => slaveregister_inst_areg_rdata_a29_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3926);

slaveregister_inst_acommand_0_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a29_a);

slaveregister_inst_ai_a3932_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3932 = slaveregister_inst_areg_rdata_a29_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a29_a) # !slaveregister_inst_areg_rdata_a29_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a29_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3932);

slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a938 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3932 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3932,
	datab => slaveregister_inst_ai_a938,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1065_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a938 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3926 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3926,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_1065_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a938,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1065_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1065_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1065_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_1065_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_2_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a29_a);

slaveregister_inst_ai_a3905_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3905 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3905);

slaveregister_inst_aMux_1065_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3905) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a938

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a938,
	datad => slaveregister_inst_ai_a3905,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1065_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1065_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1065_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1065_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1065_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1065_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1065_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_1065_rtl_1_rtl_3_a8,
	datac => slaveregister_inst_aMux_1065_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_1065_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1065_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23419_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23419 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a31743 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_1065_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a31743 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a31743,
	datac => slaveregister_inst_aMux_1065_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23419);

slaveregister_inst_areg_rdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a29_a_areg0 = DFFE(slaveregister_inst_ai_a31653 & (slaveregister_inst_ai_a23419 # slaveregister_inst_ai_a29185 & slaveregister_inst_areg_rdata_a29_a_areg0) # !slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a29185 & slaveregister_inst_areg_rdata_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31653,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => slaveregister_inst_ai_a23419,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a29_a_areg0);

slaveregister_inst_acommand_3_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a30_a);

slaveregister_inst_ai_a3965_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3965 = slaveregister_inst_areg_rdata_a30_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a30_a) # !slaveregister_inst_areg_rdata_a30_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3965);

slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8);

slaveregister_inst_ai_a937_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a937 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a937);

slaveregister_inst_aMux_1064_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a937 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3965 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3965,
	datab => slaveregister_inst_aMux_1064_rtl_1_rtl_2_a8,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a937,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a30_a);

slaveregister_inst_ai_a3995_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3995 = slaveregister_inst_acommand_0_local_a30_a & (slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a30_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3995);

slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a937 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3995

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a937,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3995,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a30_a);

slaveregister_inst_ai_a3989_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3989 = slaveregister_inst_acommand_1_local_a30_a & (slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a30_a & slaveregister_inst_areg_rdata_a30_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a30_a,
	datac => slaveregister_inst_areg_rdata_a30_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3989);

slaveregister_inst_aMux_1064_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a937 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3989

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_1064_rtl_1_rtl_0_a0,
	datac => slaveregister_inst_ai_a3989,
	datad => slaveregister_inst_ai_a937,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a30_a);

slaveregister_inst_ai_a3980_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3980 = slaveregister_inst_acommand_2_local_a30_a & (slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a30_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a30_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3980);

slaveregister_inst_aMux_1064_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3980 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a937 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a937,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3980,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1064_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1064_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1064_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_1064_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1064_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1064_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_1064_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a30_a);

slaveregister_inst_ai_a4004_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4004 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a30_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4004);

slaveregister_inst_aMux_1064_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a937) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a4004 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a4004,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a937,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1064_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1064_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a30_a_areg0,
	datab => slaveregister_inst_aMux_1064_rtl_1_rtl_3_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1064_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1064_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1064_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_1064_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_1064_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23581_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23581 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a31743 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_1064_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23581);

slaveregister_inst_areg_rdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a30_a_areg0 = DFFE(slaveregister_inst_ai_a29185 & (slaveregister_inst_areg_rdata_a30_a_areg0 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a23581) # !slaveregister_inst_ai_a29185 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a23581, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a29185,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a23581,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a30_a_areg0);

slaveregister_inst_acom_ctrl_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a31_a);

slaveregister_inst_ai_a4067_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4067 = slaveregister_inst_areg_rdata_a31_a_areg0 & (slaveregister_inst_acom_ctrl_local_a31_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_acom_ctrl_local_a31_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a31_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4067);

slaveregister_inst_ai_a936_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a936 = slaveregister_inst_areg_rdata_a31_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a936);

slaveregister_inst_aMux_1063_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a936 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a4067 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a4067,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a936,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_1063_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_3_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1063_rtl_1_rtl_3_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1063_rtl_1_rtl_3_a0,
	datad => slaveregister_inst_areg_rdata_a31_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_2_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a31_a);

slaveregister_inst_ai_a4031_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4031 = slaveregister_inst_areg_rdata_a31_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a31_a) # !slaveregister_inst_areg_rdata_a31_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4031);

slaveregister_inst_aMux_1063_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a4031 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a936 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a4031,
	datac => slaveregister_inst_ai_a936,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_1063_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_1063_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_1063_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_areg_rdata_a31_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_3_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a31_a);

slaveregister_inst_ai_a4040_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4040 = slaveregister_inst_areg_rdata_a31_a_areg0 & (slaveregister_inst_acommand_3_local_a31_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_acommand_3_local_a31_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a31_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4040);

slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_areg_rdata_a31_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_1063_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a936 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a4040 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a936,
	datab => slaveregister_inst_ai_a4040,
	datac => slaveregister_inst_aMux_1063_rtl_1_rtl_2_a8,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a31_a);

slaveregister_inst_ai_a4052_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4052 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4052);

slaveregister_inst_acommand_0_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a31_a);

slaveregister_inst_ai_a4058_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4058 = slaveregister_inst_acommand_0_local_a31_a & (slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a31_a & slaveregister_inst_areg_rdata_a31_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a31_a,
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4058);

slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a936) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a4058

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a4058,
	datad => slaveregister_inst_ai_a936,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_1063_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a936 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a4052

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a4052,
	datac => slaveregister_inst_aMux_1063_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a936,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_1063_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_1063_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_1063_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_1063_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_1063_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_1063_rtl_1_rtl_1_a8 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1063_rtl_1_rtl_3_a8,
	datab => slaveregister_inst_aMux_1063_rtl_1_rtl_1_a8,
	datac => slaveregister_inst_aMux_1063_rtl_1_rtl_4_a0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23751_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23751 = slaveregister_inst_ai_a31743 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a # slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a31743 & slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31743,
	datab => slaveregister_inst_aMux_1063_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23751);

slaveregister_inst_areg_rdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a31_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a31_a_areg0 & (slaveregister_inst_ai_a29185 # slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a23751) # !slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_ai_a31653 & slaveregister_inst_ai_a23751, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a31_a_areg0,
	datab => slaveregister_inst_ai_a29185,
	datac => slaveregister_inst_ai_a31653,
	datad => slaveregister_inst_ai_a23751,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a31_a_areg0);

ahb_slave_inst_aSelect_619_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_619_a12 = ahb_slave_inst_amasterhresp_a0_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_amasterhresp_a0_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_619_a12);

ahb_slave_inst_aSelect_619_a136_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_619_a136 = !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5550",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_619_a136);

ahb_slave_inst_amasterhresp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhresp_a0_a_areg0 = DFFE(ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aSelect_619_a136 & (ahb_slave_inst_aSelect_619_a12 # !ahb_slave_inst_aslave_state_a662), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a11,
	datab => ahb_slave_inst_aSelect_619_a12,
	datac => ahb_slave_inst_aslave_state_a662,
	datad => ahb_slave_inst_aSelect_619_a136,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhresp_a0_a_areg0);

stripe_inst_alpm_instance_alcell_hresp0_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp0 = !ahb_slave_inst_amasterhresp_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => ahb_slave_inst_amasterhresp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp0);

stripe_inst_alpm_instance_alcell_hresp1_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp1 = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp1);

com_DAC_TX_inst_aCOM_TX_SLEEP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_TX_SLEEP_areg0);

com_DAC_TX_inst_ai_a226_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a226 = com_DAC_TX_inst_acnt_a2_a & slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a226);

com_DAC_TX_inst_ai_a223_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a223 = com_DAC_TX_inst_acnt_a3_a & slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a3_a,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a223);

com_DAC_TX_inst_ai_a229_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a229 = com_DAC_TX_inst_acnt_a1_a & slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a1_a,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a229);

com_DAC_TX_inst_aadd_28_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a1 = !com_DAC_TX_inst_acnt_a0_a
-- com_DAC_TX_inst_aadd_28_a1COUT = CARRY(com_DAC_TX_inst_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a1,
	cout => com_DAC_TX_inst_aadd_28_a1COUT);

com_DAC_TX_inst_aadd_28_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a2 = com_DAC_TX_inst_acnt_a1_a $ !com_DAC_TX_inst_aadd_28_a1COUT
-- com_DAC_TX_inst_aadd_28_a2COUT = CARRY(!com_DAC_TX_inst_acnt_a1_a & !com_DAC_TX_inst_aadd_28_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a1_a,
	cin => com_DAC_TX_inst_aadd_28_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a2,
	cout => com_DAC_TX_inst_aadd_28_a2COUT);

com_DAC_TX_inst_aadd_28_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a3 = com_DAC_TX_inst_acnt_a2_a $ com_DAC_TX_inst_aadd_28_a2COUT
-- com_DAC_TX_inst_aadd_28_a3COUT = CARRY(com_DAC_TX_inst_acnt_a2_a # !com_DAC_TX_inst_aadd_28_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	cin => com_DAC_TX_inst_aadd_28_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a3,
	cout => com_DAC_TX_inst_aadd_28_a3COUT);

com_DAC_TX_inst_aadd_28_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a4 = com_DAC_TX_inst_acnt_a3_a $ !com_DAC_TX_inst_aadd_28_a3COUT
-- com_DAC_TX_inst_aadd_28_a4COUT = CARRY(!com_DAC_TX_inst_acnt_a3_a & !com_DAC_TX_inst_aadd_28_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a3_a,
	cin => com_DAC_TX_inst_aadd_28_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a4,
	cout => com_DAC_TX_inst_aadd_28_a4COUT);

com_DAC_TX_inst_aadd_28_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a5 = com_DAC_TX_inst_acnt_a4_a $ com_DAC_TX_inst_aadd_28_a4COUT
-- com_DAC_TX_inst_aadd_28_a5COUT = CARRY(com_DAC_TX_inst_acnt_a4_a # !com_DAC_TX_inst_aadd_28_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	cin => com_DAC_TX_inst_aadd_28_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a5,
	cout => com_DAC_TX_inst_aadd_28_a5COUT);

com_DAC_TX_inst_ai_a570_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a570 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a5 & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_areduce_nor_26_a11,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_aadd_28_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a570);

com_DAC_TX_inst_ai_a220_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a220 = slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a220);

com_DAC_TX_inst_aadd_15_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a3 = com_DAC_TX_inst_acnt_a3_a $ com_DAC_TX_inst_aadd_15_a2COUT
-- com_DAC_TX_inst_aadd_15_a3COUT = CARRY(!com_DAC_TX_inst_aadd_15_a2COUT # !com_DAC_TX_inst_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a3_a,
	cin => com_DAC_TX_inst_aadd_15_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a3,
	cout => com_DAC_TX_inst_aadd_15_a3COUT);

com_DAC_TX_inst_aadd_15_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a4 = com_DAC_TX_inst_acnt_a4_a $ !com_DAC_TX_inst_aadd_15_a3COUT
-- com_DAC_TX_inst_aadd_15_a4COUT = CARRY(com_DAC_TX_inst_acnt_a4_a & !com_DAC_TX_inst_aadd_15_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	cin => com_DAC_TX_inst_aadd_15_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a4,
	cout => com_DAC_TX_inst_aadd_15_a4COUT);

com_DAC_TX_inst_ai_a683_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a683 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a4 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a51,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_aadd_15_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a683);

com_DAC_TX_inst_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a4_a = DFFE(com_DAC_TX_inst_ai_a220 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a570 # com_DAC_TX_inst_ai_a683), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a570,
	datac => com_DAC_TX_inst_ai_a220,
	datad => com_DAC_TX_inst_ai_a683,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a4_a);

com_DAC_TX_inst_aadd_15_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a5 = com_DAC_TX_inst_acnt_a5_a $ com_DAC_TX_inst_aadd_15_a4COUT
-- com_DAC_TX_inst_aadd_15_a5COUT = CARRY(!com_DAC_TX_inst_aadd_15_a4COUT # !com_DAC_TX_inst_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a5_a,
	cin => com_DAC_TX_inst_aadd_15_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a5,
	cout => com_DAC_TX_inst_aadd_15_a5COUT);

com_DAC_TX_inst_aadd_15_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a6 = com_DAC_TX_inst_acnt_a6_a $ !com_DAC_TX_inst_aadd_15_a5COUT
-- com_DAC_TX_inst_aadd_15_a6COUT = CARRY(com_DAC_TX_inst_acnt_a6_a & !com_DAC_TX_inst_aadd_15_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a6_a,
	cin => com_DAC_TX_inst_aadd_15_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a6,
	cout => com_DAC_TX_inst_aadd_15_a6COUT);

com_DAC_TX_inst_ai_a665_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a665 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a6 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a51,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_aadd_15_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a665);

com_DAC_TX_inst_aadd_28_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a6 = com_DAC_TX_inst_acnt_a5_a $ !com_DAC_TX_inst_aadd_28_a5COUT
-- com_DAC_TX_inst_aadd_28_a6COUT = CARRY(!com_DAC_TX_inst_acnt_a5_a & !com_DAC_TX_inst_aadd_28_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a5_a,
	cin => com_DAC_TX_inst_aadd_28_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a6,
	cout => com_DAC_TX_inst_aadd_28_a6COUT);

com_DAC_TX_inst_aadd_28_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a7 = com_DAC_TX_inst_acnt_a6_a $ com_DAC_TX_inst_aadd_28_a6COUT
-- com_DAC_TX_inst_aadd_28_a7COUT = CARRY(com_DAC_TX_inst_acnt_a6_a # !com_DAC_TX_inst_aadd_28_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a6_a,
	cin => com_DAC_TX_inst_aadd_28_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a7,
	cout => com_DAC_TX_inst_aadd_28_a7COUT);

com_DAC_TX_inst_ai_a547_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a547 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a7 & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_26_a6,
	datac => com_DAC_TX_inst_areduce_nor_26_a11,
	datad => com_DAC_TX_inst_aadd_28_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a547);

com_DAC_TX_inst_ai_a214_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a214 = com_DAC_TX_inst_acnt_a6_a & !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a6_a,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a214);

com_DAC_TX_inst_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a6_a = DFFE(com_DAC_TX_inst_ai_a214 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a665 # com_DAC_TX_inst_ai_a547), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a665,
	datab => com_DAC_TX_inst_ai_a547,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => com_DAC_TX_inst_ai_a214,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a6_a);

com_DAC_TX_inst_areduce_nor_14_a59_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a59 = com_DAC_TX_inst_acnt_a7_a # !com_DAC_TX_inst_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_acnt_a6_a,
	datad => com_DAC_TX_inst_acnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a59);

com_DAC_TX_inst_areduce_nor_14_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14 = com_DAC_TX_inst_areduce_nor_14_a51 # com_DAC_TX_inst_areduce_nor_14_a59 # !com_DAC_TX_inst_acnt_a5_a # !com_DAC_TX_inst_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_areduce_nor_14_a51,
	datad => com_DAC_TX_inst_areduce_nor_14_a59,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14);

com_DAC_TX_inst_aadd_15_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a7 = com_DAC_TX_inst_aadd_15_a6COUT $ !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_acnt_a7_a,
	cin => com_DAC_TX_inst_aadd_15_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a7);

com_DAC_TX_inst_ai_a656_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a656 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a7 # !com_DAC_TX_inst_areduce_nor_14)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_14,
	datad => com_DAC_TX_inst_aadd_15_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a656);

com_DAC_TX_inst_ai_a520_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a520 = !slaveregister_inst_acommand_1_local_a1_a # !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_acnt_a7_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a520);

com_DAC_TX_inst_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a7_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_ai_a656 & !com_DAC_TX_inst_ai_a539 # !slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_ai_a520, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0257",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a656,
	datac => com_DAC_TX_inst_ai_a539,
	datad => com_DAC_TX_inst_ai_a520,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a7_a);

com_DAC_TX_inst_areduce_nor_14_a46_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a46 = com_DAC_TX_inst_acnt_a7_a # !com_DAC_TX_inst_acnt_a6_a # !com_DAC_TX_inst_acnt_a5_a # !com_DAC_TX_inst_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_acnt_a6_a,
	datad => com_DAC_TX_inst_acnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a46);

com_DAC_TX_inst_aadd_15_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a0 = !com_DAC_TX_inst_acnt_a0_a
-- com_DAC_TX_inst_aadd_15_a0COUT = CARRY(com_DAC_TX_inst_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a0,
	cout => com_DAC_TX_inst_aadd_15_a0COUT);

com_DAC_TX_inst_ai_a719_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a719 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a0 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a51,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_aadd_15_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a719);

com_DAC_TX_inst_ai_a232_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a232 = com_DAC_TX_inst_acnt_a0_a & !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a0_a,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a232);

com_DAC_TX_inst_ai_a602_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a602 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a1 & (com_DAC_TX_inst_areduce_nor_26_a11 # com_DAC_TX_inst_areduce_nor_26_a6)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_26_a11,
	datac => com_DAC_TX_inst_areduce_nor_26_a6,
	datad => com_DAC_TX_inst_aadd_28_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a602);

com_DAC_TX_inst_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a0_a = DFFE(com_DAC_TX_inst_ai_a232 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a719 # com_DAC_TX_inst_ai_a602), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a719,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a232,
	datad => com_DAC_TX_inst_ai_a602,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a0_a);

com_DAC_TX_inst_aadd_15_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a1 = com_DAC_TX_inst_acnt_a1_a $ com_DAC_TX_inst_aadd_15_a0COUT
-- com_DAC_TX_inst_aadd_15_a1COUT = CARRY(!com_DAC_TX_inst_aadd_15_a0COUT # !com_DAC_TX_inst_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a1_a,
	cin => com_DAC_TX_inst_aadd_15_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a1,
	cout => com_DAC_TX_inst_aadd_15_a1COUT);

com_DAC_TX_inst_ai_a710_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a710 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a1 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_15_a1,
	datab => com_DAC_TX_inst_areduce_nor_14_a51,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_14_a46,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a710);

com_DAC_TX_inst_ai_a594_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a594 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a2 & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_aadd_28_a2,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a594);

com_DAC_TX_inst_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a1_a = DFFE(com_DAC_TX_inst_ai_a229 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a710 # com_DAC_TX_inst_ai_a594), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a229,
	datab => com_DAC_TX_inst_ai_a710,
	datac => com_DAC_TX_inst_ai_a594,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a1_a);

com_DAC_TX_inst_aadd_15_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a2 = com_DAC_TX_inst_acnt_a2_a $ !com_DAC_TX_inst_aadd_15_a1COUT
-- com_DAC_TX_inst_aadd_15_a2COUT = CARRY(com_DAC_TX_inst_acnt_a2_a & !com_DAC_TX_inst_aadd_15_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	cin => com_DAC_TX_inst_aadd_15_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a2,
	cout => com_DAC_TX_inst_aadd_15_a2COUT);

com_DAC_TX_inst_ai_a692_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a692 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a3 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_15_a3,
	datab => com_DAC_TX_inst_areduce_nor_14_a51,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_14_a46,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a692);

com_DAC_TX_inst_ai_a578_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a578 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a4 & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_areduce_nor_26_a11,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_aadd_28_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a578);

com_DAC_TX_inst_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a3_a = DFFE(com_DAC_TX_inst_ai_a223 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a692 # com_DAC_TX_inst_ai_a578), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a223,
	datab => com_DAC_TX_inst_ai_a692,
	datac => com_DAC_TX_inst_ai_a578,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a3_a);

com_DAC_TX_inst_areduce_nor_26_a11_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_26_a11 = com_DAC_TX_inst_acnt_a2_a # com_DAC_TX_inst_acnt_a3_a # com_DAC_TX_inst_acnt_a0_a # com_DAC_TX_inst_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_acnt_a3_a,
	datac => com_DAC_TX_inst_acnt_a0_a,
	datad => com_DAC_TX_inst_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_26_a11);

com_DAC_TX_inst_aup_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aup = DFFE(com_DAC_TX_inst_aup & com_DAC_TX_inst_areduce_nor_14 # !com_DAC_TX_inst_aup & !com_DAC_TX_inst_areduce_nor_26_a6 & !com_DAC_TX_inst_areduce_nor_26_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD01",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_26_a11,
	datad => com_DAC_TX_inst_areduce_nor_14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aup);

com_DAC_TX_inst_ai_a586_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a586 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a3 & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_aadd_28_a3,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a586);

com_DAC_TX_inst_ai_a701_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a701 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a2 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a51,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_14_a46,
	datad => com_DAC_TX_inst_aadd_15_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a701);

com_DAC_TX_inst_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a2_a = DFFE(com_DAC_TX_inst_ai_a226 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a586 # com_DAC_TX_inst_ai_a701), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a226,
	datac => com_DAC_TX_inst_ai_a586,
	datad => com_DAC_TX_inst_ai_a701,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a2_a);

com_DAC_TX_inst_areduce_nor_14_a51_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a51 = !com_DAC_TX_inst_acnt_a1_a # !com_DAC_TX_inst_acnt_a0_a # !com_DAC_TX_inst_acnt_a3_a # !com_DAC_TX_inst_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_acnt_a3_a,
	datac => com_DAC_TX_inst_acnt_a0_a,
	datad => com_DAC_TX_inst_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a51);

com_DAC_TX_inst_ai_a674_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a674 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a5 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a51,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_aadd_15_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a674);

com_DAC_TX_inst_ai_a562_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a562 = com_DAC_TX_inst_aadd_28_a6 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a6,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a562);

com_DAC_TX_inst_ai_a217_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a217 = com_DAC_TX_inst_acnt_a5_a & !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a217);

com_DAC_TX_inst_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a5_a = DFFE(com_DAC_TX_inst_ai_a217 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a674 # com_DAC_TX_inst_ai_a562), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a674,
	datac => com_DAC_TX_inst_ai_a562,
	datad => com_DAC_TX_inst_ai_a217,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a5_a);

com_DAC_TX_inst_areduce_nor_26_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_26_a6 = com_DAC_TX_inst_acnt_a5_a # com_DAC_TX_inst_acnt_a6_a # com_DAC_TX_inst_acnt_a4_a # !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a5_a,
	datab => com_DAC_TX_inst_acnt_a6_a,
	datac => com_DAC_TX_inst_acnt_a4_a,
	datad => com_DAC_TX_inst_acnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_26_a6);

com_DAC_TX_inst_aadd_28_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a8 = com_DAC_TX_inst_aadd_28_a7COUT $ com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_acnt_a7_a,
	cin => com_DAC_TX_inst_aadd_28_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a8);

com_DAC_TX_inst_ai_a539_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a539 = !com_DAC_TX_inst_aup & com_DAC_TX_inst_aadd_28_a8 & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_aadd_28_a8,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a539);

com_DAC_TX_inst_aadd_97_rtl_1_a397_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_rtl_1_a397 = !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_ai_a4855,
	datad => com_DAC_TX_inst_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_rtl_1_a397);

com_DAC_TX_inst_ai_a609_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a609 = com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9 # !slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a609);

com_DAC_TX_inst_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a8 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_astate_a8 # !slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_ai_a609 & (com_DAC_TX_inst_ai_a4727 # com_DAC_TX_inst_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_ai_a609,
	datad => com_DAC_TX_inst_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a8);

com_DAC_TX_inst_ai_a466_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a466 = com_DAC_TX_inst_astate_a10 & (slaveregister_inst_acommand_1_local_a0_a # !com_DAC_TX_inst_ai_a4727 & slaveregister_inst_acommand_1_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => slaveregister_inst_acommand_1_local_a1_a,
	datac => com_DAC_TX_inst_astate_a10,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a466);

com_DAC_TX_inst_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a10 = DFFE(com_DAC_TX_inst_ai_a466 # com_DAC_TX_inst_aSelect_139_a10 & !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_139_a10,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => com_DAC_TX_inst_ai_a466,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a10);

com_DAC_TX_inst_aadd_50_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_50_a10 = com_DAC_TX_inst_await_cnt_a0_a $ !com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_50_a10);

com_DAC_TX_inst_ai_a505_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a505 = !com_DAC_TX_inst_aadd_50_a10 & (!com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_50_a10,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a505);

com_DAC_TX_inst_ai_a640_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a640 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_ai_a4855 # !com_DAC_TX_inst_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a640);

com_DAC_TX_inst_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a1_a = DFFE(!com_DAC_TX_inst_aSelect_139_a10 & !com_DAC_TX_inst_ai_a505 & slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_ai_a640, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_139_a10,
	datab => com_DAC_TX_inst_ai_a505,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => com_DAC_TX_inst_ai_a640,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a1_a);

com_DAC_TX_inst_ai_a4730_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4730 = com_DAC_TX_inst_await_cnt_a1_a & !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a1_a,
	datac => com_DAC_TX_inst_await_cnt_a0_a,
	datad => com_DAC_TX_inst_await_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4730);

com_DAC_TX_inst_ai_a485_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a485 = com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_await_cnt_a3_a & !com_DAC_TX_inst_ai_a4730 # !com_DAC_TX_inst_astate_a8 & (com_DAC_TX_inst_await_cnt_a3_a $ !com_DAC_TX_inst_ai_a4730)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "500D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_ai_a4730,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a485);

com_DAC_TX_inst_ai_a622_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a622 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_ai_a4855 # !com_DAC_TX_inst_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_await_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a622);

com_DAC_TX_inst_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a3_a = DFFE(slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_ai_a485 & !com_DAC_TX_inst_ai_a622 & !com_DAC_TX_inst_aSelect_139_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_ai_a485,
	datac => com_DAC_TX_inst_ai_a622,
	datad => com_DAC_TX_inst_aSelect_139_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a3_a);

com_DAC_TX_inst_ai_a4844_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4844 = com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_astate_a10 & (!com_DAC_TX_inst_ai_a4730 # !com_DAC_TX_inst_await_cnt_a3_a) # !com_DAC_TX_inst_astate_a8 & (!com_DAC_TX_inst_ai_a4730 # !com_DAC_TX_inst_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0DDD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_ai_a4730,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4844);

com_DAC_TX_inst_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a0_a = DFFE(slaveregister_inst_acommand_1_local_a1_a & (com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_aadd_97_rtl_1_a397 # !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_ai_a4844), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_aadd_97_rtl_1_a397,
	datac => com_DAC_TX_inst_await_cnt_a0_a,
	datad => com_DAC_TX_inst_ai_a4844,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a0_a);

com_DAC_TX_inst_aadd_50_a76_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_50_a76 = !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datad => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_50_a76);

com_DAC_TX_inst_aSelect_139_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_139_a10 = com_DAC_TX_inst_await_cnt_a2_a & com_DAC_TX_inst_aadd_50_a76 & com_DAC_TX_inst_await_cnt_a3_a & !com_DAC_TX_inst_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a2_a,
	datab => com_DAC_TX_inst_aadd_50_a76,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_139_a10);

com_DAC_TX_inst_ai_a631_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a631 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_ai_a4855 # !com_DAC_TX_inst_await_cnt_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_await_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a631);

com_DAC_TX_inst_aadd_50_a15_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_50_a15 = com_DAC_TX_inst_await_cnt_a2_a $ (!com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C3F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a2_a,
	datad => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_50_a15);

com_DAC_TX_inst_ai_a495_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a495 = !com_DAC_TX_inst_aadd_50_a15 & (!com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0705",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_aadd_50_a15,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a495);

com_DAC_TX_inst_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a2_a = DFFE(slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_aSelect_139_a10 & !com_DAC_TX_inst_ai_a631 & !com_DAC_TX_inst_ai_a495, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_aSelect_139_a10,
	datac => com_DAC_TX_inst_ai_a631,
	datad => com_DAC_TX_inst_ai_a495,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a2_a);

com_DAC_TX_inst_ai_a4727_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4727 = com_DAC_TX_inst_await_cnt_a2_a & !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a3_a & com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a2_a,
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4727);

com_DAC_TX_inst_await_cnt_l_a10_a_a126_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a_a126 = slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a1_a,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_await_cnt_l_a10_a_a126);

com_DAC_TX_inst_ai_a456_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a456 = com_DAC_TX_inst_astate_a9 & (slaveregister_inst_acommand_1_local_a0_a # !com_DAC_TX_inst_ai_a4855 & slaveregister_inst_acommand_1_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a4855,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a456);

com_DAC_TX_inst_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a9 = DFFE(com_DAC_TX_inst_ai_a456 # com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_await_cnt_l_a10_a_a126 & com_DAC_TX_inst_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => com_DAC_TX_inst_await_cnt_l_a10_a_a126,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_ai_a456,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a9);

com_DAC_TX_inst_aSelect_143_a105_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_143_a105 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4727 # com_DAC_TX_inst_await_cnt_l_a10_a) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_l_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_143_a105);

com_DAC_TX_inst_aSelect_144_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_144_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4727 # com_DAC_TX_inst_await_cnt_l_a9_a) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_l_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_144_a103);

com_DAC_TX_inst_aSelect_147_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_147_a103 = com_DAC_TX_inst_await_cnt_l_a6_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a6_a & com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a6_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_147_a103);

com_DAC_TX_inst_aSelect_148_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_148_a103 = com_DAC_TX_inst_await_cnt_l_a5_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a5_a & com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a5_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_148_a103);

com_DAC_TX_inst_aSelect_153_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_153_a10 = com_DAC_TX_inst_await_cnt_l_a0_a & (com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_ai_a4727 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_l_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_153_a10);

com_DAC_TX_inst_aadd_97_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a1 = !com_DAC_TX_inst_await_cnt_l_a0_a
-- com_DAC_TX_inst_aadd_97_a1COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a1,
	cout => com_DAC_TX_inst_aadd_97_a1COUT);

com_DAC_TX_inst_await_cnt_l_a10_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a_a1 = slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_await_cnt_l_a10_a_a1);

com_DAC_TX_inst_await_cnt_l_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a0_a = DFFE(com_DAC_TX_inst_aSelect_153_a10 # com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a1 & !com_DAC_TX_inst_ai_a4855, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_153_a10,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aadd_97_a1,
	datad => com_DAC_TX_inst_ai_a4855,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a0_a);

com_DAC_TX_inst_aadd_97_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a2 = com_DAC_TX_inst_await_cnt_l_a1_a $ !com_DAC_TX_inst_aadd_97_a1COUT
-- com_DAC_TX_inst_aadd_97_a2COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a1_a & !com_DAC_TX_inst_aadd_97_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a1_a,
	cin => com_DAC_TX_inst_aadd_97_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a2,
	cout => com_DAC_TX_inst_aadd_97_a2COUT);

com_DAC_TX_inst_aSelect_152_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_152_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4727 # com_DAC_TX_inst_await_cnt_l_a1_a) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_ai_a4727,
	datad => com_DAC_TX_inst_await_cnt_l_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_152_a103);

com_DAC_TX_inst_await_cnt_l_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a1_a = DFFE(com_DAC_TX_inst_aSelect_152_a103 # com_DAC_TX_inst_aadd_97_a2 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a2,
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_aSelect_152_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a1_a);

com_DAC_TX_inst_aadd_97_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a3 = com_DAC_TX_inst_await_cnt_l_a2_a $ com_DAC_TX_inst_aadd_97_a2COUT
-- com_DAC_TX_inst_aadd_97_a3COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a2_a # !com_DAC_TX_inst_aadd_97_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a2_a,
	cin => com_DAC_TX_inst_aadd_97_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a3,
	cout => com_DAC_TX_inst_aadd_97_a3COUT);

com_DAC_TX_inst_aSelect_151_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_151_a103 = com_DAC_TX_inst_await_cnt_l_a2_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a2_a & com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a2_a,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_ai_a4727,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_151_a103);

com_DAC_TX_inst_await_cnt_l_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a2_a = DFFE(com_DAC_TX_inst_aSelect_151_a103 # com_DAC_TX_inst_aadd_97_a3 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a3,
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_aSelect_151_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a2_a);

com_DAC_TX_inst_aadd_97_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a4 = com_DAC_TX_inst_await_cnt_l_a3_a $ !com_DAC_TX_inst_aadd_97_a3COUT
-- com_DAC_TX_inst_aadd_97_a4COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a3_a & !com_DAC_TX_inst_aadd_97_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a3_a,
	cin => com_DAC_TX_inst_aadd_97_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a4,
	cout => com_DAC_TX_inst_aadd_97_a4COUT);

com_DAC_TX_inst_aSelect_150_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_150_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4727 # com_DAC_TX_inst_await_cnt_l_a3_a) # !com_DAC_TX_inst_astate_a10 & com_DAC_TX_inst_await_cnt_l_a3_a & !com_DAC_TX_inst_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8F8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_await_cnt_l_a3_a,
	datad => com_DAC_TX_inst_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_150_a103);

com_DAC_TX_inst_await_cnt_l_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a3_a = DFFE(com_DAC_TX_inst_aSelect_150_a103 # !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4855,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aadd_97_a4,
	datad => com_DAC_TX_inst_aSelect_150_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a3_a);

com_DAC_TX_inst_aadd_97_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a5 = com_DAC_TX_inst_await_cnt_l_a4_a $ com_DAC_TX_inst_aadd_97_a4COUT
-- com_DAC_TX_inst_aadd_97_a5COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a4_a # !com_DAC_TX_inst_aadd_97_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a4_a,
	cin => com_DAC_TX_inst_aadd_97_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a5,
	cout => com_DAC_TX_inst_aadd_97_a5COUT);

com_DAC_TX_inst_aSelect_149_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_149_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4727 # com_DAC_TX_inst_await_cnt_l_a4_a) # !com_DAC_TX_inst_astate_a10 & com_DAC_TX_inst_await_cnt_l_a4_a & !com_DAC_TX_inst_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8F8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_ai_a4727,
	datac => com_DAC_TX_inst_await_cnt_l_a4_a,
	datad => com_DAC_TX_inst_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_149_a103);

com_DAC_TX_inst_await_cnt_l_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a4_a = DFFE(com_DAC_TX_inst_aSelect_149_a103 # !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4855,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aadd_97_a5,
	datad => com_DAC_TX_inst_aSelect_149_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a4_a);

com_DAC_TX_inst_aadd_97_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a6 = com_DAC_TX_inst_await_cnt_l_a5_a $ !com_DAC_TX_inst_aadd_97_a5COUT
-- com_DAC_TX_inst_aadd_97_a6COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a5_a & !com_DAC_TX_inst_aadd_97_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a5_a,
	cin => com_DAC_TX_inst_aadd_97_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a6,
	cout => com_DAC_TX_inst_aadd_97_a6COUT);

com_DAC_TX_inst_await_cnt_l_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a5_a = DFFE(com_DAC_TX_inst_aSelect_148_a103 # com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_aadd_97_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_aSelect_148_a103,
	datac => com_DAC_TX_inst_ai_a4855,
	datad => com_DAC_TX_inst_aadd_97_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a5_a);

com_DAC_TX_inst_aadd_97_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a7 = com_DAC_TX_inst_await_cnt_l_a6_a $ com_DAC_TX_inst_aadd_97_a6COUT
-- com_DAC_TX_inst_aadd_97_a7COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a6_a # !com_DAC_TX_inst_aadd_97_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a6_a,
	cin => com_DAC_TX_inst_aadd_97_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a7,
	cout => com_DAC_TX_inst_aadd_97_a7COUT);

com_DAC_TX_inst_await_cnt_l_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a6_a = DFFE(com_DAC_TX_inst_aSelect_147_a103 # com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_aadd_97_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_aSelect_147_a103,
	datac => com_DAC_TX_inst_ai_a4855,
	datad => com_DAC_TX_inst_aadd_97_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a6_a);

com_DAC_TX_inst_aadd_97_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a8 = com_DAC_TX_inst_await_cnt_l_a7_a $ !com_DAC_TX_inst_aadd_97_a7COUT
-- com_DAC_TX_inst_aadd_97_a8COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a7_a & !com_DAC_TX_inst_aadd_97_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a7_a,
	cin => com_DAC_TX_inst_aadd_97_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a8,
	cout => com_DAC_TX_inst_aadd_97_a8COUT);

com_DAC_TX_inst_aSelect_146_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_146_a103 = com_DAC_TX_inst_await_cnt_l_a7_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a7_a & com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a7_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_146_a103);

com_DAC_TX_inst_await_cnt_l_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a7_a = DFFE(com_DAC_TX_inst_aSelect_146_a103 # com_DAC_TX_inst_aadd_97_a8 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a8,
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_aSelect_146_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a7_a);

com_DAC_TX_inst_aadd_97_a9_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a9 = com_DAC_TX_inst_await_cnt_l_a8_a $ com_DAC_TX_inst_aadd_97_a8COUT
-- com_DAC_TX_inst_aadd_97_a9COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a8_a # !com_DAC_TX_inst_aadd_97_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a8_a,
	cin => com_DAC_TX_inst_aadd_97_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a9,
	cout => com_DAC_TX_inst_aadd_97_a9COUT);

com_DAC_TX_inst_aSelect_145_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_145_a103 = com_DAC_TX_inst_await_cnt_l_a8_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a8_a & com_DAC_TX_inst_ai_a4727 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4727,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a8_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_145_a103);

com_DAC_TX_inst_await_cnt_l_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a8_a = DFFE(com_DAC_TX_inst_aSelect_145_a103 # com_DAC_TX_inst_aadd_97_a9 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a9,
	datab => com_DAC_TX_inst_ai_a4855,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_aSelect_145_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a8_a);

com_DAC_TX_inst_aadd_97_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a10 = com_DAC_TX_inst_await_cnt_l_a9_a $ !com_DAC_TX_inst_aadd_97_a9COUT
-- com_DAC_TX_inst_aadd_97_a10COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a9_a & !com_DAC_TX_inst_aadd_97_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a9_a,
	cin => com_DAC_TX_inst_aadd_97_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a10,
	cout => com_DAC_TX_inst_aadd_97_a10COUT);

com_DAC_TX_inst_await_cnt_l_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a9_a = DFFE(com_DAC_TX_inst_aSelect_144_a103 # com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_aadd_97_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_144_a103,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4855,
	datad => com_DAC_TX_inst_aadd_97_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a9_a);

com_DAC_TX_inst_aadd_97_a11_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a11 = com_DAC_TX_inst_aadd_97_a10COUT $ com_DAC_TX_inst_await_cnt_l_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_await_cnt_l_a10_a,
	cin => com_DAC_TX_inst_aadd_97_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a11);

com_DAC_TX_inst_await_cnt_l_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a = DFFE(com_DAC_TX_inst_aSelect_143_a105 # !com_DAC_TX_inst_ai_a4855 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4855,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aSelect_143_a105,
	datad => com_DAC_TX_inst_aadd_97_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a10_a);

com_DAC_TX_inst_ai_a4754_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4754 = !com_DAC_TX_inst_await_cnt_l_a3_a & !com_DAC_TX_inst_await_cnt_l_a6_a & !com_DAC_TX_inst_await_cnt_l_a4_a & !com_DAC_TX_inst_await_cnt_l_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a3_a,
	datab => com_DAC_TX_inst_await_cnt_l_a6_a,
	datac => com_DAC_TX_inst_await_cnt_l_a4_a,
	datad => com_DAC_TX_inst_await_cnt_l_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => com_DAC_TX_inst_ai_a4754);

com_DAC_TX_inst_ai_a4856_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4856 = (!com_DAC_TX_inst_await_cnt_l_a1_a & !com_DAC_TX_inst_await_cnt_l_a0_a & !com_DAC_TX_inst_await_cnt_l_a2_a) & CASCADE(com_DAC_TX_inst_ai_a4754)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a1_a,
	datac => com_DAC_TX_inst_await_cnt_l_a0_a,
	datad => com_DAC_TX_inst_await_cnt_l_a2_a,
	cascin => com_DAC_TX_inst_ai_a4754,
	devclrn => devclrn,
	devpor => devpor,
	cascout => com_DAC_TX_inst_ai_a4856);

com_DAC_TX_inst_ai_a4855_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4855 = (!com_DAC_TX_inst_await_cnt_l_a10_a & !com_DAC_TX_inst_await_cnt_l_a7_a & !com_DAC_TX_inst_await_cnt_l_a8_a & !com_DAC_TX_inst_await_cnt_l_a9_a) & CASCADE(com_DAC_TX_inst_ai_a4856)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a10_a,
	datab => com_DAC_TX_inst_await_cnt_l_a7_a,
	datac => com_DAC_TX_inst_await_cnt_l_a8_a,
	datad => com_DAC_TX_inst_await_cnt_l_a9_a,
	cascin => com_DAC_TX_inst_ai_a4856,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4855);

com_DAC_TX_inst_anormal_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal_a1 = slaveregister_inst_acommand_1_local_a1_a & com_DAC_TX_inst_astate_a9 & !slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datac => com_DAC_TX_inst_astate_a9,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_anormal_a1);

com_DAC_TX_inst_anormal_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal = DFFE(com_DAC_TX_inst_anormal $ com_DAC_TX_inst_ai_a4855, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_anormal_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_anormal,
	datad => com_DAC_TX_inst_ai_a4855,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_anormal_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_anormal);

com_DAC_TX_inst_ai_a4746_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4746 = com_DAC_TX_inst_astate_a9 # !slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_astate_a9,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4746);

com_DAC_TX_inst_ai_a509_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a509 = com_DAC_TX_inst_ai_a4746 # com_DAC_TX_inst_anormal & !com_DAC_TX_inst_astate_a8 # !com_DAC_TX_inst_anormal & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF72",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_anormal,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_ai_a4746,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a509);

com_DAC_TX_inst_aCOM_DB_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a13_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a539 # com_DAC_TX_inst_ai_a656) # !slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a509, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a539,
	datab => com_DAC_TX_inst_ai_a656,
	datac => com_DAC_TX_inst_ai_a509,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a13_a_areg0);

com_DAC_TX_inst_ai_a560_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a560 = com_DAC_TX_inst_await_cnt_l_a10_a_a126 & (com_DAC_TX_inst_anormal & !com_DAC_TX_inst_astate_a8 # !com_DAC_TX_inst_anormal & com_DAC_TX_inst_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_anormal,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_await_cnt_l_a10_a_a126,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a560);

com_DAC_TX_inst_aCOM_DB_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a12_a_areg0 = DFFE(com_DAC_TX_inst_ai_a560 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a547 # com_DAC_TX_inst_ai_a665), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a547,
	datac => com_DAC_TX_inst_ai_a665,
	datad => com_DAC_TX_inst_ai_a560,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a12_a_areg0);

com_DAC_TX_inst_aCOM_DB_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a11_a_areg0 = DFFE(com_DAC_TX_inst_ai_a560 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a562 # com_DAC_TX_inst_ai_a674), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a560,
	datab => com_DAC_TX_inst_ai_a562,
	datac => com_DAC_TX_inst_ai_a674,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a11_a_areg0);

com_DAC_TX_inst_aCOM_DB_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a10_a_areg0 = DFFE(com_DAC_TX_inst_ai_a560 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a570 # com_DAC_TX_inst_ai_a683), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a560,
	datab => com_DAC_TX_inst_ai_a570,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => com_DAC_TX_inst_ai_a683,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a10_a_areg0);

com_DAC_TX_inst_aCOM_DB_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a9_a_areg0 = DFFE(com_DAC_TX_inst_ai_a560 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a578 # com_DAC_TX_inst_ai_a692), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a560,
	datac => com_DAC_TX_inst_ai_a578,
	datad => com_DAC_TX_inst_ai_a692,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a9_a_areg0);

com_DAC_TX_inst_aCOM_DB_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a8_a_areg0 = DFFE(com_DAC_TX_inst_ai_a560 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a586 # com_DAC_TX_inst_ai_a701), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a586,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a560,
	datad => com_DAC_TX_inst_ai_a701,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a8_a_areg0);

com_DAC_TX_inst_aCOM_DB_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a7_a_areg0 = DFFE(com_DAC_TX_inst_ai_a560 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a594 # com_DAC_TX_inst_ai_a710), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_ai_a560,
	datac => com_DAC_TX_inst_ai_a594,
	datad => com_DAC_TX_inst_ai_a710,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a7_a_areg0);

com_DAC_TX_inst_ai_a208_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a208 = !com_DAC_TX_inst_astate_a9 & !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a208);

com_DAC_TX_inst_aCOM_DB_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a6_a_areg0 = DFFE(com_DAC_TX_inst_ai_a208 # slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a719 # com_DAC_TX_inst_ai_a602), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a719,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a208,
	datad => com_DAC_TX_inst_ai_a602,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a6_a_areg0);

inst_rs486_aHDV_RxENA_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_RxENA_areg0 = DFFE(slaveregister_inst_acommand_1_local_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_1_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_RxENA_areg0);

inst_rs486_aSelect_229_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aSelect_229_a19 = !inst_rs486_astate_a10 & inst_rs486_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_rs486_astate_a10,
	datad => inst_rs486_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aSelect_229_a19);

inst_rs486_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a1 = !inst_rs486_acount_a0_a
-- inst_rs486_aadd_6_a1COUT = CARRY(inst_rs486_acount_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a1,
	cout => inst_rs486_aadd_6_a1COUT);

inst_rs486_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a0_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a1 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a0_a);

inst_rs486_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a2 = inst_rs486_acount_a1_a $ !inst_rs486_aadd_6_a1COUT
-- inst_rs486_aadd_6_a2COUT = CARRY(!inst_rs486_acount_a1_a & !inst_rs486_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a1_a,
	cin => inst_rs486_aadd_6_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a2,
	cout => inst_rs486_aadd_6_a2COUT);

inst_rs486_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a1_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a2 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a1_a);

inst_rs486_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a3 = inst_rs486_acount_a2_a $ !inst_rs486_aadd_6_a2COUT
-- inst_rs486_aadd_6_a3COUT = CARRY(!inst_rs486_aadd_6_a2COUT # !inst_rs486_acount_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a2_a,
	cin => inst_rs486_aadd_6_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a3,
	cout => inst_rs486_aadd_6_a3COUT);

inst_rs486_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a2_a = DFFE(inst_rs486_aSelect_229_a19 & (inst_rs486_ai_a588 # !inst_rs486_aadd_6_a3 # !inst_rs486_astate_a9) # !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & !inst_rs486_aadd_6_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4CF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a2_a);

inst_rs486_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a4 = inst_rs486_acount_a3_a $ !inst_rs486_aadd_6_a3COUT
-- inst_rs486_aadd_6_a4COUT = CARRY(!inst_rs486_acount_a3_a & !inst_rs486_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a3_a,
	cin => inst_rs486_aadd_6_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a4,
	cout => inst_rs486_aadd_6_a4COUT);

inst_rs486_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a3_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a4 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a3_a);

inst_rs486_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a5 = inst_rs486_acount_a4_a $ inst_rs486_aadd_6_a4COUT
-- inst_rs486_aadd_6_a5COUT = CARRY(inst_rs486_acount_a4_a # !inst_rs486_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a4_a,
	cin => inst_rs486_aadd_6_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a5,
	cout => inst_rs486_aadd_6_a5COUT);

inst_rs486_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a4_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a5) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a4_a);

inst_rs486_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a6 = inst_rs486_acount_a5_a $ !inst_rs486_aadd_6_a5COUT
-- inst_rs486_aadd_6_a6COUT = CARRY(!inst_rs486_acount_a5_a & !inst_rs486_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a5_a,
	cin => inst_rs486_aadd_6_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a6,
	cout => inst_rs486_aadd_6_a6COUT);

inst_rs486_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a5_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a6 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a5_a);

inst_rs486_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a7 = inst_rs486_acount_a6_a $ inst_rs486_aadd_6_a6COUT
-- inst_rs486_aadd_6_a7COUT = CARRY(inst_rs486_acount_a6_a # !inst_rs486_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a6_a,
	cin => inst_rs486_aadd_6_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a7,
	cout => inst_rs486_aadd_6_a7COUT);

inst_rs486_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a6_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a7) # !inst_rs486_astate_a9 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a7 & !inst_rs486_aSelect_229_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8B8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_aadd_6_a7,
	datad => inst_rs486_aSelect_229_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a6_a);

inst_rs486_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a8 = inst_rs486_acount_a7_a $ !inst_rs486_aadd_6_a7COUT
-- inst_rs486_aadd_6_a8COUT = CARRY(!inst_rs486_acount_a7_a & !inst_rs486_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a7_a,
	cin => inst_rs486_aadd_6_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a8,
	cout => inst_rs486_aadd_6_a8COUT);

inst_rs486_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a7_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a8) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a7_a);

inst_rs486_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a9 = inst_rs486_acount_a8_a $ inst_rs486_aadd_6_a8COUT
-- inst_rs486_aadd_6_a9COUT = CARRY(inst_rs486_acount_a8_a # !inst_rs486_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a8_a,
	cin => inst_rs486_aadd_6_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a9,
	cout => inst_rs486_aadd_6_a9COUT);

inst_rs486_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a8_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a9) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a8_a);

inst_rs486_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a10 = inst_rs486_acount_a9_a $ !inst_rs486_aadd_6_a9COUT
-- inst_rs486_aadd_6_a10COUT = CARRY(!inst_rs486_acount_a9_a & !inst_rs486_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a9_a,
	cin => inst_rs486_aadd_6_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a10,
	cout => inst_rs486_aadd_6_a10COUT);

inst_rs486_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a9_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a10) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a9_a);

inst_rs486_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a11 = inst_rs486_acount_a10_a $ inst_rs486_aadd_6_a10COUT
-- inst_rs486_aadd_6_a11COUT = CARRY(inst_rs486_acount_a10_a # !inst_rs486_aadd_6_a10COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a10_a,
	cin => inst_rs486_aadd_6_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a11,
	cout => inst_rs486_aadd_6_a11COUT);

inst_rs486_acount_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a10_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a11) # !inst_rs486_astate_a9 & !inst_rs486_ai_a588 & !inst_rs486_aSelect_229_a19 & inst_rs486_aadd_6_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AB88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_aadd_6_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a10_a);

inst_rs486_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a12 = inst_rs486_acount_a11_a $ !inst_rs486_aadd_6_a11COUT
-- inst_rs486_aadd_6_a12COUT = CARRY(!inst_rs486_acount_a11_a & !inst_rs486_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a11_a,
	cin => inst_rs486_aadd_6_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a12,
	cout => inst_rs486_aadd_6_a12COUT);

inst_rs486_acount_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a11_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a12 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a11_a);

inst_rs486_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a13 = inst_rs486_acount_a12_a $ inst_rs486_aadd_6_a12COUT
-- inst_rs486_aadd_6_a13COUT = CARRY(inst_rs486_acount_a12_a # !inst_rs486_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a12_a,
	cin => inst_rs486_aadd_6_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a13,
	cout => inst_rs486_aadd_6_a13COUT);

inst_rs486_acount_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a12_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a13 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a12_a);

inst_rs486_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a14 = inst_rs486_acount_a13_a $ !inst_rs486_aadd_6_a13COUT
-- inst_rs486_aadd_6_a14COUT = CARRY(!inst_rs486_acount_a13_a & !inst_rs486_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a13_a,
	cin => inst_rs486_aadd_6_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a14,
	cout => inst_rs486_aadd_6_a14COUT);

inst_rs486_acount_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a13_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a14 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a13_a);

inst_rs486_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a15 = inst_rs486_acount_a14_a $ inst_rs486_aadd_6_a14COUT
-- inst_rs486_aadd_6_a15COUT = CARRY(inst_rs486_acount_a14_a # !inst_rs486_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a14_a,
	cin => inst_rs486_aadd_6_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a15,
	cout => inst_rs486_aadd_6_a15COUT);

inst_rs486_acount_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a14_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a15 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a14_a);

inst_rs486_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a16 = inst_rs486_acount_a15_a $ !inst_rs486_aadd_6_a15COUT
-- inst_rs486_aadd_6_a16COUT = CARRY(!inst_rs486_acount_a15_a & !inst_rs486_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a15_a,
	cin => inst_rs486_aadd_6_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a16,
	cout => inst_rs486_aadd_6_a16COUT);

inst_rs486_acount_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a15_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a16 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a15_a);

inst_rs486_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a17 = inst_rs486_acount_a16_a $ inst_rs486_aadd_6_a16COUT
-- inst_rs486_aadd_6_a17COUT = CARRY(inst_rs486_acount_a16_a # !inst_rs486_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a16_a,
	cin => inst_rs486_aadd_6_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a17,
	cout => inst_rs486_aadd_6_a17COUT);

inst_rs486_acount_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a16_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a17 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a16_a);

inst_rs486_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a18 = inst_rs486_acount_a17_a $ !inst_rs486_aadd_6_a17COUT
-- inst_rs486_aadd_6_a18COUT = CARRY(!inst_rs486_acount_a17_a & !inst_rs486_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a17_a,
	cin => inst_rs486_aadd_6_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a18,
	cout => inst_rs486_aadd_6_a18COUT);

inst_rs486_acount_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a17_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a18 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a17_a);

inst_rs486_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a19 = inst_rs486_acount_a18_a $ inst_rs486_aadd_6_a18COUT
-- inst_rs486_aadd_6_a19COUT = CARRY(inst_rs486_acount_a18_a # !inst_rs486_aadd_6_a18COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a18_a,
	cin => inst_rs486_aadd_6_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a19,
	cout => inst_rs486_aadd_6_a19COUT);

inst_rs486_acount_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a18_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a19 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a18_a);

inst_rs486_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a20 = inst_rs486_acount_a19_a $ !inst_rs486_aadd_6_a19COUT
-- inst_rs486_aadd_6_a20COUT = CARRY(!inst_rs486_acount_a19_a & !inst_rs486_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a19_a,
	cin => inst_rs486_aadd_6_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a20,
	cout => inst_rs486_aadd_6_a20COUT);

inst_rs486_acount_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a19_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a20 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a19_a);

inst_rs486_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a21 = inst_rs486_acount_a20_a $ inst_rs486_aadd_6_a20COUT
-- inst_rs486_aadd_6_a21COUT = CARRY(inst_rs486_acount_a20_a # !inst_rs486_aadd_6_a20COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a20_a,
	cin => inst_rs486_aadd_6_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a21,
	cout => inst_rs486_aadd_6_a21COUT);

inst_rs486_acount_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a20_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a21 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a20_a);

inst_rs486_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a22 = inst_rs486_acount_a21_a $ !inst_rs486_aadd_6_a21COUT
-- inst_rs486_aadd_6_a22COUT = CARRY(!inst_rs486_acount_a21_a & !inst_rs486_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a21_a,
	cin => inst_rs486_aadd_6_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a22,
	cout => inst_rs486_aadd_6_a22COUT);

inst_rs486_acount_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a21_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a22 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a21_a);

inst_rs486_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a23 = inst_rs486_acount_a22_a $ inst_rs486_aadd_6_a22COUT
-- inst_rs486_aadd_6_a23COUT = CARRY(inst_rs486_acount_a22_a # !inst_rs486_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a22_a,
	cin => inst_rs486_aadd_6_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a23,
	cout => inst_rs486_aadd_6_a23COUT);

inst_rs486_acount_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a22_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a23 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a22_a);

inst_rs486_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a24 = inst_rs486_acount_a23_a $ !inst_rs486_aadd_6_a23COUT
-- inst_rs486_aadd_6_a24COUT = CARRY(!inst_rs486_acount_a23_a & !inst_rs486_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a23_a,
	cin => inst_rs486_aadd_6_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a24,
	cout => inst_rs486_aadd_6_a24COUT);

inst_rs486_acount_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a23_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a24 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a23_a);

inst_rs486_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a25 = inst_rs486_acount_a24_a $ inst_rs486_aadd_6_a24COUT
-- inst_rs486_aadd_6_a25COUT = CARRY(inst_rs486_acount_a24_a # !inst_rs486_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a24_a,
	cin => inst_rs486_aadd_6_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a25,
	cout => inst_rs486_aadd_6_a25COUT);

inst_rs486_acount_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a24_a = DFFE(inst_rs486_aadd_6_a25 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a25,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a24_a);

inst_rs486_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a26 = inst_rs486_acount_a25_a $ !inst_rs486_aadd_6_a25COUT
-- inst_rs486_aadd_6_a26COUT = CARRY(!inst_rs486_acount_a25_a & !inst_rs486_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a25_a,
	cin => inst_rs486_aadd_6_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a26,
	cout => inst_rs486_aadd_6_a26COUT);

inst_rs486_acount_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a25_a = DFFE(inst_rs486_aadd_6_a26 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a26,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a25_a);

inst_rs486_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a27 = inst_rs486_acount_a26_a $ inst_rs486_aadd_6_a26COUT
-- inst_rs486_aadd_6_a27COUT = CARRY(inst_rs486_acount_a26_a # !inst_rs486_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a26_a,
	cin => inst_rs486_aadd_6_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a27,
	cout => inst_rs486_aadd_6_a27COUT);

inst_rs486_acount_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a26_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a27 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a588,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_aadd_6_a27,
	datad => inst_rs486_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a26_a);

inst_rs486_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a28 = inst_rs486_acount_a27_a $ !inst_rs486_aadd_6_a27COUT
-- inst_rs486_aadd_6_a28COUT = CARRY(!inst_rs486_acount_a27_a & !inst_rs486_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a27_a,
	cin => inst_rs486_aadd_6_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a28,
	cout => inst_rs486_aadd_6_a28COUT);

inst_rs486_acount_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a27_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a28 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a588,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_aadd_6_a28,
	datad => inst_rs486_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a27_a);

inst_rs486_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a29 = inst_rs486_acount_a28_a $ inst_rs486_aadd_6_a28COUT
-- inst_rs486_aadd_6_a29COUT = CARRY(inst_rs486_acount_a28_a # !inst_rs486_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a28_a,
	cin => inst_rs486_aadd_6_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a29,
	cout => inst_rs486_aadd_6_a29COUT);

inst_rs486_acount_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a28_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a29 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a588,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_aadd_6_a29,
	datad => inst_rs486_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a28_a);

inst_rs486_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a30 = inst_rs486_acount_a29_a $ !inst_rs486_aadd_6_a29COUT
-- inst_rs486_aadd_6_a30COUT = CARRY(!inst_rs486_acount_a29_a & !inst_rs486_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a29_a,
	cin => inst_rs486_aadd_6_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a30,
	cout => inst_rs486_aadd_6_a30COUT);

inst_rs486_acount_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a29_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a30 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3100",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_astate_a9,
	datad => inst_rs486_aadd_6_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a29_a);

inst_rs486_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a31 = inst_rs486_acount_a30_a $ inst_rs486_aadd_6_a30COUT
-- inst_rs486_aadd_6_a31COUT = CARRY(inst_rs486_acount_a30_a # !inst_rs486_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a30_a,
	cin => inst_rs486_aadd_6_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a31,
	cout => inst_rs486_aadd_6_a31COUT);

inst_rs486_acount_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a30_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a31 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a588,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_aadd_6_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a30_a);

inst_rs486_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a32 = inst_rs486_aadd_6_a31COUT $ !inst_rs486_acount_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_rs486_acount_a31_a,
	cin => inst_rs486_aadd_6_a31COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a32);

inst_rs486_acount_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a31_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a32 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a588,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_aadd_6_a32,
	datad => inst_rs486_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a31_a);

inst_rs486_ai_a627_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a627 = !inst_rs486_acount_a29_a & !inst_rs486_acount_a28_a & !inst_rs486_acount_a30_a & !inst_rs486_acount_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a29_a,
	datab => inst_rs486_acount_a28_a,
	datac => inst_rs486_acount_a30_a,
	datad => inst_rs486_acount_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a627);

inst_rs486_ai_a826_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a826 = (!inst_rs486_acount_a25_a & !inst_rs486_acount_a27_a & !inst_rs486_acount_a24_a & !inst_rs486_acount_a26_a) & CASCADE(inst_rs486_ai_a627)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a25_a,
	datab => inst_rs486_acount_a27_a,
	datac => inst_rs486_acount_a24_a,
	datad => inst_rs486_acount_a26_a,
	cascin => inst_rs486_ai_a627,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a826);

inst_rs486_ai_a671_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a671 = !inst_rs486_acount_a14_a & !inst_rs486_acount_a15_a & !inst_rs486_acount_a12_a & !inst_rs486_acount_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a14_a,
	datab => inst_rs486_acount_a15_a,
	datac => inst_rs486_acount_a12_a,
	datad => inst_rs486_acount_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a671);

inst_rs486_ai_a828_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a828 = (!inst_rs486_acount_a11_a & !inst_rs486_acount_a9_a & !inst_rs486_acount_a10_a & !inst_rs486_acount_a8_a) & CASCADE(inst_rs486_ai_a671)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a11_a,
	datab => inst_rs486_acount_a9_a,
	datac => inst_rs486_acount_a10_a,
	datad => inst_rs486_acount_a8_a,
	cascin => inst_rs486_ai_a671,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a828);

inst_rs486_ai_a641_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a641 = !inst_rs486_acount_a21_a & !inst_rs486_acount_a22_a & !inst_rs486_acount_a20_a & !inst_rs486_acount_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a21_a,
	datab => inst_rs486_acount_a22_a,
	datac => inst_rs486_acount_a20_a,
	datad => inst_rs486_acount_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a641);

inst_rs486_ai_a827_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a827 = (!inst_rs486_acount_a16_a & !inst_rs486_acount_a18_a & !inst_rs486_acount_a17_a & !inst_rs486_acount_a19_a) & CASCADE(inst_rs486_ai_a641)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a16_a,
	datab => inst_rs486_acount_a18_a,
	datac => inst_rs486_acount_a17_a,
	datad => inst_rs486_acount_a19_a,
	cascin => inst_rs486_ai_a641,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a827);

inst_rs486_ai_a717_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a717 = !inst_rs486_acount_a5_a & !inst_rs486_acount_a6_a & !inst_rs486_acount_a4_a & !inst_rs486_acount_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a5_a,
	datab => inst_rs486_acount_a6_a,
	datac => inst_rs486_acount_a4_a,
	datad => inst_rs486_acount_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a717);

inst_rs486_ai_a829_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a829 = (!inst_rs486_acount_a1_a & !inst_rs486_acount_a0_a & inst_rs486_acount_a2_a & !inst_rs486_acount_a3_a) & CASCADE(inst_rs486_ai_a717)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a1_a,
	datab => inst_rs486_acount_a0_a,
	datac => inst_rs486_acount_a2_a,
	datad => inst_rs486_acount_a3_a,
	cascin => inst_rs486_ai_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a829);

inst_rs486_ai_a588_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a588 = inst_rs486_ai_a826 & inst_rs486_ai_a828 & inst_rs486_ai_a827 & inst_rs486_ai_a829

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a826,
	datab => inst_rs486_ai_a828,
	datac => inst_rs486_ai_a827,
	datad => inst_rs486_ai_a829,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a588);

inst_rs486_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a8 = DFFE(slaveregister_inst_acommand_1_local_a11_a & (inst_rs486_ai_a588 & !inst_rs486_astate_a10 # !inst_rs486_ai_a588 & inst_rs486_astate_a8) # !slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7F08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a11_a,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_astate_a10,
	datad => inst_rs486_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a8);

inst_rs486_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a9 = DFFE(slaveregister_inst_acommand_1_local_a11_a & (inst_rs486_ai_a588 & !inst_rs486_astate_a8 # !inst_rs486_ai_a588 & inst_rs486_astate_a9) # !slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2EAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => slaveregister_inst_acommand_1_local_a11_a,
	datac => inst_rs486_astate_a8,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a9);

inst_rs486_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a10 = DFFE(inst_rs486_ai_a588 & (slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a9 # !slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a10) # !inst_rs486_ai_a588 & inst_rs486_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_astate_a10,
	datad => slaveregister_inst_acommand_1_local_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a10);

inst_rs486_aHDV_TxENA_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_TxENA_areg0 = DFFE(inst_rs486_astate_a10 & !slaveregister_inst_acommand_1_local_a11_a & slaveregister_inst_acommand_1_local_a10_a # !inst_rs486_astate_a10 & (slaveregister_inst_acommand_1_local_a11_a # slaveregister_inst_acommand_1_local_a10_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_astate_a10,
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => slaveregister_inst_acommand_1_local_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_TxENA_areg0);

inst_rs486_apulse_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_apulse_a0 = slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => inst_rs486_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_apulse_a0);

inst_rs486_apulse_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_apulse = DFFE(inst_rs486_ai_a588 $ inst_rs486_apulse, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_rs486_apulse_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_apulse,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_rs486_apulse_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_apulse);

inst_rs486_ai_a413_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a413 = inst_rs486_astate_a9 & !inst_rs486_apulse

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_astate_a9,
	datad => inst_rs486_apulse,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a413);

inst_rs486_ai_a621_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a621 = inst_rs486_aHDV_IN_areg0 & (inst_rs486_astate_a10 # inst_rs486_apulse & !inst_rs486_astate_a8) # !inst_rs486_aHDV_IN_areg0 & inst_rs486_apulse & !inst_rs486_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aHDV_IN_areg0,
	datab => inst_rs486_apulse,
	datac => inst_rs486_astate_a10,
	datad => inst_rs486_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a621);

inst_rs486_aHDV_IN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_IN_areg0 = DFFE(slaveregister_inst_acommand_1_local_a11_a & (inst_rs486_ai_a413 # inst_rs486_ai_a621) # !slaveregister_inst_acommand_1_local_a11_a & slaveregister_inst_acommand_1_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a413,
	datab => slaveregister_inst_acommand_1_local_a8_a,
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => inst_rs486_ai_a621,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_IN_areg0);

atwd0_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areset_trig_areg0,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_areduce_or_222_a2,
	datad => atwd0_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_areset_trig_areg0);

atwd0_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_old);

atwd0_ainst_atwd_trigger_aset_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aset_sig = atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_control_abusy_areg0 & !atwd0_ainst_atwd_trigger_aenable_old & slaveregister_inst_acommand_0_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F1F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_abusy_areg0,
	datab => atwd0_ainst_atwd_trigger_aenable_old,
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => slaveregister_inst_acommand_0_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aset_sig);

atwd0_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_trigger_aset_sig # !atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_trigger_aenable_disc_sig), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5510",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areset_trig_areg0,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datad => atwd0_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd0_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a1_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adiscFF);

atwd0_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & atwd0_ainst_atwd_trigger_aset_sig, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd0_ainst_atwd_trigger_alaunch_mode_a0_a # atwd0_ainst_atwd_trigger_alaunch_mode_a1_a & atwd0_ainst_atwd_trigger_adiscFF

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a,
	datac => atwd0_ainst_atwd_trigger_adiscFF,
	datad => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd0_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_aOutputEnable_areg0 & atwd0_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aOutputEnable_areg0);

atwd0_ainst_atwd_control_aSelect_242_a66_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_242_a66 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a11 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_242_a66);

atwd0_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_low = DFFE(atwd0_ainst_atwd_control_aSelect_242_a66 # atwd0_ainst_atwd_control_acounterclk_low & (!atwd0_ainst_atwd_control_areduce_or_213_a0 # !atwd0_ainst_atwd_control_areduce_or_231_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF70",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_231_a0,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd0_ainst_atwd_control_acounterclk_low,
	datad => atwd0_ainst_atwd_control_aSelect_242_a66,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_low);

atwd0_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_high = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_acounterclk_high & (!atwd0_ainst_atwd_control_areduce_or_231_a0 # !atwd0_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_high);

CLK1p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK1p,
	combout => CLK1p_acombout);

inst_pll4x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 4,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 5,
	lock_high => 5,
	invalid_lock_multiplier => 5,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing",
	effective_phase_shift => -1377,
	effective_clk1_delay => 9324)
-- pragma translate_on
PORT MAP (
	clk => CLK1p_acombout,
	clk1 => inst_pll4x_aaltclklock_component_aoutclock1);

atwd0_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acclk = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_acounterclk_high,
	datad => atwd0_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acclk);

atwd0_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_acounterclk_high,
	datad => atwd0_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aCounterClock_areg0);

atwd0_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_aShiftClock_areg0 & (atwd0_ainst_atwd_readout_astate_a11 # !atwd0_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EECE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aShiftClock_areg0);

atwd0_ainst_atwd_control_aSelect_211_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_211_a26 = !atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_control_astate_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_211_a26);

atwd0_ainst_atwd_control_areduce_or_213_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a2 = !atwd0_ainst_atwd_control_astate_a11 & !atwd0_ainst_atwd_control_astate_a14 & atwd0_ainst_atwd_control_aSelect_211_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_control_aSelect_211_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a2);

atwd0_ainst_atwd_control_aSelect_220_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a26 = !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a26);

atwd0_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd0_ainst_atwd_control_aRampSet_areg0 & (!atwd0_ainst_atwd_control_areduce_or_213_a2 # !atwd0_ainst_atwd_control_areduce_or_213_a1) # !atwd0_ainst_atwd_control_aSelect_220_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "70FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a1,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a2,
	datac => atwd0_ainst_atwd_control_aRampSet_areg0,
	datad => atwd0_ainst_atwd_control_aSelect_220_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aRampSet_areg0);

atwd0_ainst_atwd_control_aSelect_217_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_217_a25 = atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a11,
	datad => atwd0_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_217_a25);

atwd0_ainst_atwd_control_aSelect_217_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_217_a21 = atwd0_ainst_atwd_control_astate_a14 # atwd0_ainst_atwd_control_aSelect_217_a25 # atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd0_ainst_atwd_control_aSelect_217_a25,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_217_a21);

atwd0_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_aReadWrite_areg0 & (atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_aSelect_217_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_aReadWrite_areg0,
	datad => atwd0_ainst_atwd_control_aSelect_217_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aReadWrite_areg0);

atwd0_ainst_atwd_control_aSelect_220_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a31 = atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a31);

atwd0_ainst_atwd_control_aSelect_220_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a46 = atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a46);

atwd0_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd0_ainst_atwd_control_aSelect_220_a46 # atwd0_ainst_atwd_control_aAnalogReset_areg0 & (atwd0_ainst_atwd_control_aSelect_220_a31 # !atwd0_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_aSelect_220_a31,
	datac => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	datad => atwd0_ainst_atwd_control_aSelect_220_a46,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aAnalogReset_areg0);

atwd0_ainst_atwd_control_aSelect_211_a42_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_211_a42 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_211_a42);

atwd0_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalReset_areg0 & (atwd0_ainst_atwd_control_aSelect_211_a42 # !atwd0_ainst_atwd_control_aSelect_211_a26) # !atwd0_ainst_atwd_control_areduce_or_246_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	datab => atwd0_ainst_atwd_control_aSelect_211_a26,
	datac => atwd0_ainst_atwd_control_aSelect_211_a42,
	datad => atwd0_ainst_atwd_control_areduce_or_246_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalReset_areg0);

atwd0_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalSet_areg0 & (atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_213_a2) # !atwd0_ainst_atwd_control_areduce_or_222_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a2,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalSet_areg0);

atwd1_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_control_astate_a12 # !atwd1_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_areset_trig_areg0);

atwd1_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_old);

atwd1_ainst_atwd_trigger_aset_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aset_sig = atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_control_abusy_areg0 & slaveregister_inst_acommand_0_local_a8_a & !atwd1_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aset_sig);

atwd1_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_trigger_aset_sig # atwd1_ainst_atwd_trigger_aenable_disc_sig & !atwd1_ainst_atwd_control_abusy_areg0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5504",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areset_trig_areg0,
	datab => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd1_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a9_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adiscFF);

atwd1_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & atwd1_ainst_atwd_trigger_aset_sig, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd1_ainst_atwd_trigger_alaunch_mode_a0_a # atwd1_ainst_atwd_trigger_alaunch_mode_a1_a & atwd1_ainst_atwd_trigger_adiscFF

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a,
	datac => atwd1_ainst_atwd_trigger_adiscFF,
	datad => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd1_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_aOutputEnable_areg0 & atwd1_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aOutputEnable_areg0);

atwd1_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_high = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_acounterclk_high & (!atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_high);

atwd1_ainst_atwd_control_aSelect_242_a66_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_242_a66 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a10 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_242_a66);

atwd1_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_low = DFFE(atwd1_ainst_atwd_control_aSelect_242_a66 # atwd1_ainst_atwd_control_acounterclk_low & (!atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acounterclk_low,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd1_ainst_atwd_control_aSelect_242_a66,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_low);

atwd1_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acclk = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_acounterclk_low,
	datad => atwd1_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acclk);

atwd1_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_acounterclk_low,
	datad => atwd1_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aCounterClock_areg0);

atwd1_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_aShiftClock_areg0 & (atwd1_ainst_atwd_readout_astate_a11 # !atwd1_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aShiftClock_areg0);

atwd1_ainst_atwd_control_aSelect_211_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_211_a26 = !atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_211_a26);

atwd1_ainst_atwd_control_areduce_or_213_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a2 = atwd1_ainst_atwd_control_aSelect_211_a26 & !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_211_a26,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd1_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a2);

atwd1_ainst_atwd_control_aSelect_220_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a26 = !atwd1_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a26);

atwd1_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd1_ainst_atwd_control_aRampSet_areg0 & (!atwd1_ainst_atwd_control_areduce_or_213_a1 # !atwd1_ainst_atwd_control_areduce_or_213_a2) # !atwd1_ainst_atwd_control_aSelect_220_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4CFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_213_a2,
	datab => atwd1_ainst_atwd_control_aRampSet_areg0,
	datac => atwd1_ainst_atwd_control_areduce_or_213_a1,
	datad => atwd1_ainst_atwd_control_aSelect_220_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aRampSet_areg0);

atwd1_ainst_atwd_control_aSelect_217_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_217_a25 = atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_astate_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_217_a25);

atwd1_ainst_atwd_control_aSelect_217_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_217_a21 = atwd1_ainst_atwd_control_astate_a13 # atwd1_ainst_atwd_control_aSelect_217_a25 # atwd1_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a13,
	datab => atwd1_ainst_atwd_control_aSelect_217_a25,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_217_a21);

atwd1_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_aReadWrite_areg0 & (atwd1_ainst_atwd_control_aSelect_217_a21 # atwd1_ainst_atwd_control_astate_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_217_a21,
	datab => atwd1_ainst_atwd_control_aReadWrite_areg0,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aReadWrite_areg0);

atwd1_ainst_atwd_control_aSelect_220_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a31 = atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a10,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a31);

atwd1_ainst_atwd_control_aSelect_220_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a46 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a46);

atwd1_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd1_ainst_atwd_control_aSelect_220_a46 # atwd1_ainst_atwd_control_aAnalogReset_areg0 & (atwd1_ainst_atwd_control_aSelect_220_a31 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd1_ainst_atwd_control_aSelect_220_a31,
	datad => atwd1_ainst_atwd_control_aSelect_220_a46,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aAnalogReset_areg0);

atwd1_ainst_atwd_control_aSelect_211_a42_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_211_a42 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_211_a42);

atwd1_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalReset_areg0 & (atwd1_ainst_atwd_control_aSelect_211_a42 # !atwd1_ainst_atwd_control_aSelect_211_a26) # !atwd1_ainst_atwd_control_areduce_or_246_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DD5D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246_a0,
	datab => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	datac => atwd1_ainst_atwd_control_aSelect_211_a26,
	datad => atwd1_ainst_atwd_control_aSelect_211_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalReset_areg0);

atwd1_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalSet_areg0 & (atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_213_a2) # !atwd1_ainst_atwd_control_areduce_or_222_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalSet_areg0);

inst_hit_counter_aMultiSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE_nl_areg0 = DFFE(!inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE_nl_areg0);

inst_hit_counter_aOneSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE_nl_areg0 = DFFE(!inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE_nl_areg0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_0_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a & !slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_0_a0);

inst_fe_testpulse_aMux_5_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_0_a1 = inst_fe_testpulse_aMux_5_rtl_0_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_0_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	datad => inst_fe_testpulse_aMux_5_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_0_a1);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_1_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_1_a0);

inst_fe_testpulse_aMux_5_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_1_a1 = inst_fe_testpulse_aMux_5_rtl_1_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_1_a0 & slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	datad => inst_fe_testpulse_aMux_5_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_1_a1);

inst_fe_testpulse_aMux_5_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_4_a0 = slaveregister_inst_acommand_1_local_a18_a & (inst_fe_testpulse_aMux_5_rtl_1_a1 # !slaveregister_inst_acommand_1_local_a19_a) # !slaveregister_inst_acommand_1_local_a18_a & inst_fe_testpulse_aMux_5_rtl_0_a1 & slaveregister_inst_acommand_1_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_0_a1,
	datab => slaveregister_inst_acommand_1_local_a18_a,
	datac => inst_fe_testpulse_aMux_5_rtl_1_a1,
	datad => slaveregister_inst_acommand_1_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_4_a0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a);

inst_fe_testpulse_aMux_5_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_3_a0 = slaveregister_inst_acommand_1_local_a17_a & (slaveregister_inst_acommand_1_local_a16_a # inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a) # !slaveregister_inst_acommand_1_local_a17_a & !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a16_a,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_3_a0);

inst_fe_testpulse_aMux_5_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_3_a1 = inst_fe_testpulse_aMux_5_rtl_3_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_3_a0 & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a & slaveregister_inst_acommand_1_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a,
	datac => inst_fe_testpulse_aMux_5_rtl_3_a0,
	datad => slaveregister_inst_acommand_1_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_3_a1);

inst_fe_testpulse_aMux_5_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_2_a0 = slaveregister_inst_acommand_1_local_a16_a & (slaveregister_inst_acommand_1_local_a17_a # inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a) # !slaveregister_inst_acommand_1_local_a16_a & !slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a17_a,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	datac => slaveregister_inst_acommand_1_local_a16_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_2_a0);

inst_fe_testpulse_aMux_5_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_2_a1 = inst_fe_testpulse_aMux_5_rtl_2_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_2_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_2_a0,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	datac => slaveregister_inst_acommand_1_local_a17_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_2_a1);

inst_fe_testpulse_acnt_o_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_o = DFFE(inst_fe_testpulse_aMux_5_rtl_4_a0 & (inst_fe_testpulse_aMux_5_rtl_3_a1 # slaveregister_inst_acommand_1_local_a19_a) # !inst_fe_testpulse_aMux_5_rtl_4_a0 & !slaveregister_inst_acommand_1_local_a19_a & inst_fe_testpulse_aMux_5_rtl_2_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_4_a0,
	datab => inst_fe_testpulse_aMux_5_rtl_3_a1,
	datac => slaveregister_inst_acommand_1_local_a19_a,
	datad => inst_fe_testpulse_aMux_5_rtl_2_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_o);

inst_fe_testpulse_acnt_oo_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_oo = DFFE(inst_fe_testpulse_acnt_o, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_oo);

inst_fe_testpulse_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a0 = inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_ai_a0);

inst_fe_testpulse_atick_old_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old = DFFE(inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old);

inst_fe_testpulse_atick_old0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old0 = DFFE(inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old0);

inst_fe_testpulse_atick_old1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old1 = DFFE(inst_fe_testpulse_atick_old0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old1);

inst_fe_testpulse_ai_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a21 = DFFE(!inst_fe_testpulse_ai_a0 & !inst_fe_testpulse_atick_old0 & !inst_fe_testpulse_atick_old1 & !inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_ai_a0,
	datab => inst_fe_testpulse_atick_old0,
	datac => inst_fe_testpulse_atick_old1,
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_ai_a21);

inst_fe_r2r_aadd_22_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a10 = inst_fe_r2r_acntp_a1_a $ inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a10);

inst_fe_r2r_aadd_22_a67_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a67 = !inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a67);

inst_fe_r2r_ai_a254_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a254 = inst_fe_r2r_astate_a9 & !inst_fe_r2r_acntp_a3_a & inst_fe_r2r_aadd_22_a67 & !inst_fe_r2r_acntp_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_aadd_22_a67,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a254);

inst_fe_r2r_aadd_54_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a10 = inst_fe_r2r_acntn_a1_a $ inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a10);

inst_fe_r2r_ai_a231_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a231 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a231);

inst_fe_r2r_aadd_54_a67_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a67 = !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a67);

inst_fe_r2r_ai_a1419_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1419 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a1_a # inst_fe_r2r_acntn_a2_a # inst_fe_r2r_acntn_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_astate_a11,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1419);

inst_fe_r2r_ai_a2759_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2759 = inst_fe_r2r_astate_a8 & !inst_fe_r2r_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2759);

inst_fe_r2r_ai_a1424_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1424 = inst_fe_r2r_acntn_a3_a & (inst_fe_r2r_ai_a1419 # inst_fe_r2r_astate_a10 # !inst_fe_r2r_ai_a2759)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a1419,
	datab => inst_fe_r2r_acntn_a3_a,
	datac => inst_fe_r2r_ai_a2759,
	datad => inst_fe_r2r_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1424);

inst_fe_r2r_ai_a2752_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2752 = inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2752);

inst_fe_r2r_acntn_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a1424 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a2752), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a1424,
	datab => inst_fe_r2r_astate_a10,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2752,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a3_a);

inst_fe_r2r_ai_a2753_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2753 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a2_a # inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_aadd_54_a67)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aadd_54_a67,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2753);

inst_fe_r2r_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a11 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2753 # inst_fe_r2r_ai_a2758 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a,
	datab => inst_fe_r2r_ai_a2758,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2753,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a11);

inst_fe_r2r_aadd_54_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a15 = inst_fe_r2r_acntn_a2_a $ (inst_fe_r2r_acntn_a1_a # inst_fe_r2r_acntn_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a15);

inst_fe_r2r_ai_a2849_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2849 = inst_fe_r2r_ai_a231 # !inst_fe_r2r_aSelect_75_a24 & inst_fe_r2r_astate_a11 & !inst_fe_r2r_aadd_54_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AABA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a231,
	datab => inst_fe_r2r_aSelect_75_a24,
	datac => inst_fe_r2r_astate_a11,
	datad => inst_fe_r2r_aadd_54_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2849);

inst_fe_r2r_ai_a123_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a123 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a # !inst_fe_r2r_acntn_a1_a) # !inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F878",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a123);

inst_fe_r2r_acntn_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2849 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a123), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2849,
	datab => inst_fe_r2r_astate_a10,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a2_a);

inst_fe_r2r_aSelect_75_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_75_a24 = !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_acntn_a2_a & !inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_75_a24);

inst_fe_r2r_ai_a239_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a239 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a239);

inst_fe_r2r_ai_a2861_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2861 = inst_fe_r2r_ai_a239 # !inst_fe_r2r_aadd_54_a10 & !inst_fe_r2r_aSelect_75_a24 & inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aadd_54_a10,
	datab => inst_fe_r2r_aSelect_75_a24,
	datac => inst_fe_r2r_astate_a11,
	datad => inst_fe_r2r_ai_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2861);

inst_fe_r2r_ai_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a129 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E666",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a129);

inst_fe_r2r_acntn_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2861 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a129), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2861,
	datab => inst_fe_r2r_astate_a10,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a129,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a1_a);

inst_fe_r2r_ai_a135_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a135 = inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a135);

inst_fe_r2r_ai_a2873_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2873 = inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_ai_a2759 # !inst_fe_r2r_acntn_a0_a & inst_fe_r2r_astate_a11 & !inst_fe_r2r_aSelect_75_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C2E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_ai_a2759,
	datad => inst_fe_r2r_aSelect_75_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2873);

inst_fe_r2r_acntn_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2873 # inst_fe_r2r_ai_a135 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a135,
	datab => inst_fe_r2r_astate_a10,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2873,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a0_a);

inst_fe_r2r_ai_a2758_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2758 = inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a3_a & inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2758);

inst_fe_r2r_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a10 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a254 # inst_fe_r2r_astate_a10 & !inst_fe_r2r_ai_a2758), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a,
	datab => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_ai_a254,
	datad => inst_fe_r2r_ai_a2758,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a10);

inst_fe_r2r_ai_a205_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a205 = inst_fe_r2r_acntp_a1_a & (inst_fe_r2r_astate_a10 # inst_fe_r2r_astate_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a205);

inst_fe_r2r_ai_a2808_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2808 = inst_fe_r2r_ai_a205 # !inst_fe_r2r_astate_a8 & (inst_fe_r2r_ai_a2757 # inst_fe_r2r_aadd_22_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2757,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_ai_a205,
	datad => inst_fe_r2r_aadd_22_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2808);

inst_fe_r2r_acntp_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2808 # inst_fe_r2r_ai_a2754 & !inst_fe_r2r_aadd_22_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2754,
	datab => inst_fe_r2r_aadd_22_a10,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2808,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a1_a);

inst_fe_r2r_ai_a2757_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2757 = inst_fe_r2r_acntp_a3_a & inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2757);

inst_fe_r2r_aSelect_75_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_75_a1 = inst_fe_r2r_aadd_54_a67 & !inst_fe_r2r_acntn_a2_a & !inst_fe_r2r_acntn_a3_a & inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aadd_54_a67,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_75_a1);

inst_fe_r2r_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a8 = DFFE(!inst_fe_r2r_aSelect_75_a1 & slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2757 # inst_fe_r2r_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2757,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_aSelect_75_a1,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a8);

inst_fe_r2r_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a9 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2754 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a2757), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_ai_a2757,
	datac => inst_fe_r2r_ai_a2754,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a9);

inst_fe_r2r_ai_a2754_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2754 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a3_a # inst_fe_r2r_acntp_a2_a # !inst_fe_r2r_aadd_22_a67)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_aadd_22_a67,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2754);

inst_fe_r2r_ai_a2755_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2755 = !inst_fe_r2r_astate_a10 & !inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2755);

inst_fe_r2r_ai_a2820_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2820 = inst_fe_r2r_acntp_a0_a & (inst_fe_r2r_ai_a2757 & !inst_fe_r2r_astate_a8 # !inst_fe_r2r_ai_a2755) # !inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0DAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_ai_a2757,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_ai_a2755,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2820);

inst_fe_r2r_acntp_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2820 # !inst_fe_r2r_acntp_a0_a & inst_fe_r2r_ai_a2754), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_ai_a2754,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2820,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a0_a);

inst_fe_r2r_aadd_22_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a15 = inst_fe_r2r_acntp_a2_a $ (inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "555A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a15);

inst_fe_r2r_ai_a99_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a99 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a1_a # !inst_fe_r2r_acntp_a0_a) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a & inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC6C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_acntp_a2_a,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a99);

inst_fe_r2r_ai_a2796_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2796 = inst_fe_r2r_acntp_a2_a & (!inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a99 # !inst_fe_r2r_ai_a2755) # !inst_fe_r2r_acntp_a2_a & !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a99

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30BA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_ai_a99,
	datad => inst_fe_r2r_ai_a2755,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2796);

inst_fe_r2r_acntp_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2796 # !inst_fe_r2r_aadd_22_a15 & inst_fe_r2r_ai_a2754), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aadd_22_a15,
	datab => inst_fe_r2r_ai_a2754,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2796,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a2_a);

inst_fe_r2r_ai_a879_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a879 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a2_a # inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a879);

inst_fe_r2r_ai_a884_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a884 = inst_fe_r2r_acntp_a3_a & (inst_fe_r2r_ai_a879 # !inst_fe_r2r_ai_a2755 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a879,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_acntp_a3_a,
	datad => inst_fe_r2r_ai_a2755,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a884);

inst_fe_r2r_ai_a2750_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2750 = inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a & inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2750);

inst_fe_r2r_acntp_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a884 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a2750), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a884,
	datab => inst_fe_r2r_astate_a8,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2750,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a3_a);

inst_fe_r2r_aFE_PULSER_P_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 = DFFE(inst_fe_r2r_acntp_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0);

inst_fe_r2r_ai_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a59 = DFFE(!slaveregister_inst_acommand_0_local_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_ai_a59);

inst_fe_r2r_aFE_PULSER_P_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 = DFFE(inst_fe_r2r_acntp_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 = DFFE(inst_fe_r2r_acntp_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 = DFFE(inst_fe_r2r_acntp_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 = DFFE(inst_fe_r2r_acntn_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 = DFFE(inst_fe_r2r_acntn_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 = DFFE(inst_fe_r2r_acntn_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 = DFFE(inst_fe_r2r_acntn_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0);

inst_r2r_aadd_11_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a0 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_11_a0COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a0,
	cout => inst_r2r_aadd_11_a0COUT);

inst_r2r_aadd_23_rtl_2_a161_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a161 = inst_r2r_aadd_11_a0 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_areduce_nor_10_a55,
	datad => inst_r2r_aadd_11_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a161);

inst_r2r_aadd_23_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a1 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_23_a1COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a1,
	cout => inst_r2r_aadd_23_a1COUT);

inst_r2r_aadd_23_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a2 = inst_r2r_acnt_a1_a $ !inst_r2r_aadd_23_a1COUT
-- inst_r2r_aadd_23_a2COUT = CARRY(!inst_r2r_acnt_a1_a & !inst_r2r_aadd_23_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_23_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a2,
	cout => inst_r2r_aadd_23_a2COUT);

inst_r2r_aadd_23_rtl_2_a101_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a101 = !inst_r2r_aup & inst_r2r_aadd_23_a2 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a101);

inst_r2r_aadd_11_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a1 = inst_r2r_acnt_a1_a $ inst_r2r_aadd_11_a0COUT
-- inst_r2r_aadd_11_a1COUT = CARRY(!inst_r2r_aadd_11_a0COUT # !inst_r2r_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_11_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a1,
	cout => inst_r2r_aadd_11_a1COUT);

inst_r2r_aadd_23_rtl_2_a152_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a152 = inst_r2r_aadd_11_a1 # !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_areduce_nor_10_a55,
	datad => inst_r2r_aadd_11_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a152);

inst_r2r_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a1_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a101 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a152), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_aadd_23_rtl_2_a101,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a152,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a1_a);

inst_r2r_aadd_11_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a2 = inst_r2r_acnt_a2_a $ !inst_r2r_aadd_11_a1COUT
-- inst_r2r_aadd_11_a2COUT = CARRY(inst_r2r_acnt_a2_a & !inst_r2r_aadd_11_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_11_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a2,
	cout => inst_r2r_aadd_11_a2COUT);

inst_r2r_aadd_11_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a3 = inst_r2r_acnt_a3_a $ inst_r2r_aadd_11_a2COUT
-- inst_r2r_aadd_11_a3COUT = CARRY(!inst_r2r_aadd_11_a2COUT # !inst_r2r_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	cin => inst_r2r_aadd_11_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a3,
	cout => inst_r2r_aadd_11_a3COUT);

inst_r2r_aadd_23_rtl_2_a134_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a134 = inst_r2r_aadd_11_a3 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_aadd_11_a3,
	datad => inst_r2r_areduce_nor_10_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a134);

inst_r2r_aadd_23_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a3 = inst_r2r_acnt_a2_a $ inst_r2r_aadd_23_a2COUT
-- inst_r2r_aadd_23_a3COUT = CARRY(inst_r2r_acnt_a2_a # !inst_r2r_aadd_23_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_23_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a3,
	cout => inst_r2r_aadd_23_a3COUT);

inst_r2r_aadd_23_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a4 = inst_r2r_acnt_a3_a $ !inst_r2r_aadd_23_a3COUT
-- inst_r2r_aadd_23_a4COUT = CARRY(!inst_r2r_acnt_a3_a & !inst_r2r_aadd_23_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a3_a,
	cin => inst_r2r_aadd_23_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a4,
	cout => inst_r2r_aadd_23_a4COUT);

inst_r2r_aadd_23_rtl_2_a85_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a85 = !inst_r2r_aup & inst_r2r_aadd_23_a4 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a10,
	datac => inst_r2r_areduce_nor_21_a5,
	datad => inst_r2r_aadd_23_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a85);

inst_r2r_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a3_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a85 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a134), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_aadd_23_rtl_2_a134,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a85,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a3_a);

inst_r2r_aadd_11_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a4 = inst_r2r_acnt_a4_a $ !inst_r2r_aadd_11_a3COUT
-- inst_r2r_aadd_11_a4COUT = CARRY(inst_r2r_acnt_a4_a & !inst_r2r_aadd_11_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	cin => inst_r2r_aadd_11_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a4,
	cout => inst_r2r_aadd_11_a4COUT);

inst_r2r_aadd_11_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a5 = inst_r2r_acnt_a5_a $ inst_r2r_aadd_11_a4COUT
-- inst_r2r_aadd_11_a5COUT = CARRY(!inst_r2r_aadd_11_a4COUT # !inst_r2r_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_11_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a5,
	cout => inst_r2r_aadd_11_a5COUT);

inst_r2r_aadd_23_rtl_2_a116_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a116 = inst_r2r_aadd_11_a5 # !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_areduce_nor_10_a55,
	datad => inst_r2r_aadd_11_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a116);

inst_r2r_aadd_23_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a5 = inst_r2r_acnt_a4_a $ inst_r2r_aadd_23_a4COUT
-- inst_r2r_aadd_23_a5COUT = CARRY(inst_r2r_acnt_a4_a # !inst_r2r_aadd_23_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a4_a,
	cin => inst_r2r_aadd_23_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a5,
	cout => inst_r2r_aadd_23_a5COUT);

inst_r2r_aadd_23_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a6 = inst_r2r_acnt_a5_a $ !inst_r2r_aadd_23_a5COUT
-- inst_r2r_aadd_23_a6COUT = CARRY(!inst_r2r_acnt_a5_a & !inst_r2r_aadd_23_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_23_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a6,
	cout => inst_r2r_aadd_23_a6COUT);

inst_r2r_aadd_23_rtl_2_a69_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a69 = !inst_r2r_aup & inst_r2r_aadd_23_a6 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aadd_23_a6,
	datad => inst_r2r_areduce_nor_21_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a69);

inst_r2r_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a5_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a69 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a116), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_aadd_23_rtl_2_a116,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a69,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a5_a);

inst_r2r_areduce_nor_21_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21_a5 = inst_r2r_acnt_a4_a # inst_r2r_acnt_a3_a # inst_r2r_acnt_a5_a # !inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_acnt_a6_a,
	datac => inst_r2r_acnt_a3_a,
	datad => inst_r2r_acnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21_a5);

inst_r2r_aadd_23_rtl_2_a109_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a109 = !inst_r2r_aup & inst_r2r_aadd_23_a1 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a109);

inst_r2r_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a0_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a109 # inst_r2r_aadd_23_rtl_2_a161 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a161,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_rtl_2_a109,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a0_a);

inst_r2r_areduce_nor_10_a55_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10_a55 = !inst_r2r_acnt_a1_a # !inst_r2r_acnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a0_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10_a55);

inst_r2r_aadd_23_rtl_2_a143_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a143 = inst_r2r_aadd_11_a2 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_areduce_nor_10_a40,
	datad => inst_r2r_aadd_11_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a143);

inst_r2r_aadd_23_rtl_2_a93_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a93 = !inst_r2r_aup & inst_r2r_aadd_23_a3 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a10,
	datac => inst_r2r_areduce_nor_21_a5,
	datad => inst_r2r_aadd_23_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a93);

inst_r2r_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a2_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a93 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a143), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a28_a,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_rtl_2_a143,
	datad => inst_r2r_aadd_23_rtl_2_a93,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a2_a);

inst_r2r_areduce_nor_21_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21_a10 = inst_r2r_acnt_a2_a # inst_r2r_acnt_a0_a # inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_acnt_a0_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21_a10);

inst_r2r_aadd_23_rtl_2_a77_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a77 = !inst_r2r_aup & inst_r2r_aadd_23_a5 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a77);

inst_r2r_aadd_23_rtl_2_a125_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a125 = inst_r2r_aadd_11_a4 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_areduce_nor_10_a40,
	datad => inst_r2r_aadd_11_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a125);

inst_r2r_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a4_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a77 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a125), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a28_a,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_rtl_2_a77,
	datad => inst_r2r_aadd_23_rtl_2_a125,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a4_a);

inst_r2r_areduce_nor_10_a40_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10_a40 = inst_r2r_acnt_a6_a # !inst_r2r_acnt_a3_a # !inst_r2r_acnt_a5_a # !inst_r2r_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_acnt_a6_a,
	datac => inst_r2r_acnt_a5_a,
	datad => inst_r2r_acnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10_a40);

inst_r2r_areduce_nor_10_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10 = inst_r2r_areduce_nor_10_a40 # !inst_r2r_acnt_a1_a # !inst_r2r_acnt_a0_a # !inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_acnt_a0_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10);

inst_r2r_areduce_nor_21_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21 = inst_r2r_areduce_nor_21_a5 # inst_r2r_acnt_a0_a # inst_r2r_acnt_a2_a # inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a5,
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21);

inst_r2r_aup_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup = DFFE(inst_r2r_areduce_nor_10 & (inst_r2r_aup # !inst_r2r_areduce_nor_21) # !inst_r2r_areduce_nor_10 & !inst_r2r_aup & !inst_r2r_areduce_nor_21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a28_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_areduce_nor_10,
	datac => inst_r2r_aup,
	datad => inst_r2r_areduce_nor_21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aup);

inst_r2r_aadd_11_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a6 = inst_r2r_acnt_a6_a $ inst_r2r_aadd_11_a5COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_11_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a6);

inst_r2r_aadd_23_rtl_2_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a59 = inst_r2r_aadd_11_a6 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_areduce_nor_10_a40,
	datad => inst_r2r_aadd_11_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a59);

inst_r2r_aadd_23_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a7 = inst_r2r_aadd_23_a6COUT $ !inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_23_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a7);

inst_r2r_aadd_23_rtl_1_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_1_a9 = !inst_r2r_aup & inst_r2r_aadd_23_a7 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aadd_23_a7,
	datad => inst_r2r_areduce_nor_21_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_1_a9);

inst_r2r_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a6_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & !inst_r2r_aadd_23_rtl_1_a9 & (!inst_r2r_aadd_23_rtl_2_a59 # !inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0070",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_aadd_23_rtl_2_a59,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_23_rtl_1_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a6_a);

inst_r2r_aR2BUS_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a6_a_areg0 = DFFE(!inst_r2r_acnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a6_a_areg0);

inst_r2r_aR2BUS_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a5_a_areg0 = DFFE(inst_r2r_acnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a5_a_areg0);

inst_r2r_aR2BUS_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a4_a_areg0 = DFFE(inst_r2r_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a4_a_areg0);

inst_r2r_aR2BUS_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a3_a_areg0 = DFFE(inst_r2r_acnt_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a3_a_areg0);

inst_r2r_aR2BUS_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a2_a_areg0 = DFFE(inst_r2r_acnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a2_a_areg0);

inst_r2r_aR2BUS_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a1_a_areg0 = DFFE(inst_r2r_acnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a1_a_areg0);

inst_r2r_aR2BUS_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a0_a_areg0 = DFFE(inst_r2r_acnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a0_a_areg0);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a);

inst_single_led_acnt_old_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_old_a10_a = DFFE(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_old_a10_a);

inst_single_led_atick_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_atick = DFFE(inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datad => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_atick);

inst_single_led_aSingleLED_TRIGGER_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_aSingleLED_TRIGGER_areg0 = DFFE(inst_single_led_atick # inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datac => inst_single_led_atick,
	datad => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_aSingleLED_TRIGGER_areg0);

inst_coinc_ai_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a9 = slaveregister_inst_acommand_2_local_a0_a # slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datad => slaveregister_inst_acommand_2_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a9);

inst_coinc_aSelect_509_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_509_a13 = !inst_coinc_ai_a1072 & (inst_coinc_astate_a9 # inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_509_a13);

inst_coinc_aSelect_540_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_540_a13 = !inst_coinc_astate_a8 & !inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_540_a13);

inst_coinc_aadd_133_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a0 = !inst_coinc_await_cnt_a0_a
-- inst_coinc_aadd_133_a0COUT = CARRY(inst_coinc_await_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a0,
	cout => inst_coinc_aadd_133_a0COUT);

inst_coinc_await_cnt_a31_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a_a0 = !inst_ROC_aRST_areg0 & (slaveregister_inst_acommand_2_local_a0_a # slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a0_a,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_await_cnt_a31_a_a0);

inst_coinc_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a0_a = DFFE(inst_coinc_aadd_133_a0 & (inst_coinc_aSelect_509_a13 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a0_a) # !inst_coinc_aadd_133_a0 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a0,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a0_a,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a0_a);

inst_coinc_aadd_133_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a1 = inst_coinc_await_cnt_a1_a $ inst_coinc_aadd_133_a0COUT
-- inst_coinc_aadd_133_a1COUT = CARRY(!inst_coinc_aadd_133_a0COUT # !inst_coinc_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	cin => inst_coinc_aadd_133_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a1,
	cout => inst_coinc_aadd_133_a1COUT);

inst_coinc_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a1_a = DFFE(inst_coinc_await_cnt_a1_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a1) # !inst_coinc_await_cnt_a1_a & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a1_a);

inst_coinc_aadd_133_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a2 = inst_coinc_await_cnt_a2_a $ !inst_coinc_aadd_133_a1COUT
-- inst_coinc_aadd_133_a2COUT = CARRY(inst_coinc_await_cnt_a2_a & !inst_coinc_aadd_133_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a2_a,
	cin => inst_coinc_aadd_133_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a2,
	cout => inst_coinc_aadd_133_a2COUT);

inst_coinc_aSelect_538_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_538_a23 = inst_coinc_astate_a9 & !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aadd_133_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_538_a23);

inst_coinc_aSelect_538_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_538_a24 = inst_coinc_astate_a10 & (inst_coinc_ai_a1072 # inst_coinc_aadd_133_a2)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aadd_133_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_538_a24);

inst_coinc_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a2_a = DFFE(inst_coinc_aSelect_538_a23 # inst_coinc_aSelect_538_a24 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aSelect_538_a23,
	datac => inst_coinc_await_cnt_a2_a,
	datad => inst_coinc_aSelect_538_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a2_a);

inst_coinc_aadd_133_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a3 = inst_coinc_await_cnt_a3_a $ inst_coinc_aadd_133_a2COUT
-- inst_coinc_aadd_133_a3COUT = CARRY(!inst_coinc_aadd_133_a2COUT # !inst_coinc_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	cin => inst_coinc_aadd_133_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a3,
	cout => inst_coinc_aadd_133_a3COUT);

inst_coinc_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a3_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a3_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a3) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_await_cnt_a3_a,
	datad => inst_coinc_aadd_133_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a3_a);

inst_coinc_aadd_133_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a4 = inst_coinc_await_cnt_a4_a $ !inst_coinc_aadd_133_a3COUT
-- inst_coinc_aadd_133_a4COUT = CARRY(inst_coinc_await_cnt_a4_a & !inst_coinc_aadd_133_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	cin => inst_coinc_aadd_133_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a4,
	cout => inst_coinc_aadd_133_a4COUT);

inst_coinc_await_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a4_a = DFFE(inst_coinc_aadd_133_a4 & (inst_coinc_aSelect_509_a13 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a4_a) # !inst_coinc_aadd_133_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a4,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a4_a,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a4_a);

inst_coinc_aadd_133_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a5 = inst_coinc_await_cnt_a5_a $ inst_coinc_aadd_133_a4COUT
-- inst_coinc_aadd_133_a5COUT = CARRY(!inst_coinc_aadd_133_a4COUT # !inst_coinc_await_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a5_a,
	cin => inst_coinc_aadd_133_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a5,
	cout => inst_coinc_aadd_133_a5COUT);

inst_coinc_await_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a5_a = DFFE(inst_coinc_await_cnt_a5_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a5) # !inst_coinc_await_cnt_a5_a & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a5_a,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a5_a);

inst_coinc_aadd_133_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a6 = inst_coinc_await_cnt_a6_a $ !inst_coinc_aadd_133_a5COUT
-- inst_coinc_aadd_133_a6COUT = CARRY(inst_coinc_await_cnt_a6_a & !inst_coinc_aadd_133_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a6_a,
	cin => inst_coinc_aadd_133_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a6,
	cout => inst_coinc_aadd_133_a6COUT);

inst_coinc_await_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a6_a = DFFE(inst_coinc_await_cnt_a6_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a6) # !inst_coinc_await_cnt_a6_a & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a6_a,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a6_a);

inst_coinc_aadd_133_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a7 = inst_coinc_await_cnt_a7_a $ inst_coinc_aadd_133_a6COUT
-- inst_coinc_aadd_133_a7COUT = CARRY(!inst_coinc_aadd_133_a6COUT # !inst_coinc_await_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a7_a,
	cin => inst_coinc_aadd_133_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a7,
	cout => inst_coinc_aadd_133_a7COUT);

inst_coinc_await_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a7_a = DFFE(inst_coinc_aadd_133_a7 & (inst_coinc_aSelect_509_a13 # inst_coinc_await_cnt_a7_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aadd_133_a7 & inst_coinc_await_cnt_a7_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a7,
	datab => inst_coinc_await_cnt_a7_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a7_a);

inst_coinc_aadd_133_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a8 = inst_coinc_await_cnt_a8_a $ !inst_coinc_aadd_133_a7COUT
-- inst_coinc_aadd_133_a8COUT = CARRY(inst_coinc_await_cnt_a8_a & !inst_coinc_aadd_133_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a8_a,
	cin => inst_coinc_aadd_133_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a8,
	cout => inst_coinc_aadd_133_a8COUT);

inst_coinc_await_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a8_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a8 # inst_coinc_await_cnt_a8_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a8_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a8_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a8_a);

inst_coinc_aadd_133_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a9 = inst_coinc_await_cnt_a9_a $ inst_coinc_aadd_133_a8COUT
-- inst_coinc_aadd_133_a9COUT = CARRY(!inst_coinc_aadd_133_a8COUT # !inst_coinc_await_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a9_a,
	cin => inst_coinc_aadd_133_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a9,
	cout => inst_coinc_aadd_133_a9COUT);

inst_coinc_await_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a9_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a9_a # inst_coinc_aadd_133_a9 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a9 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aadd_133_a9,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_await_cnt_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a9_a);

inst_coinc_aadd_133_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a10 = inst_coinc_await_cnt_a10_a $ !inst_coinc_aadd_133_a9COUT
-- inst_coinc_aadd_133_a10COUT = CARRY(inst_coinc_await_cnt_a10_a & !inst_coinc_aadd_133_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	cin => inst_coinc_aadd_133_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a10,
	cout => inst_coinc_aadd_133_a10COUT);

inst_coinc_await_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a10_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a10 # inst_coinc_await_cnt_a10_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a10_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a10_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a10_a);

inst_coinc_aadd_133_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a11 = inst_coinc_await_cnt_a11_a $ inst_coinc_aadd_133_a10COUT
-- inst_coinc_aadd_133_a11COUT = CARRY(!inst_coinc_aadd_133_a10COUT # !inst_coinc_await_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a11_a,
	cin => inst_coinc_aadd_133_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a11,
	cout => inst_coinc_aadd_133_a11COUT);

inst_coinc_await_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a11_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a11 # inst_coinc_await_cnt_a11_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a11_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a11_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a11_a);

inst_coinc_aadd_133_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a12 = inst_coinc_await_cnt_a12_a $ !inst_coinc_aadd_133_a11COUT
-- inst_coinc_aadd_133_a12COUT = CARRY(inst_coinc_await_cnt_a12_a & !inst_coinc_aadd_133_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	cin => inst_coinc_aadd_133_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a12,
	cout => inst_coinc_aadd_133_a12COUT);

inst_coinc_await_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a12_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a12_a # inst_coinc_aadd_133_a12 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a12 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aadd_133_a12,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_await_cnt_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a12_a);

inst_coinc_aadd_133_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a13 = inst_coinc_await_cnt_a13_a $ inst_coinc_aadd_133_a12COUT
-- inst_coinc_aadd_133_a13COUT = CARRY(!inst_coinc_aadd_133_a12COUT # !inst_coinc_await_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	cin => inst_coinc_aadd_133_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a13,
	cout => inst_coinc_aadd_133_a13COUT);

inst_coinc_await_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a13_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a13_a # inst_coinc_aadd_133_a13 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a13 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aadd_133_a13,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_await_cnt_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a13_a);

inst_coinc_aadd_133_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a14 = inst_coinc_await_cnt_a14_a $ !inst_coinc_aadd_133_a13COUT
-- inst_coinc_aadd_133_a14COUT = CARRY(inst_coinc_await_cnt_a14_a & !inst_coinc_aadd_133_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a14_a,
	cin => inst_coinc_aadd_133_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a14,
	cout => inst_coinc_aadd_133_a14COUT);

inst_coinc_await_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a14_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a14 # inst_coinc_await_cnt_a14_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a14_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a14_a);

inst_coinc_aadd_133_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a15 = inst_coinc_await_cnt_a15_a $ inst_coinc_aadd_133_a14COUT
-- inst_coinc_aadd_133_a15COUT = CARRY(!inst_coinc_aadd_133_a14COUT # !inst_coinc_await_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a15_a,
	cin => inst_coinc_aadd_133_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a15,
	cout => inst_coinc_aadd_133_a15COUT);

inst_coinc_await_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a15_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a15 # inst_coinc_await_cnt_a15_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a15_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a15_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a15_a);

inst_coinc_ai_a1194_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1194 = !inst_coinc_await_cnt_a12_a & !inst_coinc_await_cnt_a14_a & !inst_coinc_await_cnt_a13_a & !inst_coinc_await_cnt_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_await_cnt_a13_a,
	datad => inst_coinc_await_cnt_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1194);

inst_coinc_ai_a1550_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1550 = (!inst_coinc_await_cnt_a10_a & !inst_coinc_await_cnt_a8_a & !inst_coinc_await_cnt_a11_a & !inst_coinc_await_cnt_a9_a) & CASCADE(inst_coinc_ai_a1194)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	datab => inst_coinc_await_cnt_a8_a,
	datac => inst_coinc_await_cnt_a11_a,
	datad => inst_coinc_await_cnt_a9_a,
	cascin => inst_coinc_ai_a1194,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1550);

inst_coinc_aadd_133_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a16 = inst_coinc_await_cnt_a16_a $ !inst_coinc_aadd_133_a15COUT
-- inst_coinc_aadd_133_a16COUT = CARRY(inst_coinc_await_cnt_a16_a & !inst_coinc_aadd_133_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	cin => inst_coinc_aadd_133_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a16,
	cout => inst_coinc_aadd_133_a16COUT);

inst_coinc_await_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a16_a = DFFE(inst_coinc_await_cnt_a16_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a16 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a16_a & inst_coinc_aadd_133_a16 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_aadd_133_a16,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a16_a);

inst_coinc_aadd_133_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a17 = inst_coinc_await_cnt_a17_a $ inst_coinc_aadd_133_a16COUT
-- inst_coinc_aadd_133_a17COUT = CARRY(!inst_coinc_aadd_133_a16COUT # !inst_coinc_await_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	cin => inst_coinc_aadd_133_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a17,
	cout => inst_coinc_aadd_133_a17COUT);

inst_coinc_await_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a17_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a17_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a17) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a17_a,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_aadd_133_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a17_a);

inst_coinc_aadd_133_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a18 = inst_coinc_await_cnt_a18_a $ !inst_coinc_aadd_133_a17COUT
-- inst_coinc_aadd_133_a18COUT = CARRY(inst_coinc_await_cnt_a18_a & !inst_coinc_aadd_133_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a18_a,
	cin => inst_coinc_aadd_133_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a18,
	cout => inst_coinc_aadd_133_a18COUT);

inst_coinc_await_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a18_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a18 # inst_coinc_await_cnt_a18_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a18_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a18_a);

inst_coinc_aadd_133_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a19 = inst_coinc_await_cnt_a19_a $ inst_coinc_aadd_133_a18COUT
-- inst_coinc_aadd_133_a19COUT = CARRY(!inst_coinc_aadd_133_a18COUT # !inst_coinc_await_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a19_a,
	cin => inst_coinc_aadd_133_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a19,
	cout => inst_coinc_aadd_133_a19COUT);

inst_coinc_await_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a19_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a19 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a19_a) # !inst_coinc_aSelect_509_a13 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a19_a,
	datad => inst_coinc_aadd_133_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a19_a);

inst_coinc_aadd_133_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a20 = inst_coinc_await_cnt_a20_a $ !inst_coinc_aadd_133_a19COUT
-- inst_coinc_aadd_133_a20COUT = CARRY(inst_coinc_await_cnt_a20_a & !inst_coinc_aadd_133_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a20_a,
	cin => inst_coinc_aadd_133_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a20,
	cout => inst_coinc_aadd_133_a20COUT);

inst_coinc_await_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a20_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a20_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a20) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a20_a,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_aadd_133_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a20_a);

inst_coinc_aadd_133_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a21 = inst_coinc_await_cnt_a21_a $ inst_coinc_aadd_133_a20COUT
-- inst_coinc_aadd_133_a21COUT = CARRY(!inst_coinc_aadd_133_a20COUT # !inst_coinc_await_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	cin => inst_coinc_aadd_133_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a21,
	cout => inst_coinc_aadd_133_a21COUT);

inst_coinc_await_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a21_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a21 # inst_coinc_await_cnt_a21_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a21_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a21_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a21_a);

inst_coinc_aadd_133_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a22 = inst_coinc_await_cnt_a22_a $ !inst_coinc_aadd_133_a21COUT
-- inst_coinc_aadd_133_a22COUT = CARRY(inst_coinc_await_cnt_a22_a & !inst_coinc_aadd_133_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	cin => inst_coinc_aadd_133_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a22,
	cout => inst_coinc_aadd_133_a22COUT);

inst_coinc_await_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a22_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a22 # inst_coinc_await_cnt_a22_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a22_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a22_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a22_a);

inst_coinc_aadd_133_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a23 = inst_coinc_await_cnt_a23_a $ inst_coinc_aadd_133_a22COUT
-- inst_coinc_aadd_133_a23COUT = CARRY(!inst_coinc_aadd_133_a22COUT # !inst_coinc_await_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	cin => inst_coinc_aadd_133_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a23,
	cout => inst_coinc_aadd_133_a23COUT);

inst_coinc_await_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a23_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a23_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a23) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a23_a,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_aadd_133_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a23_a);

inst_coinc_ai_a1164_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1164 = !inst_coinc_await_cnt_a22_a & !inst_coinc_await_cnt_a23_a & !inst_coinc_await_cnt_a20_a & !inst_coinc_await_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	datab => inst_coinc_await_cnt_a23_a,
	datac => inst_coinc_await_cnt_a20_a,
	datad => inst_coinc_await_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1164);

inst_coinc_ai_a1549_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1549 = (!inst_coinc_await_cnt_a16_a & !inst_coinc_await_cnt_a18_a & !inst_coinc_await_cnt_a17_a & !inst_coinc_await_cnt_a19_a) & CASCADE(inst_coinc_ai_a1164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_await_cnt_a17_a,
	datad => inst_coinc_await_cnt_a19_a,
	cascin => inst_coinc_ai_a1164,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1549);

inst_coinc_aadd_133_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a24 = inst_coinc_await_cnt_a24_a $ !inst_coinc_aadd_133_a23COUT
-- inst_coinc_aadd_133_a24COUT = CARRY(inst_coinc_await_cnt_a24_a & !inst_coinc_aadd_133_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a24_a,
	cin => inst_coinc_aadd_133_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a24,
	cout => inst_coinc_aadd_133_a24COUT);

inst_coinc_await_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a24_a = DFFE(inst_coinc_await_cnt_a24_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a24 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a24_a & inst_coinc_aadd_133_a24 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a24_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a24,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a24_a);

inst_coinc_aadd_133_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a25 = inst_coinc_await_cnt_a25_a $ inst_coinc_aadd_133_a24COUT
-- inst_coinc_aadd_133_a25COUT = CARRY(!inst_coinc_aadd_133_a24COUT # !inst_coinc_await_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a25_a,
	cin => inst_coinc_aadd_133_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a25,
	cout => inst_coinc_aadd_133_a25COUT);

inst_coinc_await_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a25_a = DFFE(inst_coinc_await_cnt_a25_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a25 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a25_a & inst_coinc_aadd_133_a25 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a25,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a25_a);

inst_coinc_aadd_133_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a26 = inst_coinc_await_cnt_a26_a $ !inst_coinc_aadd_133_a25COUT
-- inst_coinc_aadd_133_a26COUT = CARRY(inst_coinc_await_cnt_a26_a & !inst_coinc_aadd_133_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a26_a,
	cin => inst_coinc_aadd_133_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a26,
	cout => inst_coinc_aadd_133_a26COUT);

inst_coinc_await_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a26_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a26 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a26_a) # !inst_coinc_aSelect_509_a13 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a26_a,
	datad => inst_coinc_aadd_133_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a26_a);

inst_coinc_aadd_133_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a27 = inst_coinc_await_cnt_a27_a $ inst_coinc_aadd_133_a26COUT
-- inst_coinc_aadd_133_a27COUT = CARRY(!inst_coinc_aadd_133_a26COUT # !inst_coinc_await_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a27_a,
	cin => inst_coinc_aadd_133_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a27,
	cout => inst_coinc_aadd_133_a27COUT);

inst_coinc_await_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a27_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a27 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a27_a) # !inst_coinc_aSelect_509_a13 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a27_a,
	datad => inst_coinc_aadd_133_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a27_a);

inst_coinc_aadd_133_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a28 = inst_coinc_await_cnt_a28_a $ !inst_coinc_aadd_133_a27COUT
-- inst_coinc_aadd_133_a28COUT = CARRY(inst_coinc_await_cnt_a28_a & !inst_coinc_aadd_133_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	cin => inst_coinc_aadd_133_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a28,
	cout => inst_coinc_aadd_133_a28COUT);

inst_coinc_await_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a28_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a28 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a28_a) # !inst_coinc_aSelect_509_a13 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a28_a,
	datad => inst_coinc_aadd_133_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a28_a);

inst_coinc_aadd_133_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a29 = inst_coinc_await_cnt_a29_a $ inst_coinc_aadd_133_a28COUT
-- inst_coinc_aadd_133_a29COUT = CARRY(!inst_coinc_aadd_133_a28COUT # !inst_coinc_await_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a29_a,
	cin => inst_coinc_aadd_133_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a29,
	cout => inst_coinc_aadd_133_a29COUT);

inst_coinc_await_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a29_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a29 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a29_a) # !inst_coinc_aSelect_509_a13 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_await_cnt_a29_a,
	datad => inst_coinc_aadd_133_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a29_a);

inst_coinc_aadd_133_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a30 = inst_coinc_await_cnt_a30_a $ !inst_coinc_aadd_133_a29COUT
-- inst_coinc_aadd_133_a30COUT = CARRY(inst_coinc_await_cnt_a30_a & !inst_coinc_aadd_133_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	cin => inst_coinc_aadd_133_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a30,
	cout => inst_coinc_aadd_133_a30COUT);

inst_coinc_await_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a30_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a30 # inst_coinc_await_cnt_a30_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a30_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aadd_133_a30,
	datac => inst_coinc_await_cnt_a30_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a30_a);

inst_coinc_aadd_133_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a31 = inst_coinc_aadd_133_a30COUT $ inst_coinc_await_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_await_cnt_a31_a,
	cin => inst_coinc_aadd_133_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a31);

inst_coinc_await_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a = DFFE(inst_coinc_await_cnt_a31_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a31) # !inst_coinc_await_cnt_a31_a & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a31_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_aadd_133_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a31_a);

inst_coinc_ai_a1150_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1150 = !inst_coinc_await_cnt_a31_a & !inst_coinc_await_cnt_a29_a & !inst_coinc_await_cnt_a30_a & !inst_coinc_await_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a31_a,
	datab => inst_coinc_await_cnt_a29_a,
	datac => inst_coinc_await_cnt_a30_a,
	datad => inst_coinc_await_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1150);

inst_coinc_ai_a1548_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1548 = (!inst_coinc_await_cnt_a24_a & !inst_coinc_await_cnt_a27_a & !inst_coinc_await_cnt_a25_a & !inst_coinc_await_cnt_a26_a) & CASCADE(inst_coinc_ai_a1150)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a24_a,
	datab => inst_coinc_await_cnt_a27_a,
	datac => inst_coinc_await_cnt_a25_a,
	datad => inst_coinc_await_cnt_a26_a,
	cascin => inst_coinc_ai_a1150,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1548);

inst_coinc_ai_a1240_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1240 = !inst_coinc_await_cnt_a5_a & !inst_coinc_await_cnt_a7_a & !inst_coinc_await_cnt_a6_a & !inst_coinc_await_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a5_a,
	datab => inst_coinc_await_cnt_a7_a,
	datac => inst_coinc_await_cnt_a6_a,
	datad => inst_coinc_await_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1240);

inst_coinc_ai_a1551_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1551 = (!inst_coinc_await_cnt_a1_a & !inst_coinc_await_cnt_a3_a & inst_coinc_await_cnt_a2_a & !inst_coinc_await_cnt_a0_a) & CASCADE(inst_coinc_ai_a1240)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	datab => inst_coinc_await_cnt_a3_a,
	datac => inst_coinc_await_cnt_a2_a,
	datad => inst_coinc_await_cnt_a0_a,
	cascin => inst_coinc_ai_a1240,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1551);

inst_coinc_ai_a1072_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1072 = inst_coinc_ai_a1550 & inst_coinc_ai_a1549 & inst_coinc_ai_a1548 & inst_coinc_ai_a1551

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1550,
	datab => inst_coinc_ai_a1549,
	datac => inst_coinc_ai_a1548,
	datad => inst_coinc_ai_a1551,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1072);

inst_coinc_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a10 = DFFE(inst_coinc_ai_a1072 & (inst_coinc_ai_a9 & inst_coinc_astate_a9 # !inst_coinc_ai_a9 & inst_coinc_astate_a10) # !inst_coinc_ai_a1072 & inst_coinc_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_ai_a1072,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a10);

inst_coinc_aSelect_543_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_543_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_543_a4);

inst_coinc_aadd_25_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a0 = !inst_coinc_acnt_a0_a
-- inst_coinc_aadd_25_a0COUT = CARRY(inst_coinc_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a0,
	cout => inst_coinc_aadd_25_a0COUT);

inst_coinc_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a0_a = DFFE(inst_coinc_acnt_a0_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a0 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a0_a & inst_coinc_aadd_25_a0 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a0_a,
	datab => inst_coinc_aSelect_543_a4,
	datac => inst_coinc_aadd_25_a0,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a0_a);

inst_coinc_aadd_25_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a1 = inst_coinc_acnt_a1_a $ inst_coinc_aadd_25_a0COUT
-- inst_coinc_aadd_25_a1COUT = CARRY(!inst_coinc_aadd_25_a0COUT # !inst_coinc_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a1_a,
	cin => inst_coinc_aadd_25_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a1,
	cout => inst_coinc_aadd_25_a1COUT);

inst_coinc_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a1_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a1 # inst_coinc_acnt_a1_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a1_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a1_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a1_a);

inst_coinc_aadd_25_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a2 = inst_coinc_acnt_a2_a $ !inst_coinc_aadd_25_a1COUT
-- inst_coinc_aadd_25_a2COUT = CARRY(inst_coinc_acnt_a2_a & !inst_coinc_aadd_25_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	cin => inst_coinc_aadd_25_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a2,
	cout => inst_coinc_aadd_25_a2COUT);

inst_coinc_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a2_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a2 # inst_coinc_acnt_a2_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a2_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a2_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a2_a);

inst_coinc_aadd_25_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a3 = inst_coinc_acnt_a3_a $ inst_coinc_aadd_25_a2COUT
-- inst_coinc_aadd_25_a3COUT = CARRY(!inst_coinc_aadd_25_a2COUT # !inst_coinc_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a3_a,
	cin => inst_coinc_aadd_25_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a3,
	cout => inst_coinc_aadd_25_a3COUT);

inst_coinc_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a3_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a3 # inst_coinc_acnt_a3_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a3_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a3_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a3_a);

inst_coinc_aadd_25_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a4 = inst_coinc_acnt_a4_a $ !inst_coinc_aadd_25_a3COUT
-- inst_coinc_aadd_25_a4COUT = CARRY(inst_coinc_acnt_a4_a & !inst_coinc_aadd_25_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	cin => inst_coinc_aadd_25_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a4,
	cout => inst_coinc_aadd_25_a4COUT);

inst_coinc_aSelect_569_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_569_a14 = inst_coinc_ai_a1073 # inst_coinc_aadd_25_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aadd_25_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_569_a14);

inst_coinc_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a4_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a4_a # !inst_coinc_astate_a8 & inst_coinc_aSelect_569_a14) # !inst_coinc_aSelect_543_a4 & !inst_coinc_astate_a8 & inst_coinc_aSelect_569_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_aSelect_569_a14,
	datad => inst_coinc_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a4_a);

inst_coinc_aadd_25_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a5 = inst_coinc_acnt_a5_a $ inst_coinc_aadd_25_a4COUT
-- inst_coinc_aadd_25_a5COUT = CARRY(!inst_coinc_aadd_25_a4COUT # !inst_coinc_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a5_a,
	cin => inst_coinc_aadd_25_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a5,
	cout => inst_coinc_aadd_25_a5COUT);

inst_coinc_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a5_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a5 # inst_coinc_acnt_a5_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a5_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a5_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a5_a);

inst_coinc_aadd_25_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a6 = inst_coinc_acnt_a6_a $ !inst_coinc_aadd_25_a5COUT
-- inst_coinc_aadd_25_a6COUT = CARRY(inst_coinc_acnt_a6_a & !inst_coinc_aadd_25_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a6_a,
	cin => inst_coinc_aadd_25_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a6,
	cout => inst_coinc_aadd_25_a6COUT);

inst_coinc_aSelect_567_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_567_a14 = inst_coinc_ai_a1073 # inst_coinc_aadd_25_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aadd_25_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_567_a14);

inst_coinc_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a6_a = DFFE(inst_coinc_astate_a8 & inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a6_a # !inst_coinc_astate_a8 & (inst_coinc_aSelect_567_a14 # inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aSelect_543_a4,
	datac => inst_coinc_acnt_a6_a,
	datad => inst_coinc_aSelect_567_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a6_a);

inst_coinc_aadd_25_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a7 = inst_coinc_acnt_a7_a $ inst_coinc_aadd_25_a6COUT
-- inst_coinc_aadd_25_a7COUT = CARRY(!inst_coinc_aadd_25_a6COUT # !inst_coinc_acnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a7_a,
	cin => inst_coinc_aadd_25_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a7,
	cout => inst_coinc_aadd_25_a7COUT);

inst_coinc_aSelect_566_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_566_a10 = inst_coinc_acnt_a7_a & (inst_coinc_astate_a9 # !inst_coinc_ai_a1072 & inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_acnt_a7_a,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_566_a10);

inst_coinc_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a7_a = DFFE(inst_coinc_aSelect_566_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a7 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a7,
	datab => inst_coinc_ai_a1073,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_566_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a7_a);

inst_coinc_aadd_25_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a8 = inst_coinc_acnt_a8_a $ !inst_coinc_aadd_25_a7COUT
-- inst_coinc_aadd_25_a8COUT = CARRY(inst_coinc_acnt_a8_a & !inst_coinc_aadd_25_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	cin => inst_coinc_aadd_25_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a8,
	cout => inst_coinc_aadd_25_a8COUT);

inst_coinc_aSelect_565_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_565_a10 = inst_coinc_acnt_a8_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_acnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_565_a10);

inst_coinc_acnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a8_a = DFFE(inst_coinc_aSelect_565_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a8 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_25_a8,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_565_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a8_a);

inst_coinc_aadd_25_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a9 = inst_coinc_acnt_a9_a $ inst_coinc_aadd_25_a8COUT
-- inst_coinc_aadd_25_a9COUT = CARRY(!inst_coinc_aadd_25_a8COUT # !inst_coinc_acnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a9_a,
	cin => inst_coinc_aadd_25_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a9,
	cout => inst_coinc_aadd_25_a9COUT);

inst_coinc_aSelect_564_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_564_a10 = inst_coinc_acnt_a9_a & (inst_coinc_astate_a9 # !inst_coinc_ai_a1072 & inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_acnt_a9_a,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_564_a10);

inst_coinc_acnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a9_a = DFFE(inst_coinc_aSelect_564_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a9 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a9,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_564_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a9_a);

inst_coinc_aadd_25_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a10 = inst_coinc_acnt_a10_a $ !inst_coinc_aadd_25_a9COUT
-- inst_coinc_aadd_25_a10COUT = CARRY(inst_coinc_acnt_a10_a & !inst_coinc_aadd_25_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a10_a,
	cin => inst_coinc_aadd_25_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a10,
	cout => inst_coinc_aadd_25_a10COUT);

inst_coinc_aSelect_563_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_563_a10 = inst_coinc_acnt_a10_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_acnt_a10_a,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_563_a10);

inst_coinc_acnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a10_a = DFFE(inst_coinc_aSelect_563_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a10 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a10,
	datab => inst_coinc_ai_a1073,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_563_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a10_a);

inst_coinc_aadd_25_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a11 = inst_coinc_acnt_a11_a $ inst_coinc_aadd_25_a10COUT
-- inst_coinc_aadd_25_a11COUT = CARRY(!inst_coinc_aadd_25_a10COUT # !inst_coinc_acnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a11_a,
	cin => inst_coinc_aadd_25_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a11,
	cout => inst_coinc_aadd_25_a11COUT);

inst_coinc_acnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a11_a = DFFE(inst_coinc_acnt_a11_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a11 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a11_a & inst_coinc_aadd_25_a11 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a11_a,
	datab => inst_coinc_aadd_25_a11,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a11_a);

inst_coinc_aadd_25_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a12 = inst_coinc_acnt_a12_a $ !inst_coinc_aadd_25_a11COUT
-- inst_coinc_aadd_25_a12COUT = CARRY(inst_coinc_acnt_a12_a & !inst_coinc_aadd_25_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a12_a,
	cin => inst_coinc_aadd_25_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a12,
	cout => inst_coinc_aadd_25_a12COUT);

inst_coinc_acnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a12_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a12 # inst_coinc_acnt_a12_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a12_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a12_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a12_a);

inst_coinc_aadd_25_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a13 = inst_coinc_acnt_a13_a $ inst_coinc_aadd_25_a12COUT
-- inst_coinc_aadd_25_a13COUT = CARRY(!inst_coinc_aadd_25_a12COUT # !inst_coinc_acnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a13_a,
	cin => inst_coinc_aadd_25_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a13,
	cout => inst_coinc_aadd_25_a13COUT);

inst_coinc_acnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a13_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a13_a # inst_coinc_aadd_25_a13 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a13 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a13,
	datac => inst_coinc_acnt_a13_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a13_a);

inst_coinc_aadd_25_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a14 = inst_coinc_acnt_a14_a $ !inst_coinc_aadd_25_a13COUT
-- inst_coinc_aadd_25_a14COUT = CARRY(inst_coinc_acnt_a14_a & !inst_coinc_aadd_25_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	cin => inst_coinc_aadd_25_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a14,
	cout => inst_coinc_aadd_25_a14COUT);

inst_coinc_acnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a14_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a14 # inst_coinc_acnt_a14_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a14_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a14_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a14_a);

inst_coinc_aadd_25_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a15 = inst_coinc_acnt_a15_a $ inst_coinc_aadd_25_a14COUT
-- inst_coinc_aadd_25_a15COUT = CARRY(!inst_coinc_aadd_25_a14COUT # !inst_coinc_acnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a15_a,
	cin => inst_coinc_aadd_25_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a15,
	cout => inst_coinc_aadd_25_a15COUT);

inst_coinc_acnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a15_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a15_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a15) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_aadd_25_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a15_a);

inst_coinc_aadd_25_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a16 = inst_coinc_acnt_a16_a $ !inst_coinc_aadd_25_a15COUT
-- inst_coinc_aadd_25_a16COUT = CARRY(inst_coinc_acnt_a16_a & !inst_coinc_aadd_25_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	cin => inst_coinc_aadd_25_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a16,
	cout => inst_coinc_aadd_25_a16COUT);

inst_coinc_acnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a16_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a16_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a16) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a16_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a16_a);

inst_coinc_aadd_25_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a17 = inst_coinc_acnt_a17_a $ inst_coinc_aadd_25_a16COUT
-- inst_coinc_aadd_25_a17COUT = CARRY(!inst_coinc_aadd_25_a16COUT # !inst_coinc_acnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	cin => inst_coinc_aadd_25_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a17,
	cout => inst_coinc_aadd_25_a17COUT);

inst_coinc_acnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a17_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a17_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a17) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a17_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a17_a);

inst_coinc_aadd_25_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a18 = inst_coinc_acnt_a18_a $ !inst_coinc_aadd_25_a17COUT
-- inst_coinc_aadd_25_a18COUT = CARRY(inst_coinc_acnt_a18_a & !inst_coinc_aadd_25_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	cin => inst_coinc_aadd_25_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a18,
	cout => inst_coinc_aadd_25_a18COUT);

inst_coinc_acnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a18_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a18_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a18) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a18_a);

inst_coinc_aadd_25_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a19 = inst_coinc_acnt_a19_a $ inst_coinc_aadd_25_a18COUT
-- inst_coinc_aadd_25_a19COUT = CARRY(!inst_coinc_aadd_25_a18COUT # !inst_coinc_acnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a19_a,
	cin => inst_coinc_aadd_25_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a19,
	cout => inst_coinc_aadd_25_a19COUT);

inst_coinc_acnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a19_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a19_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a19) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a19_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a19_a);

inst_coinc_aadd_25_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a20 = inst_coinc_acnt_a20_a $ !inst_coinc_aadd_25_a19COUT
-- inst_coinc_aadd_25_a20COUT = CARRY(inst_coinc_acnt_a20_a & !inst_coinc_aadd_25_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	cin => inst_coinc_aadd_25_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a20,
	cout => inst_coinc_aadd_25_a20COUT);

inst_coinc_acnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a20_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a20_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a20) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a20_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a20_a);

inst_coinc_aadd_25_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a21 = inst_coinc_acnt_a21_a $ inst_coinc_aadd_25_a20COUT
-- inst_coinc_aadd_25_a21COUT = CARRY(!inst_coinc_aadd_25_a20COUT # !inst_coinc_acnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	cin => inst_coinc_aadd_25_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a21,
	cout => inst_coinc_aadd_25_a21COUT);

inst_coinc_acnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a21_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a21_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a21) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a21_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a21_a);

inst_coinc_aadd_25_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a22 = inst_coinc_acnt_a22_a $ !inst_coinc_aadd_25_a21COUT
-- inst_coinc_aadd_25_a22COUT = CARRY(inst_coinc_acnt_a22_a & !inst_coinc_aadd_25_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a22_a,
	cin => inst_coinc_aadd_25_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a22,
	cout => inst_coinc_aadd_25_a22COUT);

inst_coinc_acnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a22_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a22_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a22) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a22_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a22_a);

inst_coinc_aadd_25_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a23 = inst_coinc_acnt_a23_a $ inst_coinc_aadd_25_a22COUT
-- inst_coinc_aadd_25_a23COUT = CARRY(!inst_coinc_aadd_25_a22COUT # !inst_coinc_acnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a23_a,
	cin => inst_coinc_aadd_25_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a23,
	cout => inst_coinc_aadd_25_a23COUT);

inst_coinc_acnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a23_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a23_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a23) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a23_a);

inst_coinc_ai_a1350_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1350 = !inst_coinc_acnt_a20_a & !inst_coinc_acnt_a22_a & !inst_coinc_acnt_a23_a & !inst_coinc_acnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	datab => inst_coinc_acnt_a22_a,
	datac => inst_coinc_acnt_a23_a,
	datad => inst_coinc_acnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1350);

inst_coinc_ai_a1553_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1553 = (!inst_coinc_acnt_a16_a & !inst_coinc_acnt_a19_a & !inst_coinc_acnt_a17_a & !inst_coinc_acnt_a18_a) & CASCADE(inst_coinc_ai_a1350)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	datab => inst_coinc_acnt_a19_a,
	datac => inst_coinc_acnt_a17_a,
	datad => inst_coinc_acnt_a18_a,
	cascin => inst_coinc_ai_a1350,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1553);

inst_coinc_ai_a1380_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1380 = !inst_coinc_acnt_a13_a & !inst_coinc_acnt_a14_a & !inst_coinc_acnt_a15_a & !inst_coinc_acnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a13_a,
	datab => inst_coinc_acnt_a14_a,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_acnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1380);

inst_coinc_ai_a1554_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1554 = (inst_coinc_acnt_a10_a & inst_coinc_acnt_a8_a & !inst_coinc_acnt_a11_a & inst_coinc_acnt_a9_a) & CASCADE(inst_coinc_ai_a1380)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a10_a,
	datab => inst_coinc_acnt_a8_a,
	datac => inst_coinc_acnt_a11_a,
	datad => inst_coinc_acnt_a9_a,
	cascin => inst_coinc_ai_a1380,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1554);

inst_coinc_aadd_25_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a24 = inst_coinc_acnt_a24_a $ !inst_coinc_aadd_25_a23COUT
-- inst_coinc_aadd_25_a24COUT = CARRY(inst_coinc_acnt_a24_a & !inst_coinc_aadd_25_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a24_a,
	cin => inst_coinc_aadd_25_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a24,
	cout => inst_coinc_aadd_25_a24COUT);

inst_coinc_acnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a24_a = DFFE(inst_coinc_acnt_a24_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a24) # !inst_coinc_acnt_a24_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a24_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a24,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a24_a);

inst_coinc_aadd_25_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a25 = inst_coinc_acnt_a25_a $ inst_coinc_aadd_25_a24COUT
-- inst_coinc_aadd_25_a25COUT = CARRY(!inst_coinc_aadd_25_a24COUT # !inst_coinc_acnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a25_a,
	cin => inst_coinc_aadd_25_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a25,
	cout => inst_coinc_aadd_25_a25COUT);

inst_coinc_acnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a25_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a25 # inst_coinc_acnt_a25_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a25_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aadd_25_a25,
	datac => inst_coinc_acnt_a25_a,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a25_a);

inst_coinc_aadd_25_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a26 = inst_coinc_acnt_a26_a $ !inst_coinc_aadd_25_a25COUT
-- inst_coinc_aadd_25_a26COUT = CARRY(inst_coinc_acnt_a26_a & !inst_coinc_aadd_25_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	cin => inst_coinc_aadd_25_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a26,
	cout => inst_coinc_aadd_25_a26COUT);

inst_coinc_acnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a26_a = DFFE(inst_coinc_aadd_25_a26 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a26_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a26 & inst_coinc_acnt_a26_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a26,
	datab => inst_coinc_acnt_a26_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a26_a);

inst_coinc_aadd_25_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a27 = inst_coinc_acnt_a27_a $ inst_coinc_aadd_25_a26COUT
-- inst_coinc_aadd_25_a27COUT = CARRY(!inst_coinc_aadd_25_a26COUT # !inst_coinc_acnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a27_a,
	cin => inst_coinc_aadd_25_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a27,
	cout => inst_coinc_aadd_25_a27COUT);

inst_coinc_acnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a27_a = DFFE(inst_coinc_acnt_a27_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a27) # !inst_coinc_acnt_a27_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a27,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a27_a);

inst_coinc_aadd_25_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a28 = inst_coinc_acnt_a28_a $ !inst_coinc_aadd_25_a27COUT
-- inst_coinc_aadd_25_a28COUT = CARRY(inst_coinc_acnt_a28_a & !inst_coinc_aadd_25_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a28_a,
	cin => inst_coinc_aadd_25_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a28,
	cout => inst_coinc_aadd_25_a28COUT);

inst_coinc_acnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a28_a = DFFE(inst_coinc_acnt_a28_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a28) # !inst_coinc_acnt_a28_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a28_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a28_a);

inst_coinc_aadd_25_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a29 = inst_coinc_acnt_a29_a $ inst_coinc_aadd_25_a28COUT
-- inst_coinc_aadd_25_a29COUT = CARRY(!inst_coinc_aadd_25_a28COUT # !inst_coinc_acnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a29_a,
	cin => inst_coinc_aadd_25_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a29,
	cout => inst_coinc_aadd_25_a29COUT);

inst_coinc_acnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a29_a = DFFE(inst_coinc_acnt_a29_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a29) # !inst_coinc_acnt_a29_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a29_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a29,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a29_a);

inst_coinc_aadd_25_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a30 = inst_coinc_acnt_a30_a $ !inst_coinc_aadd_25_a29COUT
-- inst_coinc_aadd_25_a30COUT = CARRY(inst_coinc_acnt_a30_a & !inst_coinc_aadd_25_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a30_a,
	cin => inst_coinc_aadd_25_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a30,
	cout => inst_coinc_aadd_25_a30COUT);

inst_coinc_acnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a30_a = DFFE(inst_coinc_aadd_25_a30 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a30_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a30 & inst_coinc_acnt_a30_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a30,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a30_a,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a30_a);

inst_coinc_aadd_25_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a31 = inst_coinc_acnt_a31_a $ inst_coinc_aadd_25_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a31_a,
	cin => inst_coinc_aadd_25_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a31);

inst_coinc_acnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a31_a = DFFE(inst_coinc_aadd_25_a31 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a31_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a31 & inst_coinc_acnt_a31_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a31,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a31_a,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a31_a);

inst_coinc_ai_a1336_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1336 = !inst_coinc_acnt_a30_a & !inst_coinc_acnt_a29_a & !inst_coinc_acnt_a31_a & !inst_coinc_acnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a30_a,
	datab => inst_coinc_acnt_a29_a,
	datac => inst_coinc_acnt_a31_a,
	datad => inst_coinc_acnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1336);

inst_coinc_ai_a1552_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1552 = (!inst_coinc_acnt_a26_a & !inst_coinc_acnt_a27_a & !inst_coinc_acnt_a24_a & !inst_coinc_acnt_a25_a) & CASCADE(inst_coinc_ai_a1336)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	datab => inst_coinc_acnt_a27_a,
	datac => inst_coinc_acnt_a24_a,
	datad => inst_coinc_acnt_a25_a,
	cascin => inst_coinc_ai_a1336,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1552);

inst_coinc_ai_a1426_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1426 = !inst_coinc_acnt_a5_a & inst_coinc_acnt_a6_a & inst_coinc_acnt_a4_a & inst_coinc_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a5_a,
	datab => inst_coinc_acnt_a6_a,
	datac => inst_coinc_acnt_a4_a,
	datad => inst_coinc_acnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1426);

inst_coinc_ai_a1555_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1555 = (!inst_coinc_acnt_a2_a & !inst_coinc_acnt_a3_a & !inst_coinc_acnt_a1_a & !inst_coinc_acnt_a0_a) & CASCADE(inst_coinc_ai_a1426)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	datab => inst_coinc_acnt_a3_a,
	datac => inst_coinc_acnt_a1_a,
	datad => inst_coinc_acnt_a0_a,
	cascin => inst_coinc_ai_a1426,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1555);

inst_coinc_ai_a1073_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1073 = inst_coinc_ai_a1553 & inst_coinc_ai_a1554 & inst_coinc_ai_a1552 & inst_coinc_ai_a1555

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1553,
	datab => inst_coinc_ai_a1554,
	datac => inst_coinc_ai_a1552,
	datad => inst_coinc_ai_a1555,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1073);

inst_coinc_ai_a462_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a462 = inst_coinc_astate_a10 & inst_coinc_ai_a1072 & (slaveregister_inst_acommand_2_local_a1_a # slaveregister_inst_acommand_2_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a462);

inst_coinc_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a8 = DFFE(!inst_coinc_ai_a462 & (inst_coinc_astate_a8 # inst_coinc_ai_a9 & inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a9,
	datab => inst_coinc_ai_a1073,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_ai_a462,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a8);

inst_coinc_ai_a483_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a483 = inst_coinc_astate_a9 & (!slaveregister_inst_acommand_2_local_a1_a & !slaveregister_inst_acommand_2_local_a0_a # !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "10F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a483);

inst_coinc_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a9 = DFFE(inst_coinc_ai_a483 # !inst_coinc_astate_a8 & inst_coinc_ai_a9 & inst_coinc_ai_a1073, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_ai_a9,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_ai_a483,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a9);

inst_coinc_ai_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a13 = slaveregister_inst_acommand_2_local_a0_a & inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a13);

inst_coinc_alast_down_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down = DFFE(inst_coinc_ai_a13 $ (inst_coinc_astate_a10 & inst_coinc_ai_a1072), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_ai_a13,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down);

inst_coinc_alast_down_pol_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol_a8 = slaveregister_inst_acommand_2_local_a1_a & inst_coinc_astate_a10 & (!inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_down_pol_a8);

inst_coinc_alast_down_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol = DFFE(inst_coinc_alast_down_pol $ inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_down_pol_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_alast_down_pol,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_down_pol_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down_pol);

inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 = DFFE(inst_coinc_ai_a9 & (inst_coinc_astate_a9 $ inst_coinc_alast_down_pol) # !inst_coinc_ai_a9 & slaveregister_inst_acommand_2_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7D28",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a9,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_alast_down_pol,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0);

inst_coinc_ai_a522_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a522 = slaveregister_inst_acommand_2_local_a8_a # slaveregister_inst_acommand_2_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_2_local_a8_a,
	datad => slaveregister_inst_acommand_2_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a522);

inst_coinc_aSelect_509_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_509_a4 = inst_coinc_astate_a10 # inst_coinc_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_509_a4);

inst_coinc_ai_a315_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a315 = DFFE(inst_coinc_ai_a9 & !inst_coinc_ai_a13 & inst_coinc_aSelect_509_a4 # !inst_coinc_ai_a9 & inst_coinc_ai_a522, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5C0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a13,
	datab => inst_coinc_ai_a522,
	datac => inst_coinc_ai_a9,
	datad => inst_coinc_aSelect_509_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a315);

inst_coinc_alast_up_pol_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol_a4 = slaveregister_inst_acommand_2_local_a0_a & inst_coinc_astate_a10 & (inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_up_pol_a4);

inst_coinc_alast_up_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol = DFFE(inst_coinc_alast_up_pol $ inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_up_pol_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_alast_up_pol,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_up_pol_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_up_pol);

inst_coinc_aCOINCIDENCE_OUT_UP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_UP_areg0 = DFFE(inst_coinc_ai_a9 & (inst_coinc_astate_a9 $ inst_coinc_alast_up_pol) # !inst_coinc_ai_a9 & slaveregister_inst_acommand_2_local_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7D28",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a9,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_alast_up_pol,
	datad => slaveregister_inst_acommand_2_local_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_UP_areg0);

inst_coinc_ai_a345_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a345 = slaveregister_inst_acommand_2_local_a0_a & inst_coinc_astate_a8 & (inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a345);

inst_coinc_ai_a316_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a316 = DFFE(inst_coinc_ai_a345 # !inst_coinc_ai_a9 & (slaveregister_inst_acommand_2_local_a11_a # slaveregister_inst_acommand_2_local_a10_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a11_a,
	datab => inst_coinc_ai_a9,
	datac => slaveregister_inst_acommand_2_local_a10_a,
	datad => inst_coinc_ai_a345,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a316);

CNT_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!CNT_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(CNT_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_0_awysi_counter_asload_path_a0_a,
	cout => CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

CNT_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_0_awysi_counter_asload_path_a1_a = DFFE(CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT $ CNT_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => CNT_rtl_0_awysi_counter_asload_path_a1_a,
	cin => CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_0_awysi_counter_asload_path_a1_a);

CLK3p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK3p);

CLK4p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK4p);

HDV_Rx_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_HDV_Rx);

CLKLK_OUT2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_pll2x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CLKLK_OUT2p);

COM_TX_SLEEP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_TX_SLEEP);

COM_DB_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(13));

COM_DB_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(12));

COM_DB_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(11));

COM_DB_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(10));

COM_DB_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(9));

COM_DB_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(8));

COM_DB_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(7));

COM_DB_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(6));

HDV_RxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_RxENA_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_RxENA);

HDV_TxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_TxENA_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_TxENA);

HDV_IN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_IN_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_IN);

FLASH_AD_STBY_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FLASH_AD_STBY);

OutputEnable_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_0);

CounterClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_0);

ShiftClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_0);

RampSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_0);

ChannelSelect_0_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(1));

ChannelSelect_0_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(0));

ReadWrite_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_0);

AnalogReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_0);

DigitalReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_0);

DigitalSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_0);

ATWD0VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD0VDD_SUP);

OutputEnable_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_1);

CounterClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_1);

ShiftClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_1);

RampSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_1);

ChannelSelect_1_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(1));

ChannelSelect_1_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(0));

ReadWrite_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_1);

AnalogReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_1);

DigitalReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_1);

DigitalSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_1);

ATWD1VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD1VDD_SUP);

MultiSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aMultiSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_MultiSPE_nl);

OneSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aOneSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OneSPE_nl);

FE_TEST_PULSE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_TX_SLEEP_areg0,
	oe => NOT_inst_fe_testpulse_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_TEST_PULSE);

FE_PULSER_P_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(3));

FE_PULSER_P_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(2));

FE_PULSER_P_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(1));

FE_PULSER_P_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(0));

FE_PULSER_N_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(3));

FE_PULSER_N_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(2));

FE_PULSER_N_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(1));

FE_PULSER_N_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(0));

R2BUS_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(6));

R2BUS_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(5));

R2BUS_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(4));

R2BUS_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(3));

R2BUS_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(2));

R2BUS_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(1));

R2BUS_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(0));

SingleLED_TRIGGER_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_single_led_aSingleLED_TRIGGER_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SingleLED_TRIGGER);

COINCIDENCE_OUT_DOWN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0,
	oe => inst_coinc_ai_a315,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_DOWN);

COINC_DOWN_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_ALATCH);

COINC_DOWN_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_BLATCH);

COINCIDENCE_OUT_UP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_UP_areg0,
	oe => inst_coinc_ai_a316,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_UP);

COINC_UP_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_ALATCH);

COINC_UP_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_BLATCH);

FL_Trigger_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger);

FL_Trigger_bar_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger_bar);

FL_PRE_TRIG_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_PRE_TRIG);

FL_TMS_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a28_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TMS);

FL_TCK_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a29_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TCK);

FL_TDI_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a30_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TDI);

PDL_FPGA_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(7));

PDL_FPGA_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(6));

PDL_FPGA_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(5));

PDL_FPGA_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(4));

PDL_FPGA_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(3));

PDL_FPGA_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(2));

PDL_FPGA_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(1));

PDL_FPGA_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(0));

PGM_a15_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(15));

PGM_a14_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(14));

PGM_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(13));

PGM_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(12));

PGM_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_PGM(11));

PGM_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => PGM_rtl_0_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(10));

PGM_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_0_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(9));

PGM_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_0_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(8));

PGM_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(7));

PGM_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(6));

PGM_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(5));

PGM_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_A_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(4));

PGM_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(3));

PGM_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(2));

PGM_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_A_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(1));

PGM_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(0));

stripe_inst_alpm_instance_acore_auartdtrn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTDTRN);

stripe_inst_alpm_instance_acore_auartrtsn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTRTSN);

stripe_inst_alpm_instance_acore_auarttxd_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTTXD);

stripe_inst_alpm_instance_acore_aebibe_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(0));

stripe_inst_alpm_instance_acore_aebibe_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(0));

stripe_inst_alpm_instance_acore_aebicsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(2));

stripe_inst_alpm_instance_acore_aebicsn_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(0));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(1));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(2));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(4));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(5));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(6));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(7));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(8));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(9));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(10));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(11));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(12));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(13));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(14));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR15,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(15));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR16,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(16));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR17,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(17));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR18,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(18));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR19,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(19));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(20));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(21));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(22));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR23,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(23));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR24,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(24));

stripe_inst_alpm_instance_acore_aebiclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICLK);

stripe_inst_alpm_instance_acore_aebioen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIOEN);

stripe_inst_alpm_instance_acore_aebiwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIWEN);

stripe_inst_alpm_instance_acore_asdramaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(0));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(1));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(2));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(3));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(4));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(5));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(6));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(7));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(8));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(9));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(10));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(11));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(12));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(13));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(14));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(0));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(0));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(2));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(3));

stripe_inst_alpm_instance_acore_asdramrasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMRASN);

stripe_inst_alpm_instance_acore_asdramcasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCASN);

stripe_inst_alpm_instance_acore_asdramwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMWEN);

stripe_inst_alpm_instance_acore_asdramclke_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKE);

stripe_inst_alpm_instance_acore_asdramclkn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKN);

stripe_inst_alpm_instance_acore_asdramclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLK);
END structure;


